
---------- Begin Simulation Statistics ----------
final_tick                               870469475000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89298                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739588                       # Number of bytes of host memory used
host_op_rate                                    89586                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11406.00                       # Real time elapsed on the host
host_tick_rate                               76316833                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018532790                       # Number of instructions simulated
sim_ops                                    1021814435                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.870469                       # Number of seconds simulated
sim_ticks                                870469475000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.000538                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              118540019                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           136252053                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15164529                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        183649549                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16340208                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16403320                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           63112                       # Number of indirect misses.
system.cpu0.branchPred.lookups              234141241                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1663237                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819908                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9068485                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221017338                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28705189                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466253                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       40791429                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892416743                       # Number of instructions committed
system.cpu0.commit.committedOps             893238852                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1562515751                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.571667                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.382718                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1147259048     73.42%     73.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    242992887     15.55%     88.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     60935113      3.90%     92.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     54430984      3.48%     96.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15988096      1.02%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5851131      0.37%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2239885      0.14%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4113418      0.26%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28705189      1.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1562515751                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341649                       # Number of function calls committed.
system.cpu0.commit.int_insts                863526744                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414849                       # Number of loads committed
system.cpu0.commit.membars                    1641860                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641869      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491125397     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234745     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109763019     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893238852                       # Class of committed instruction
system.cpu0.commit.refs                     390997799                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892416743                       # Number of Instructions Simulated
system.cpu0.committedOps                    893238852                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.919998                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.919998                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            209963897                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6100419                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           117886001                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             954309692                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               661968656                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                690407470                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9078176                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11168716                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3337289                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  234141241                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                176329464                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    909930696                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3978868                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          179                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     971657229                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          222                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               30348502                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136650                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         649650087                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         134880227                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.567080                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1574755488                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.617544                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.858268                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               863682721     54.85%     54.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               540585997     34.33%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               105215862      6.68%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                50416571      3.20%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7588719      0.48%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5434879      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  159205      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643224      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28310      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1574755488                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      138682585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9108543                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226974152                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542430                       # Inst execution rate
system.cpu0.iew.exec_refs                   413921049                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113646262                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              174161942                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            299333292                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            825197                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4750453                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           115168891                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          934023115                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            300274787                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3413814                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            929419447                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                793279                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3177016                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9078176                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4892630                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        48178                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        18084433                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        13692                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10060                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3645647                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18918443                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4585941                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10060                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       642595                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8465948                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                383012045                       # num instructions consuming a value
system.cpu0.iew.wb_count                    923045661                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.858732                       # average fanout of values written-back
system.cpu0.iew.wb_producers                328904712                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.538710                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     923083890                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1131984734                       # number of integer regfile reads
system.cpu0.int_regfile_writes              590062099                       # number of integer regfile writes
system.cpu0.ipc                              0.520834                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.520834                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643404      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            505725316     54.21%     54.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838899      0.84%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639159      0.18%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           302172662     32.39%     87.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113813755     12.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             932833262                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     996941                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001069                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 162647     16.31%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                714554     71.67%     87.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               119737     12.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             932186729                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3441473395                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    923045594                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        974816228                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 931555872                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                932833262                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2467243                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       40784259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            54580                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           990                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12717583                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1574755488                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.592367                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.792236                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          882800862     56.06%     56.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          497235623     31.58%     87.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          160373275     10.18%     97.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26732534      1.70%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4153763      0.26%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2930607      0.19%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             370833      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             103526      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              54465      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1574755488                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.544422                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          8980248                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1535168                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           299333292                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          115168891                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1541                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1713438073                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27500883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              184936693                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569168095                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5471634                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               673888209                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8227268                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8946                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1154641952                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             947538365                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          608604086                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                681339834                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11274581                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9078176                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25226432                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39435986                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1154641895                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        286144                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4634                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11700140                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4631                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2467821577                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1880305818                       # The number of ROB writes
system.cpu0.timesIdled                       20511420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1497                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.627042                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11087731                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13101877                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2958286                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18008787                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            238378                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         340081                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          101703                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20448217                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24301                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819648                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2043182                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300147                       # Number of branches committed
system.cpu1.commit.bw_lim_events               761958                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459636                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29918549                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41847701                       # Number of instructions committed
system.cpu1.commit.committedOps              42667548                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    233579970                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182668                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.780153                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    214020295     91.63%     91.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9782721      4.19%     95.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3710890      1.59%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3380121      1.45%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1104707      0.47%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       187541      0.08%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       551672      0.24%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        80065      0.03%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       761958      0.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    233579970                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317331                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40182261                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552645                       # Number of loads committed
system.cpu1.commit.membars                    1639373                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639373      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24989839     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372293     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665902      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42667548                       # Class of committed instruction
system.cpu1.commit.refs                      16038207                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41847701                       # Number of Instructions Simulated
system.cpu1.committedOps                     42667548                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.727337                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.727337                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178948096                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               918934                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9918583                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              82385411                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15712412                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39618819                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2044235                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2138172                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2218699                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20448217                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11312722                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    221692347                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               573561                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      94341674                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5918678                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.085316                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13890574                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11326109                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.393622                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         238542261                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.409391                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.921891                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               181730415     76.18%     76.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33250258     13.94%     90.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14698122      6.16%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4910173      2.06%     98.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  912260      0.38%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1673597      0.70%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1336423      0.56%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3565      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27448      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           238542261                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1133635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2085345                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13312994                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.218376                       # Inst execution rate
system.cpu1.iew.exec_refs                    18156687                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5277386                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              157890389                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19973937                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2035757                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1685656                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8226259                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72562826                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12879301                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1628085                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52339359                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                973200                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               819424                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2044235                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2435847                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        32477                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          228779                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10707                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2219                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2056                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8421292                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3740697                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2219                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       667651                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1417694                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26717652                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51523193                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.784965                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20972415                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.214970                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51549344                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67550172                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32331799                       # number of integer regfile writes
system.cpu1.ipc                              0.174601                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174601                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639582      3.04%      3.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33673324     62.40%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14052447     26.04%     91.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4601940      8.53%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53967444                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     918108                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017012                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 148179     16.14%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                672009     73.19%     89.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97917     10.67%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53245955                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         347452934                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51523181                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102459199                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66469351                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53967444                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6093475                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29895277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            57704                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3633839                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21173223                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    238542261                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.226239                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651966                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          203114902     85.15%     85.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24008635     10.06%     95.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6979271      2.93%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2691547      1.13%     99.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1208287      0.51%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             265201      0.11%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             181089      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              66693      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26636      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      238542261                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.225168                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13008154                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2360577                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19973937                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8226259                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu1.numCycles                       239675896                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1501256789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              164651279                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27216784                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3480176                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18384389                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                796088                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                11869                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             98442248                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77842478                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49673429                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38404246                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10122954                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2044235                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15035714                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22456645                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        98442236                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22398                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               792                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9140603                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           786                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   305403082                       # The number of ROB reads
system.cpu1.rob.rob_writes                  150139736                       # The number of ROB writes
system.cpu1.timesIdled                          36786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.929433                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9671661                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10875658                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2045565                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14503803                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            251839                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         320716                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           68877                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16885489                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24606                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819642                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1588126                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230351                       # Number of branches committed
system.cpu2.commit.bw_lim_events               612615                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459635                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17560027                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41654532                       # Number of instructions committed
system.cpu2.commit.committedOps              42474380                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    233790343                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.181677                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.775023                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    214434258     91.72%     91.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9585138      4.10%     95.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3638263      1.56%     97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3373660      1.44%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1083421      0.46%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       202437      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       778910      0.33%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        81641      0.03%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       612615      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    233790343                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318043                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39996234                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11488875                       # Number of loads committed
system.cpu2.commit.membars                    1639372                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639372      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24872957     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12308517     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3653393      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42474380                       # Class of committed instruction
system.cpu2.commit.refs                      15961922                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41654532                       # Number of Instructions Simulated
system.cpu2.committedOps                     42474380                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.717552                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.717552                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            189811308                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               461365                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8806099                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66568414                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12045984                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31237812                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1589123                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               944827                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2233223                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16885489                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9375159                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    223681620                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               427000                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      73033642                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4093124                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070899                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11189205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9923500                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.306655                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         236917450                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.315691                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.781951                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               190967915     80.61%     80.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                28055903     11.84%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11353807      4.79%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4118055      1.74%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1000996      0.42%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  910021      0.38%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  480837      0.20%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3388      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26528      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           236917450                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1244518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1630443                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12065234                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.210524                       # Inst execution rate
system.cpu2.iew.exec_refs                    18107773                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5250220                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              165390654                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16027273                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1269221                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1544307                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6737180                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60026255                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12857553                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1587555                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50138785                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                953246                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               844546                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1589123                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2642471                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        32605                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          220208                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10672                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2041                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1782                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4538398                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2264133                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2041                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       527332                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1103111                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25598740                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49308192                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.791893                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20271469                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.207036                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49332806                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64216586                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31392988                       # number of integer regfile writes
system.cpu2.ipc                              0.174900                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174900                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639582      3.17%      3.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31481695     60.86%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  53      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14027797     27.12%     91.15% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4577115      8.85%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51726340                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     905879                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017513                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 137958     15.23%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                671417     74.12%     89.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                96501     10.65%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50992622                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         341330054                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49308180                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         77579124                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56221463                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51726340                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3804792                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17551874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            54072                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1345157                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11128778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    236917450                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.218331                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.644740                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          203180527     85.76%     85.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22733063      9.60%     95.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6644194      2.80%     98.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2628802      1.11%     99.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1220338      0.52%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             244967      0.10%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             172944      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              66288      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26327      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      236917450                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.217190                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9062670                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1659869                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16027273                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6737180                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu2.numCycles                       238161968                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1502770969                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              173666743                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27106394                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5239699                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14187372                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                627458                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                11440                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             81526567                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              63752116                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40631133                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30717725                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10454761                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1589123                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16735335                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13524739                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        81526555                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         21152                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               794                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10514530                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           795                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   293211043                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123201520                       # The number of ROB writes
system.cpu2.timesIdled                          35996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.082004                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10403424                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10716120                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2143739                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15643823                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            214034                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         247187                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           33153                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18014064                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21656                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819640                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1697779                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10577852                       # Number of branches committed
system.cpu3.commit.bw_lim_events               602531                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459656                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       19865050                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42613814                       # Number of instructions committed
system.cpu3.commit.committedOps              43433655                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    235182961                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.184680                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.776965                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    215273889     91.53%     91.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9880603      4.20%     95.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3740738      1.59%     97.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3496513      1.49%     98.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1119962      0.48%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       211526      0.09%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       776082      0.33%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        81117      0.03%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       602531      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    235182961                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292209                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40894399                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11838029                       # Number of loads committed
system.cpu3.commit.membars                    1639354                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639354      3.77%      3.77% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25397710     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12657669     29.14%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3738781      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43433655                       # Class of committed instruction
system.cpu3.commit.refs                      16396462                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42613814                       # Number of Instructions Simulated
system.cpu3.committedOps                     43433655                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.619857                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.619857                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            188704521                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               448908                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9414023                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70546284                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12328412                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33619605                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1698795                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               784642                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2312626                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18014064                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9523926                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    225437930                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               502742                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      76961001                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4289510                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.075220                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11081273                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10617458                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.321362                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         238663959                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.330337                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.796079                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               190091310     79.65%     79.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                29682311     12.44%     92.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12221765      5.12%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4148340      1.74%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  938857      0.39%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1031270      0.43%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  520437      0.22%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3177      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26492      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           238663959                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         819569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1742305                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12684323                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.216343                       # Inst execution rate
system.cpu3.iew.exec_refs                    18736938                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5386131                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              164376935                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17164989                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1379313                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1401298                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7101266                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           63287248                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13350807                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1620595                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             51810517                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1059768                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1108732                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1698795                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2981103                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        36248                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          240398                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13315                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2092                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1821                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5326960                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2542833                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2092                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       568198                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1174107                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26162094                       # num instructions consuming a value
system.cpu3.iew.wb_count                     50904543                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.789238                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20648106                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.212560                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      50934624                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                66463141                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32218198                       # number of integer regfile writes
system.cpu3.ipc                              0.177940                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177940                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639582      3.07%      3.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             32513470     60.85%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14557271     27.24%     91.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4720644      8.84%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53431112                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     914235                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017111                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 140814     15.40%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                675416     73.88%     89.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                98002     10.72%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              52705750                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         346498482                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     50904531                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83141849                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  59152098                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53431112                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4135150                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       19853592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            58091                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1675494                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     12834463                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    238663959                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.223876                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.650311                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          203692442     85.35%     85.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23668188      9.92%     95.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6816206      2.86%     98.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2726913      1.14%     99.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1241595      0.52%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             248674      0.10%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             176409      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              66687      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26845      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      238663959                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.223110                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9769291                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1841025                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17164989                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7101266                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    228                       # number of misc regfile reads
system.cpu3.numCycles                       239483528                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1501449401                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              172788432                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27620446                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5163939                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14506266                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                828517                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                11603                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             86146394                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              67543177                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           42853715                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 33139920                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10331693                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1698795                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16505430                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                15233269                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        86146382                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         25116                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               867                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10232429                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           864                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   297877874                       # The number of ROB reads
system.cpu3.rob.rob_writes                  130082686                       # The number of ROB writes
system.cpu3.timesIdled                          26412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2497675                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               941667                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4187623                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              20946                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                798010                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5519743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10960471                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       699697                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       116496                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58177416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5362786                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116777451                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5479282                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2672384                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3072076                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2368549                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              879                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            526                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2845501                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2845463                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2672384                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           555                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16478317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16478317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    549755072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               549755072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1279                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5519845                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5519845    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5519845                       # Request fanout histogram
system.membus.respLayer1.occupancy        29289658285                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24723512836                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5960213285.714286                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   33560803833.827286                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 266986159500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119482601000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 750986874000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9307950                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9307950                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9307950                       # number of overall hits
system.cpu2.icache.overall_hits::total        9307950                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        67209                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         67209                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        67209                       # number of overall misses
system.cpu2.icache.overall_misses::total        67209                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1904166500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1904166500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1904166500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1904166500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9375159                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9375159                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9375159                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9375159                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007169                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007169                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007169                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007169                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 28332.016545                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 28332.016545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 28332.016545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 28332.016545                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           66                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           98                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           66                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        52705                       # number of writebacks
system.cpu2.icache.writebacks::total            52705                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        14472                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        14472                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        14472                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        14472                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        52737                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        52737                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        52737                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        52737                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1387141000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1387141000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1387141000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1387141000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005625                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005625                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005625                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005625                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 26302.994103                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26302.994103                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 26302.994103                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 26302.994103                       # average overall mshr miss latency
system.cpu2.icache.replacements                 52705                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9307950                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9307950                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        67209                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        67209                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1904166500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1904166500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9375159                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9375159                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007169                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007169                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 28332.016545                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 28332.016545                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        14472                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        14472                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        52737                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        52737                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1387141000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1387141000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005625                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005625                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 26302.994103                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26302.994103                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.133449                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9079991                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            52705                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           172.279499                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        401695000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.133449                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972920                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972920                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18803055                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18803055                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13590930                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13590930                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13590930                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13590930                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2545909                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2545909                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2545909                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2545909                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 334795148220                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 334795148220                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 334795148220                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 334795148220                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16136839                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16136839                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16136839                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16136839                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.157770                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.157770                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.157770                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.157770                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 131503.187357                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131503.187357                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 131503.187357                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131503.187357                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1994299                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       368514                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            31757                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4252                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.798722                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    86.668391                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1013933                       # number of writebacks
system.cpu2.dcache.writebacks::total          1013933                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1939045                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1939045                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1939045                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1939045                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       606864                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       606864                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       606864                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       606864                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69939332996                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69939332996                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69939332996                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69939332996                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037607                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037607                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037607                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037607                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 115247.127851                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115247.127851                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 115247.127851                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115247.127851                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1013933                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10993491                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10993491                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1490354                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1490354                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 160620492500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 160620492500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12483845                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12483845                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.119383                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.119383                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 107773.383035                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107773.383035                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1193358                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1193358                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       296996                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       296996                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31371799500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31371799500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023790                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023790                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105630.377177                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105630.377177                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2597439                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2597439                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1055555                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1055555                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 174174655720                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 174174655720                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652994                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652994                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.288956                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.288956                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 165007.655423                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 165007.655423                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       745687                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       745687                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309868                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309868                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38567533496                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38567533496                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084826                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084826                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124464.396117                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124464.396117                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          356                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          356                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          172                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3316000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3316000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.325758                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.325758                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19279.069767                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19279.069767                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           64                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           64                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          108                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2211500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2211500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.204545                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.204545                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 20476.851852                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20476.851852                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1299500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1299500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.473118                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.473118                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7383.522727                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7383.522727                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1154500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1154500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.454301                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.454301                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6831.360947                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6831.360947                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       229000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       229000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       205000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       205000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400903                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400903                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418739                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418739                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44856794000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44856794000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819642                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819642                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510880                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510880                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107123.516080                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107123.516080                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418739                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418739                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44438055000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44438055000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510880                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510880                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106123.516080                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106123.516080                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.935896                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15017985                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1025468                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.645006                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        401706500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.935896                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.904247                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.904247                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34940258                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34940258                       # Number of data accesses
system.cpu3.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5727624400.763359                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   32935467680.125374                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 266986347000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120150678500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 750318796500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9478567                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9478567                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9478567                       # number of overall hits
system.cpu3.icache.overall_hits::total        9478567                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        45359                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         45359                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        45359                       # number of overall misses
system.cpu3.icache.overall_misses::total        45359                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1171636500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1171636500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1171636500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1171636500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9523926                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9523926                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9523926                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9523926                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004763                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004763                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004763                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004763                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 25830.298287                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 25830.298287                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 25830.298287                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 25830.298287                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        37315                       # number of writebacks
system.cpu3.icache.writebacks::total            37315                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         8012                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8012                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         8012                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8012                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        37347                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        37347                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        37347                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        37347                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    923503500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    923503500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    923503500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    923503500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003921                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003921                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003921                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003921                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 24727.648807                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 24727.648807                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 24727.648807                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 24727.648807                       # average overall mshr miss latency
system.cpu3.icache.replacements                 37315                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9478567                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9478567                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        45359                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        45359                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1171636500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1171636500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9523926                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9523926                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004763                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004763                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 25830.298287                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 25830.298287                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         8012                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8012                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        37347                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        37347                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    923503500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    923503500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003921                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003921                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 24727.648807                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 24727.648807                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.133228                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9407163                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            37315                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           252.101380                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        408995000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.133228                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.972913                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972913                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19085199                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19085199                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14086556                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14086556                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14086556                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14086556                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2589323                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2589323                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2589323                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2589323                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 331999747266                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 331999747266                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 331999747266                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 331999747266                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16675879                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16675879                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16675879                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16675879                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.155274                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.155274                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.155274                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.155274                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 128218.745698                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128218.745698                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 128218.745698                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128218.745698                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2032390                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       507835                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            33977                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5751                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.816641                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    88.303773                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1024680                       # number of writebacks
system.cpu3.dcache.writebacks::total          1024680                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1976039                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1976039                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1976039                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1976039                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       613284                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       613284                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       613284                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       613284                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  69673265257                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69673265257                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  69673265257                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69673265257                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036777                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036777                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036777                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036777                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 113606.853035                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 113606.853035                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 113606.853035                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 113606.853035                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1024680                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11413770                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11413770                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1523750                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1523750                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 159991363500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 159991363500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12937520                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12937520                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.117778                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.117778                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 104998.433798                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104998.433798                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1224307                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1224307                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299443                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299443                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30998048500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30998048500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023145                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023145                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 103519.028663                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103519.028663                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2672786                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2672786                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1065573                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1065573                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 172008383766                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 172008383766                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3738359                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3738359                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.285038                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.285038                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 161423.369179                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 161423.369179                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       751732                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       751732                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313841                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313841                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  38675216757                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  38675216757                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083952                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083952                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123231.880975                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123231.880975                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          383                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          383                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          187                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          187                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3058000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3058000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.328070                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.328070                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 16352.941176                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 16352.941176                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           69                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           69                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          118                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2130000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2130000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.207018                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.207018                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18050.847458                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18050.847458                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          181                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1411000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1411000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.457071                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.457071                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7795.580110                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7795.580110                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1265000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1265000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.441919                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.441919                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7228.571429                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7228.571429                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       345500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       345500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       316500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       316500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396510                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396510                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423130                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423130                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45065260500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45065260500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516239                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516239                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106504.526978                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106504.526978                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423130                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423130                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44642130500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44642130500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516239                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516239                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105504.526978                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105504.526978                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.786765                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15520075                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1036262                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.976980                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        409006500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.786765                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.868336                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.868336                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36029262                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36029262                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    859403093.750000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2755162969.854404                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11105555500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   856719025500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13750449500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    149249398                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       149249398                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    149249398                       # number of overall hits
system.cpu0.icache.overall_hits::total      149249398                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27080066                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27080066                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27080066                       # number of overall misses
system.cpu0.icache.overall_misses::total     27080066                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 358366649997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 358366649997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 358366649997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 358366649997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    176329464                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    176329464                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    176329464                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    176329464                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.153577                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.153577                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.153577                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.153577                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13233.595886                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13233.595886                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13233.595886                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13233.595886                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3158                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           96                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.448980                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           96                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23868702                       # number of writebacks
system.cpu0.icache.writebacks::total         23868702                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3211330                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3211330                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3211330                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3211330                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23868736                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23868736                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23868736                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23868736                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 307395929999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 307395929999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 307395929999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 307395929999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.135364                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.135364                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.135364                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.135364                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12878.601112                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12878.601112                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12878.601112                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12878.601112                       # average overall mshr miss latency
system.cpu0.icache.replacements              23868702                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    149249398                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      149249398                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27080066                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27080066                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 358366649997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 358366649997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    176329464                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    176329464                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.153577                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.153577                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13233.595886                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13233.595886                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3211330                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3211330                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23868736                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23868736                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 307395929999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 307395929999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.135364                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.135364                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12878.601112                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12878.601112                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999929                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          173117849                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23868702                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.252923                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999929                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        376527662                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       376527662                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    348258791                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       348258791                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    348258791                       # number of overall hits
system.cpu0.dcache.overall_hits::total      348258791                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39884945                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39884945                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39884945                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39884945                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 948408894870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 948408894870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 948408894870                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 948408894870                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388143736                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388143736                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388143736                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388143736                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102758                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102758                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102758                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102758                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23778.618596                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23778.618596                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23778.618596                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23778.618596                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2623016                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       173099                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            65381                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1984                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.118934                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.247480                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31293141                       # number of writebacks
system.cpu0.dcache.writebacks::total         31293141                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8999182                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8999182                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8999182                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8999182                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30885763                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30885763                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30885763                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30885763                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 499532732326                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 499532732326                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 499532732326                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 499532732326                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079573                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079573                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079573                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079573                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16173.559718                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16173.559718                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16173.559718                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16173.559718                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31293141                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    247526038                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      247526038                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     30857635                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30857635                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 597694287500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 597694287500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278383673                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278383673                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110846                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110846                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19369.413356                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19369.413356                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4851082                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4851082                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26006553                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26006553                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 371161015500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 371161015500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.093420                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.093420                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14271.826624                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14271.826624                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    100732753                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     100732753                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9027310                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9027310                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 350714607370                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 350714607370                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109760063                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109760063                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.082246                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.082246                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38850.400326                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38850.400326                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4148100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4148100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4879210                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4879210                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 128371716826                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 128371716826                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044453                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044453                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26309.938868                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26309.938868                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1824                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1824                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1259                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1259                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     91567500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     91567500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.408368                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.408368                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 72730.341541                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 72730.341541                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1228                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1228                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1290000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1290000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010055                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010055                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41612.903226                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41612.903226                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2822                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2822                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          156                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       963500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       963500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2978                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2978                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.052384                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052384                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6176.282051                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6176.282051                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       810500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       810500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.051713                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051713                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5262.987013                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5262.987013                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403100                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403100                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416808                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416808                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45221764500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45221764500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819908                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819908                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508359                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508359                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108495.433149                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108495.433149                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416808                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416808                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44804956500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44804956500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508359                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508359                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107495.433149                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107495.433149                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.971163                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          379968772                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31302344                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.138668                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.971163                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999099                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999099                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        809241784                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       809241784                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23765895                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29896269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               44910                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              105752                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               44970                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              104686                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               32593                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              109918                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54104993                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23765895                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29896269                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              44910                       # number of overall hits
system.l2.overall_hits::.cpu1.data             105752                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              44970                       # number of overall hits
system.l2.overall_hits::.cpu2.data             104686                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              32593                       # number of overall hits
system.l2.overall_hits::.cpu3.data             109918                       # number of overall hits
system.l2.overall_hits::total                54104993                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            102840                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1396155                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6643                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911708                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              7767                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            909399                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4754                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            914575                       # number of demand (read+write) misses
system.l2.demand_misses::total                4253841                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           102840                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1396155                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6643                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911708                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             7767                       # number of overall misses
system.l2.overall_misses::.cpu2.data           909399                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4754                       # number of overall misses
system.l2.overall_misses::.cpu3.data           914575                       # number of overall misses
system.l2.overall_misses::total               4253841                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8897081957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 151097712199                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    675468920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 111012489031                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    779083421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111114437523                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    487625439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 111000163174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     495064061664                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8897081957                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 151097712199                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    675468920                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 111012489031                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    779083421                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111114437523                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    487625439                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 111000163174                       # number of overall miss cycles
system.l2.overall_miss_latency::total    495064061664                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23868735                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31292424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           51553                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1017460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           52737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1014085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           37347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1024493                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58358834                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23868735                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31292424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          51553                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1017460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          52737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1014085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          37347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1024493                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58358834                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004309                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.044616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.128858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.896063                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.147278                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.896768                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.127293                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.892710                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072891                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004309                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.044616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.128858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.896063                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.147278                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.896768                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.127293                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.892710                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072891                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86513.826886                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108224.167230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101681.306639                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121763.206017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 100306.865070                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122184.472957                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102571.611064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121368.026869                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116380.480997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86513.826886                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108224.167230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101681.306639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121763.206017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 100306.865070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122184.472957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102571.611064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121368.026869                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116380.480997                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             494487                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     21933                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.545343                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1070921                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3072076                       # number of writebacks
system.l2.writebacks::total                   3072076                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            522                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          12614                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            886                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5992                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            993                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           6662                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            732                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7335                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               35736                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           522                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         12614                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           886                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5992                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           993                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          6662                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           732                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7335                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              35736                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       102318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1383541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       905716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         6774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       902737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       907240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4218105                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       102318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1383541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       905716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         6774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       902737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       907240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1325585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5543690                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7829405475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 136365964299                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    545660948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101493657655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    628554943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101575401150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    387985459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 101380284298                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 450206914227                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7829405475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 136365964299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    545660948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101493657655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    628554943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101575401150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    387985459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 101380284298                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 116819120981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 567026035208                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.044213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.111671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.890174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.128449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.890199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.107693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.885550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072279                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.044213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.111671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.890174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.128449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.890199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.107693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.885550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094993                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76520.313874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98563.009191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94782.169185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112059.031369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92789.333186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 112519.372918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 96465.802834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111745.827232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106732.031144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76520.313874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98563.009191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94782.169185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112059.031369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92789.333186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 112519.372918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 96465.802834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111745.827232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88126.465659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102283.142674                       # average overall mshr miss latency
system.l2.replacements                       10871505                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8422807                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8422807                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8422807                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8422807                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49633079                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49633079                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49633079                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49633079                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1325585                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1325585                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 116819120981                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 116819120981                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88126.465659                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88126.465659                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  133                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 93                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       390000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       420500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              226                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.872340                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.261538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.298507                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.319149                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.411504                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9512.195122                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data         1525                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4521.505376                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       831999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       341000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       406000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       305000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1883999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.872340                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.261538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.298507                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.319149                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.411504                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20292.658537                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20058.823529                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20258.053763                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            126                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.513514                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.648649                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.563492                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       243000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       386500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       329000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       482500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1441000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.513514                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.648649                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.563492                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20342.105263                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20562.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20104.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20295.774648                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4462510                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            42309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            42789                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            44721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4592329                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         830586                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         675409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         674706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         680822                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2861523                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  92211461577                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  80992373023                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81110245498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81395208589                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  335709288687                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5293096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       717495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7453852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.156919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.941051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.940363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.938362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.383899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111019.763850                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119916.040537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120215.687274                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119554.316090                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117318.396073                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7239                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2783                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         3050                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         3244                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            16316                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       823347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       672626                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       671656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       677578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2845207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  83411856122                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74050185573                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74153728552                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  74374540135                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 305990310382                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.155551                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.937173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.936112                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.933891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.381710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101308.265072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110091.173361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110404.326846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109765.281835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107545.886954                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23765895                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         44910                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         44970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         32593                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23888368                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       102840                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         7767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           122004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8897081957                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    675468920                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    779083421                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    487625439                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10839259737                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23868735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        51553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        52737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        37347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24010372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.128858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.147278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.127293                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86513.826886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101681.306639                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 100306.865070                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102571.611064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88843.478386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          522                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          886                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          993                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          732                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3133                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       102318                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5757                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         6774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4022                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       118871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7829405475                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    545660948                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    628554943                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    387985459                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9391606825                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.111671                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.128449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.107693                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76520.313874                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94782.169185                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92789.333186                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 96465.802834                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79006.711687                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25433759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        63443                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        61897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        65197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25624296                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       565569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       236299                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       234693                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       233753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1270314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  58886250622                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30020116008                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30004192025                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29604954585                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 148515513240                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25999328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       299742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       296590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298950                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26894610                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.021753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.788341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.791304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.781913                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104118.596709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 127042.924464                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 127844.426655                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126650.586666                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116912.443097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         5375                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3209                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3612                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         4091                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16287                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       560194                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       233090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       231081                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       229662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1254027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  52954108177                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27443472082                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27421672598                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27005744163                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 134824997020                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021546                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.777635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.779126                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.768229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046627                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94528.160203                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117737.663915                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118666.928904                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 117589.083797                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107513.631700                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           53                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           43                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           51                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               189                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          156                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          179                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          143                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          138                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             616                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1483994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       945994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       999998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1039495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4469481                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          209                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          221                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          186                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          189                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           805                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.746411                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.809955                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.768817                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.730159                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.765217                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  9512.782051                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5284.882682                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  6992.993007                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7532.572464                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7255.650974                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           62                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          137                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          164                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          128                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          125                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          554                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2774988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3316482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      2599492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      2542979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11233941                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.655502                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.742081                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.688172                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.661376                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.688199                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20255.386861                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20222.451220                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20308.531250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20343.832000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20277.871841                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999884                       # Cycle average of tags in use
system.l2.tags.total_refs                   117678962                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10871755                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.824284                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.546546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.901314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.631850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.128149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.041722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.121239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.027375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.177128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.389433                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.446040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.045333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.181748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.018393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.271710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 942198851                       # Number of tag accesses
system.l2.tags.data_accesses                942198851                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6548288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      88555520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        368448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57970176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        433536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      57779392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        257408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      58067968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     83161472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          353142208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6548288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       368448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       433536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       257408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7607680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    196612864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       196612864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         102317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1383680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         905784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           6774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         902803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         907312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1299398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5517847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3072076                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3072076                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7522708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        101733056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           423275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         66596449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           498048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         66377275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           295712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         66708793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     95536345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             405691662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7522708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       423275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       498048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       295712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8739744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225869912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225869912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225869912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7522708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       101733056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          423275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        66596449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          498048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        66377275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          295712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        66708793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     95536345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            631561574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2991752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    102317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1291890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    901134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      6774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    898020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    901114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1297996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003395431250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185087                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185087                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10525935                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2817964                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5517847                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3072076                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5517847                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3072076                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 108823                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 80324                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            255481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            258008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            311003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            853899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            452633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            319222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            339387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            322462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            338776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            281413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           283911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           299529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           321372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           259775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           253140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           259013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            195532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            189912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           210190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167929                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 248560004916                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27045120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            349979204916                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45952.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64702.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2623043                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1601695                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5517847                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3072076                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1329439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1253980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  976551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  568488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  222320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  154031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  143473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  139470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  121391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  101681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  95429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 121544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  68489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  36282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  29335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  22267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  13746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  56888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 113979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 168510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 195253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 202596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 205126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 208388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 211712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 214182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 205448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 200627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 198643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 191192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 188979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 196801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4175991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.746622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.942746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.716470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3050108     73.04%     73.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       707548     16.94%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       135170      3.24%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        75705      1.81%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        46057      1.10%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30846      0.74%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23544      0.56%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16401      0.39%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        90612      2.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4175991                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.223592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.420515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    243.534098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185082    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185087                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.163858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.151677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.666099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172653     93.28%     93.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              863      0.47%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7605      4.11%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2579      1.39%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              859      0.46%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              292      0.16%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              123      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               68      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185087                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              346177536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6964672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191470080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               353142208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            196612864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       397.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       219.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    405.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  870469371500                       # Total gap between requests
system.mem_ctrls.avgGap                     101336.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6548288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     82680960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       368448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57672576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       433536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     57473280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       257408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     57671296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     83071744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191470080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7522708.363782658242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94984330.151266932487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 423275.037875394744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 66254564.526803188026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 498048.481252027792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66025612.213455267251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 295711.690521945071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 66253094.055940330029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 95433264.905699297786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 219961854.492370337248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       102317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1383680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5757                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       905784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         6774                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       902803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       907312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1299398                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3072076                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3596338860                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  79411128548                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    302013224                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63555881175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    341791505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63761964989                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    217874660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63397940868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  75394271087                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21057025193228                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35148.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57391.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52460.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70166.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50456.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70626.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     54170.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69874.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58022.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6854330.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14647995600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7785567735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16400073060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7687755000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68713678800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     168949776690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     191986782240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       476171629125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.028521                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 497046308825                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29066700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 344356466175                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          15168687240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8062318110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22220358300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7929023400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68713678800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     270537994770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     106438809120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       499070869740                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.335291                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 273603333675                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29066700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 567799441325                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5771056846.153846                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33052739622.347046                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 266986466000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   120232085000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 750237390000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11250118                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11250118                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11250118                       # number of overall hits
system.cpu1.icache.overall_hits::total       11250118                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        62604                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         62604                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        62604                       # number of overall misses
system.cpu1.icache.overall_misses::total        62604                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1634948500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1634948500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1634948500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1634948500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11312722                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11312722                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11312722                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11312722                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005534                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005534                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005534                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005534                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26115.719443                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26115.719443                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26115.719443                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26115.719443                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        51521                       # number of writebacks
system.cpu1.icache.writebacks::total            51521                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        11051                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        11051                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        11051                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        11051                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        51553                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        51553                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        51553                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        51553                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1282577000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1282577000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1282577000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1282577000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004557                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004557                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004557                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004557                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24878.804337                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24878.804337                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24878.804337                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24878.804337                       # average overall mshr miss latency
system.cpu1.icache.replacements                 51521                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11250118                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11250118                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        62604                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        62604                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1634948500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1634948500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11312722                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11312722                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005534                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005534                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26115.719443                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26115.719443                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        11051                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        11051                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        51553                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        51553                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1282577000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1282577000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004557                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004557                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24878.804337                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24878.804337                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.273412                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11140093                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51521                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           216.224316                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        394216000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.273412                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.946044                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946044                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22676997                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22676997                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13606480                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13606480                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13606480                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13606480                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2561537                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2561537                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2561537                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2561537                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 331630889835                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 331630889835                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 331630889835                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 331630889835                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16168017                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16168017                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16168017                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16168017                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.158432                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.158432                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.158432                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.158432                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 129465.586417                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129465.586417                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 129465.586417                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129465.586417                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2045924                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       263160                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            33028                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3034                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.945137                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.736981                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1017388                       # number of writebacks
system.cpu1.dcache.writebacks::total          1017388                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1951122                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1951122                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1951122                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1951122                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       610415                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       610415                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       610415                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       610415                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69702557960                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69702557960                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69702557960                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69702557960                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037754                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037754                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037754                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037754                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114188.802634                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114188.802634                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114188.802634                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114188.802634                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1017388                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11001883                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11001883                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1500626                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1500626                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 161765689500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 161765689500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12502509                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12502509                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120026                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120026                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 107798.804965                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107798.804965                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1200440                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1200440                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       300186                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       300186                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31421299000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31421299000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.024010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104672.766218                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104672.766218                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2604597                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2604597                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1060911                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1060911                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 169865200335                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 169865200335                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665508                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665508                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.289431                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.289431                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 160112.582804                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 160112.582804                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       750682                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       750682                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       310229                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       310229                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38281258960                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38281258960                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084635                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084635                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 123396.777735                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 123396.777735                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          341                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          341                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          175                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          175                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4122500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4122500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.339147                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.339147                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23557.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23557.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           77                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           77                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           98                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           98                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2537000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2537000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.189922                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.189922                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25887.755102                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25887.755102                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1285500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1285500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.449591                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.449591                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7790.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7790.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          164                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1148500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1148500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.446866                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.446866                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7003.048780                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7003.048780                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       268500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       268500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       241500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       241500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401778                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401778                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417870                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417870                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45018900500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45018900500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819648                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819648                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509816                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509816                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107734.224759                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107734.224759                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417870                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417870                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44601030500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44601030500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509816                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509816                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106734.224759                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106734.224759                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.621632                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15037094                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1028134                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.625617                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        394227500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.621632                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.894426                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.894426                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35005258                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35005258                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 870469475000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50907213                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11494883                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49936554                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7799429                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2329394                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1012                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           581                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1593                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           81                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           81                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7494594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7494594                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24010372                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26896844                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          805                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          805                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71606171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     93888585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       154627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3063718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       158179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3054194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       112009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3086157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175123640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3055195904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4005475904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6596736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130229824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6748288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129792640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4778368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131146752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7469964416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13245197                       # Total snoops (count)
system.tol2bus.snoopTraffic                 199368512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         71612695                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.092434                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.332636                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               65622083     91.63%     91.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5640983      7.88%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 120365      0.17%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 179299      0.25%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  49965      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           71612695                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116754761062                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1539667535                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          79698113                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1555721379                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          56445955                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46955588841                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35832948611                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1543542203                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          77872760                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2406516229500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59701                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741636                       # Number of bytes of host memory used
host_op_rate                                    59780                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 44236.12                       # Real time elapsed on the host
host_tick_rate                               34723814                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2640960179                       # Number of instructions simulated
sim_ops                                    2644444232                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.536047                       # Number of seconds simulated
sim_ticks                                1536046754500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.716008                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               73844490                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            74054800                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3307414                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         77274005                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             92588                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         103060                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10472                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78234421                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7818                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         49572                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3293339                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  55563217                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6165404                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         156223                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       56914954                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           406659131                       # Number of instructions committed
system.cpu0.commit.committedOps             406708729                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3038505506                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.133852                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.842012                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2923494983     96.21%     96.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     51652137      1.70%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6787818      0.22%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3066923      0.10%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2063239      0.07%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2544045      0.08%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     37132925      1.22%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5598032      0.18%     99.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6165404      0.20%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3038505506                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 128436285                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              210765                       # Number of function calls committed.
system.cpu0.commit.int_insts                340908703                       # Number of committed integer instructions.
system.cpu0.commit.loads                    112109655                       # Number of loads committed
system.cpu0.commit.membars                      96809                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97532      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       217195813     53.40%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10167      0.00%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1324      0.00%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      54375350     13.37%     66.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           706      0.00%     66.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       8484805      2.09%     68.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      2508047      0.62%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       2828945      0.70%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      2827287      0.70%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       60607256     14.90%     85.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        360352      0.09%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     51551971     12.68%     98.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      5859174      1.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        406708729                       # Class of committed instruction
system.cpu0.commit.refs                     118378753                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  406659131                       # Number of Instructions Simulated
system.cpu0.committedOps                    406708729                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.524211                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.524211                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2911172272                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                14290                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62547016                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             493007432                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                26670581                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 68361364                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3409499                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                23698                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             38092490                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78234421                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9818689                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3031373481                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                83304                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     572478565                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6847148                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.025569                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12909039                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          73937078                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.187097                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3047706206                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.187862                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.613895                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2663753404     87.40%     87.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               296596883      9.73%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12773418      0.42%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                64159304      2.11%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2594988      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   79203      0.00%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7104859      0.23%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  632268      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   11879      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3047706206                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                134743021                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               124051807                       # number of floating regfile writes
system.cpu0.idleCycles                       12083037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3387718                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59720590                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.296571                       # Inst execution rate
system.cpu0.iew.exec_refs                   606278635                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6361567                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1500268507                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            128093917                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             67590                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1512427                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6865405                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          462678279                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            599917068                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2809948                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            907445756                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               8277384                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            859961388                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3409499                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            879203072                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     46677570                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           95111                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          176                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       122348                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15984262                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       596307                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        122348                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       662949                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2724769                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                369344900                       # num instructions consuming a value
system.cpu0.iew.wb_count                    421376056                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824365                       # average fanout of values written-back
system.cpu0.iew.wb_producers                304475192                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.137714                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     421851373                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               949253944                       # number of integer regfile reads
system.cpu0.int_regfile_writes              231826693                       # number of integer regfile writes
system.cpu0.ipc                              0.132904                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.132904                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100672      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            230173954     25.29%     25.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10192      0.00%     25.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1325      0.00%     25.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           54731443      6.01%     31.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                710      0.00%     31.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            9417797      1.03%     32.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           2511565      0.28%     32.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            2828945      0.31%     32.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           2890876      0.32%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           367082615     40.33%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             366986      0.04%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      234189021     25.73%     99.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       5949602      0.65%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             910255703                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              358053559                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          670846963                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    129993802                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         163174045                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  141416694                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.155359                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3743178      2.65%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1391      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                16070      0.01%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  29      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             13746596      9.72%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                4824      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              92128549     65.15%     77.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11367      0.01%     77.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         31764090     22.46%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             600      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             693518166                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4341318963                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    291382254                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        355596119                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 462498910                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                910255703                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             179369                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       55969553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2531619                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         23146                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     56772202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3047706206                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.298669                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.055887                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2746521675     90.12%     90.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           89985663      2.95%     93.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           44594084      1.46%     94.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27276291      0.89%     95.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           77655963      2.55%     97.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           45522412      1.49%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7245811      0.24%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3692235      0.12%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5212072      0.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3047706206                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.297490                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3053298                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1960061                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           128093917                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6865405                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              135196202                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              71025140                       # number of misc regfile writes
system.cpu0.numCycles                      3059789243                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12304386                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2479791567                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            344963795                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             130932994                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41750578                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             367916797                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2704337                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            674499459                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             475212295                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404172779                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 81847184                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1396955                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3409499                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            440515597                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59208989                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        156139788                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       518359671                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        391781                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11220                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                257120460                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11002                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3495930596                       # The number of ROB reads
system.cpu0.rob.rob_writes                  936456274                       # The number of ROB writes
system.cpu0.timesIdled                         118581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3104                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.820968                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               73725952                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73858182                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3279852                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         77054746                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             69246                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          72475                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3229                       # Number of indirect misses.
system.cpu1.branchPred.lookups               77947400                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2059                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         48650                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3271521                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  55328033                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6112923                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         154187                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       56855517                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           405372194                       # Number of instructions committed
system.cpu1.commit.committedOps             405423280                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3035028899                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.133581                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.841401                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2920533469     96.23%     96.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     51369803      1.69%     97.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6705430      0.22%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3039968      0.10%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2025788      0.07%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2531837      0.08%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     37110775      1.22%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5598906      0.18%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6112923      0.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3035028899                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 128419603                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              159735                       # Number of function calls committed.
system.cpu1.commit.int_insts                339632220                       # Number of committed integer instructions.
system.cpu1.commit.loads                    111834147                       # Number of loads committed
system.cpu1.commit.membars                      98500                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        98500      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       216422517     53.38%     53.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            374      0.00%     53.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             480      0.00%     53.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      54366647     13.41%     66.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       8489120      2.09%     68.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      2506860      0.62%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       2828896      0.70%     70.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      2829769      0.70%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60345887     14.88%     85.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        135919      0.03%     85.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     51536910     12.71%     98.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      5861401      1.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        405423280                       # Class of committed instruction
system.cpu1.commit.refs                     117880117                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  405372194                       # Number of Instructions Simulated
system.cpu1.committedOps                    405423280                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.514846                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.514846                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2911279240                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8358                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            62425682                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             491585348                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                24575051                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66798317                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3385017                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                20962                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             38164457                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   77947400                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9647682                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3030172800                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71085                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     570917359                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6786696                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.025587                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10635929                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          73795198                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.187413                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3044202082                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.187568                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.613228                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2661169619     87.42%     87.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               295958026      9.72%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12654986      0.42%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64081819      2.11%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2554566      0.08%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   64297      0.00%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7090117      0.23%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  626911      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1741      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3044202082                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                134763479                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               124052369                       # number of floating regfile writes
system.cpu1.idleCycles                        2107578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3366296                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                59482104                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.297336                       # Inst execution rate
system.cpu1.iew.exec_refs                   605400369                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6143100                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1499754398                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            127807156                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             64661                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1500663                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6639459                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          461333607                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            599257269                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2795427                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            905777240                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               8291192                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            860224219                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3385017                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            879508357                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     46627870                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88106                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       120025                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     15973009                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       593489                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        120025                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       653265                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2713031                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                368911709                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420085972                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824435                       # average fanout of values written-back
system.cpu1.iew.wb_producers                304143716                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.137900                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420564859                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               947175456                       # number of integer regfile reads
system.cpu1.int_regfile_writes              230967598                       # number of integer regfile writes
system.cpu1.ipc                              0.133070                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.133070                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           100675      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            229372255     25.25%     25.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 382      0.00%     25.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  480      0.00%     25.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           54730346      6.02%     31.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            9424446      1.04%     32.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           2510350      0.28%     32.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            2828896      0.31%     32.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           2897499      0.32%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           366536974     40.34%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             140690      0.02%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      234073434     25.76%     99.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       5956240      0.66%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             908572667                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              357828598                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          670525740                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    129999518                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         163160361                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  141194924                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.155403                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3744997      2.65%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1556      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                10095      0.01%      2.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  24      0.00%      2.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             13651826      9.67%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                5467      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              92042309     65.19%     77.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  231      0.00%     77.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         31737903     22.48%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             516      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             691838318                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4334548500                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    290086454                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        354203589                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 461155796                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                908572667                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             177811                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       55910327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2531900                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         23624                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     56702376                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3044202082                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.298460                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.055956                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2744004159     90.14%     90.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           89334483      2.93%     93.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           44528138      1.46%     94.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           27105704      0.89%     95.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           77532145      2.55%     97.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           45519304      1.50%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7287863      0.24%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3709770      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5180516      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3044202082                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.298254                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3053174                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1958324                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           127807156                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6639459                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              135202762                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              71021292                       # number of misc regfile writes
system.cpu1.numCycles                      3046309660                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    25650833                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2479917486                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            344106668                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             131280325                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39614227                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             368150055                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2706070                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            672718170                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             473843908                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          403261412                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 80397970                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1065389                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3385017                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            440570029                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59154744                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        156122740                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       516595430                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        317353                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              9137                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                257723032                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          9117                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3491181747                       # The number of ROB reads
system.cpu1.rob.rob_writes                  933738799                       # The number of ROB writes
system.cpu1.timesIdled                          23122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.811815                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               73752667                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            73891720                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3287980                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         77093054                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             70154                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          75061                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4907                       # Number of indirect misses.
system.cpu2.branchPred.lookups               77998904                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1893                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         48462                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3279484                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  55320849                       # Number of branches committed
system.cpu2.commit.bw_lim_events              6115478                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         154086                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       56996214                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           405310180                       # Number of instructions committed
system.cpu2.commit.committedOps             405360774                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   3037939657                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.133433                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.841155                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   2923537310     96.23%     96.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     51322157      1.69%     97.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6683498      0.22%     98.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3002073      0.10%     98.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2016521      0.07%     98.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2538348      0.08%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     37086150      1.22%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      5638122      0.19%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      6115478      0.20%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   3037939657                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 128425415                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              161311                       # Number of function calls committed.
system.cpu2.commit.int_insts                339555095                       # Number of committed integer instructions.
system.cpu2.commit.loads                    111805274                       # Number of loads committed
system.cpu2.commit.membars                      97686                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        97686      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       216358954     53.37%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            432      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      54359281     13.41%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       8504486      2.10%     68.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      2512036      0.62%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       2828896      0.70%     70.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      2837454      0.70%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       60339560     14.89%     85.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        138247      0.03%     85.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     51514176     12.71%     98.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      5869086      1.45%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        405360774                       # Class of committed instruction
system.cpu2.commit.refs                     117861069                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  405310180                       # Number of Instructions Simulated
system.cpu2.committedOps                    405360774                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.522658                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.522658                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           2914662150                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8712                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            62432543                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             491729485                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                24582831                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 66301838                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3394131                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                21439                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             38195710                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   77998904                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9706767                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   3032997706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                71859                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     571228363                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                6805254                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.025582                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10736327                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          73822821                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.187349                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        3047136660                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.187489                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.613302                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              2664003421     87.43%     87.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               295992320      9.71%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12673129      0.42%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                64096472      2.10%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2559730      0.08%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   65247      0.00%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 7114262      0.23%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  629665      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2414      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          3047136660                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                134809671                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               124068737                       # number of floating regfile writes
system.cpu2.idleCycles                        1873042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3375348                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                59487841                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.296920                       # Inst execution rate
system.cpu2.iew.exec_refs                   604930906                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6154099                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1501481650                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            127812138                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             65379                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1513582                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6653530                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          461411069                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            598776807                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2802947                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            905312692                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               8283828                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            860018973                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3394131                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            879245914                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     46555681                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           88212                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       120880                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16006864                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       597735                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        120880                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       654531                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2720817                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                369445891                       # num instructions consuming a value
system.cpu2.iew.wb_count                    420080250                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.824087                       # average fanout of values written-back
system.cpu2.iew.wb_producers                304455696                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.137776                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     420560555                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               946656043                       # number of integer regfile reads
system.cpu2.int_regfile_writes              230931984                       # number of integer regfile writes
system.cpu2.ipc                              0.132932                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.132932                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           100392      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            229345134     25.26%     25.27% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 439      0.00%     25.27% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  480      0.00%     25.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           54730089      6.03%     31.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            9448501      1.04%     32.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           2515458      0.28%     32.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            2828896      0.31%     32.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           2906564      0.32%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           366235790     40.33%     73.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             141702      0.02%     73.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      233896081     25.76%     99.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       5966113      0.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             908115639                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              357591385                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          670159058                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    130025451                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         163289761                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  141029005                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.155299                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3764015      2.67%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1635      0.00%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                14092      0.01%      2.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  21      0.00%      2.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             13550429      9.61%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                5683      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              91965266     65.21%     77.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   41      0.00%     77.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         31727236     22.50%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             587      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             691452867                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        4336772680                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    290054799                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        354292476                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 461233468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                908115639                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             177601                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       56050295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2534795                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         23515                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     56815899                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   3047136660                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.298023                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.055507                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         2747250324     90.16%     90.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           89117830      2.92%     93.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           44475894      1.46%     94.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           27141828      0.89%     95.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           77485269      2.54%     97.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           45498145      1.49%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7233060      0.24%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3684104      0.12%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5250206      0.17%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     3047136660                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.297840                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3061638                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1964730                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           127812138                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6653530                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              135245026                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              71042153                       # number of misc regfile writes
system.cpu2.numCycles                      3049009702                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    22950711                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2481705673                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            344043450                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             131234146                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                39589385                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             369683810                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2703981                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            672860866                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             473952228                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          403338356                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 79958352                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1014050                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3394131                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            442105867                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                59294906                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        156238257                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       516622609                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        383252                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             10207                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                258268779                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         10180                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  3494158833                       # The number of ROB reads
system.cpu2.rob.rob_writes                  933919180                       # The number of ROB writes
system.cpu2.timesIdled                          21503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.821703                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               73609354                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            73740832                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3267214                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         76932614                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             68934                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          71838                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2904                       # Number of indirect misses.
system.cpu3.branchPred.lookups               77815716                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1985                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         48605                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          3259186                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  55288384                       # Number of branches committed
system.cpu3.commit.bw_lim_events              6072254                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         154119                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       56546488                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           405085884                       # Number of instructions committed
system.cpu3.commit.committedOps             405137014                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   3036437234                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.133425                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.840952                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   2922050945     96.23%     96.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     51329350      1.69%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6673206      0.22%     98.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3012582      0.10%     98.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2028780      0.07%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2526477      0.08%     98.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     37107511      1.22%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      5636129      0.19%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      6072254      0.20%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   3036437234                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 128305060                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              159303                       # Number of function calls committed.
system.cpu3.commit.int_insts                339417051                       # Number of committed integer instructions.
system.cpu3.commit.loads                    111761164                       # Number of loads committed
system.cpu3.commit.membars                      98433                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        98433      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       216296822     53.39%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            358      0.00%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             480      0.00%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      54321902     13.41%     66.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       8471652      2.09%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      2499969      0.62%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       2828672      0.70%     70.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      2821141      0.70%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       60300578     14.88%     85.81% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        135283      0.03%     85.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     51509191     12.71%     98.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      5852533      1.44%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        405137014                       # Class of committed instruction
system.cpu3.commit.refs                     117797585                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  405085884                       # Number of Instructions Simulated
system.cpu3.committedOps                    405137014                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.522721                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.522721                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           2913842514                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8046                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            62340554                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             490880324                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                24470813                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 65661231                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               3371402                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                21973                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             38217408                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   77815716                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9591032                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   3031623044                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                69949                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     569983172                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                6758860                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.025536                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10560894                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          73678288                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.187042                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        3045563368                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.187178                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.612491                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              2663067302     87.44%     87.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               295568329      9.70%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12657313      0.42%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                63970723      2.10%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2547821      0.08%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   63486      0.00%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 7062624      0.23%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  623843      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1927      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          3045563368                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                134606565                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               123929400                       # number of floating regfile writes
system.cpu3.idleCycles                        1784712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3353341                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                59413413                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.297074                       # Inst execution rate
system.cpu3.iew.exec_refs                   605207750                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   6130990                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1498087303                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            127653638                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             64390                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1493970                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6623577                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          460744366                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            599076760                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2779992                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            905286680                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               8299295                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            862634436                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               3371402                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            881872387                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     46569229                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           87830                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       118454                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     15892474                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       587156                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        118454                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       649158                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2704183                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                369024779                       # num instructions consuming a value
system.cpu3.iew.wb_count                    419687673                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824522                       # average fanout of values written-back
system.cpu3.iew.wb_producers                304268910                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.137722                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     420165159                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               946684639                       # number of integer regfile reads
system.cpu3.int_regfile_writes              230770308                       # number of integer regfile writes
system.cpu3.ipc                              0.132931                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.132931                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           100651      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            229159911     25.24%     25.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 360      0.00%     25.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  480      0.00%     25.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           54679456      6.02%     31.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            9399629      1.04%     32.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           2503376      0.28%     32.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            2828672      0.31%     32.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           2887335      0.32%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           366430910     40.35%     73.56% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             139145      0.02%     73.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      233991113     25.77%     99.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       5945634      0.65%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             908066672                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              357538550                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          670045093                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    129866186                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         162845120                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  141136144                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.155425                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3771383      2.67%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1532      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                10423      0.01%      2.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  26      0.00%      2.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             13552383      9.60%     12.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                5373      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              92061306     65.23%     77.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  120      0.00%     77.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         31733081     22.48%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             517      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             691563615                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        4335304881                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    289821487                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        353625043                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 460567293                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                908066672                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             177073                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       55607352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          2517118                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         22954                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     56438804                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   3045563368                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.298160                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.055854                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         2745838315     90.16%     90.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           88976042      2.92%     93.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           44447023      1.46%     94.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           27057046      0.89%     95.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           77532195      2.55%     97.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           45533412      1.50%     99.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7249240      0.24%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3706594      0.12%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5223501      0.17%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     3045563368                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.297986                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3041412                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1949509                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           127653638                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6623577                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              135052491                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              70943336                       # number of misc regfile writes
system.cpu3.numCycles                      3047348080                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    24612705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2480680003                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            343869326                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             131489264                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                39476126                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             369854778                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2672866                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            671802873                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             473195364                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          402718635                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 79368733                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1083357                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               3371402                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            442360097                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                58849309                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        155849137                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       515953736                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        307007                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              9030                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                258512589                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          9014                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  3492035755                       # The number of ROB reads
system.cpu3.rob.rob_writes                  932501190                       # The number of ROB writes
system.cpu3.timesIdled                          21146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         26997557                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              7638714                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            44894309                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3731                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              12544608                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    209167046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     410262724                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     14162389                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      8200934                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    205435350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    184555247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    413882130                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      192756181                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          207935529                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3140276                       # Transaction distribution
system.membus.trans_dist::CleanEvict        197956779                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            29690                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6915                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1193533                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1192308                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     207935530                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    619390561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              619390561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  13585159232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             13585159232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            28560                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         209165669                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               209165669    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           209165669                       # Request fanout histogram
system.membus.respLayer1.occupancy       1076642393436                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             70.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        502225052303                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              32.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2182                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1092                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10570008.241758                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12496066.229668                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1092    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69555500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1092                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1524504305500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  11542449000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9680433                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9680433                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9680433                       # number of overall hits
system.cpu2.icache.overall_hits::total        9680433                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26334                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26334                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26334                       # number of overall misses
system.cpu2.icache.overall_misses::total        26334                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1638253500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1638253500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1638253500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1638253500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9706767                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9706767                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9706767                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9706767                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002713                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002713                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002713                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002713                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62210.583276                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62210.583276                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62210.583276                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62210.583276                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          208                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    34.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24680                       # number of writebacks
system.cpu2.icache.writebacks::total            24680                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1654                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1654                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1654                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1654                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24680                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24680                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24680                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24680                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1522783500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1522783500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1522783500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1522783500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002543                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002543                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002543                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002543                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61701.114263                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61701.114263                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61701.114263                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61701.114263                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24680                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9680433                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9680433                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26334                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26334                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1638253500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1638253500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9706767                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9706767                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002713                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002713                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62210.583276                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62210.583276                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1654                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1654                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24680                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24680                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1522783500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1522783500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61701.114263                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61701.114263                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9985809                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24712                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           404.087447                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19438214                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19438214                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     47675221                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        47675221                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     47675221                       # number of overall hits
system.cpu2.dcache.overall_hits::total       47675221                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     74102364                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      74102364                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     74102364                       # number of overall misses
system.cpu2.dcache.overall_misses::total     74102364                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 7385683848196                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 7385683848196                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 7385683848196                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 7385683848196                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    121777585                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    121777585                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    121777585                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    121777585                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.608506                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.608506                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.608506                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.608506                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 99668.667091                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99668.667091                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 99668.667091                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99668.667091                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2644607623                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       203115                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         47101227                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2863                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    56.147319                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    70.944813                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     51437056                       # number of writebacks
system.cpu2.dcache.writebacks::total         51437056                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     22682540                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     22682540                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     22682540                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     22682540                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     51419824                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     51419824                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     51419824                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     51419824                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 5762365326987                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 5762365326987                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 5762365326987                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 5762365326987                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.422244                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.422244                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.422244                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.422244                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 112065.053490                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 112065.053490                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 112065.053490                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 112065.053490                       # average overall mshr miss latency
system.cpu2.dcache.replacements              51437054                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     43380487                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       43380487                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     72394997                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     72394997                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 7286731259000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 7286731259000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115775484                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115775484                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.625305                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.625305                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 100652.414683                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100652.414683                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     21380079                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     21380079                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     51014918                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     51014918                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 5731127831500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 5731127831500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.440637                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.440637                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112342.194326                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112342.194326                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      4294734                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4294734                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1707367                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1707367                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  98952589196                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  98952589196                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      6002101                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6002101                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.284462                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.284462                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 57956.250294                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57956.250294                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1302461                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1302461                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       404906                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       404906                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  31237495487                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  31237495487                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.067461                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.067461                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 77147.524332                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 77147.524332                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         5280                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5280                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1161                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1161                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     23065500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     23065500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.180252                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.180252                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19866.925065                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19866.925065                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          271                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          271                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          890                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          890                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14435500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14435500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.138177                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.138177                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16219.662921                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16219.662921                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2596                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2596                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2356                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2356                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     18776500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     18776500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         4952                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4952                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.475767                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.475767                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7969.651952                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7969.651952                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2290                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2290                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     16636500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     16636500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.462439                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.462439                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7264.847162                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7264.847162                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1501000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1501000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1351000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1351000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1837                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1837                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        46625                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        46625                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   2027865998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   2027865998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        48462                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        48462                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.962094                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.962094                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 43493.104515                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 43493.104515                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            5                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        46620                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        46620                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1981225498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1981225498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.961991                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.961991                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 42497.329429                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 42497.329429                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.959762                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           99157673                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         51459823                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.926895                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.959762                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998743                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998743                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        295134675                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       295134675                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2650                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1326                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9331357.843137                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   11914484.443369                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1326    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69377000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1326                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1523673374000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12373380500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9566294                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9566294                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9566294                       # number of overall hits
system.cpu3.icache.overall_hits::total        9566294                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24738                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24738                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24738                       # number of overall misses
system.cpu3.icache.overall_misses::total        24738                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1557181500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1557181500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1557181500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1557181500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9591032                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9591032                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9591032                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9591032                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002579                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002579                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002579                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002579                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 62946.943973                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62946.943973                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 62946.943973                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62946.943973                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          852                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    77.454545                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23685                       # number of writebacks
system.cpu3.icache.writebacks::total            23685                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1053                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1053                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1053                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1053                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23685                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23685                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23685                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23685                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1474834500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1474834500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1474834500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1474834500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002469                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002469                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002469                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002469                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 62268.714376                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62268.714376                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 62268.714376                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62268.714376                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23685                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9566294                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9566294                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24738                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24738                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1557181500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1557181500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9591032                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9591032                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002579                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002579                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 62946.943973                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62946.943973                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1053                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1053                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23685                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23685                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1474834500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1474834500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002469                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002469                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 62268.714376                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62268.714376                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9698730                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23717                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           408.935784                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19205749                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19205749                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     47357437                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        47357437                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     47357437                       # number of overall hits
system.cpu3.dcache.overall_hits::total       47357437                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     74316661                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      74316661                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     74316661                       # number of overall misses
system.cpu3.dcache.overall_misses::total     74316661                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7388187766842                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7388187766842                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7388187766842                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7388187766842                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    121674098                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    121674098                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    121674098                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    121674098                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.610785                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.610785                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.610785                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.610785                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 99414.958469                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99414.958469                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 99414.958469                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99414.958469                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2643358584                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       199833                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         47107274                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2826                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.113597                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    70.712314                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     51428926                       # number of writebacks
system.cpu3.dcache.writebacks::total         51428926                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     22904672                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     22904672                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     22904672                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     22904672                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     51411989                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     51411989                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     51411989                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     51411989                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 5761149104283                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 5761149104283                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 5761149104283                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 5761149104283                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.422538                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.422538                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.422538                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.422538                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112058.475393                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112058.475393                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112058.475393                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112058.475393                       # average overall mshr miss latency
system.cpu3.dcache.replacements              51428923                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     43240258                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       43240258                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     72450887                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     72450887                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 7278412487000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 7278412487000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115691145                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115691145                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.626244                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.626244                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 100459.950021                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100459.950021                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     21443281                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     21443281                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     51007606                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     51007606                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 5728950134500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 5728950134500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.440895                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.440895                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 112315.605137                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112315.605137                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      4117179                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4117179                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1865774                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1865774                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 109775279842                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 109775279842                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      5982953                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      5982953                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.311848                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.311848                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 58836.321999                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58836.321999                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1461391                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1461391                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       404383                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       404383                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  32198969783                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  32198969783                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.067589                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.067589                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 79624.934241                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79624.934241                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4856                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4856                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1232                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1232                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     42564000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     42564000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         6088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         6088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.202365                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.202365                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 34548.701299                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34548.701299                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1095                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1095                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     34947500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     34947500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.179862                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.179862                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 31915.525114                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31915.525114                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2227                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2227                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2197                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2197                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     16101500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16101500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         4424                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4424                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.496609                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.496609                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7328.857533                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7328.857533                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2124                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2124                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     14284500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14284500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.480108                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.480108                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6725.282486                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6725.282486                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3184500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3184500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2877500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2877500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1918                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1918                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        46687                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        46687                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2021409000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2021409000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        48605                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        48605                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.960539                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.960539                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 43297.042003                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 43297.042003                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        46687                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        46687                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1974722000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1974722000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.960539                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.960539                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 42297.042003                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 42297.042003                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.958179                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           98831416                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         51451774                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.920855                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.958179                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998693                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998693                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        294918174                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       294918174                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1262                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          631                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9750409.667195                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12895731.685043                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          631    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     37094500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            631                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1529894246000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6152508500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9701074                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9701074                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9701074                       # number of overall hits
system.cpu0.icache.overall_hits::total        9701074                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117614                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117614                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117614                       # number of overall misses
system.cpu0.icache.overall_misses::total       117614                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8921226998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8921226998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8921226998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8921226998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9818688                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9818688                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9818688                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9818688                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011979                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011979                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011979                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011979                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75851.743823                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75851.743823                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75851.743823                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75851.743823                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2324                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.389831                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109689                       # number of writebacks
system.cpu0.icache.writebacks::total           109689                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7922                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7922                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7922                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7922                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109692                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109692                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109692                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109692                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8295224998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8295224998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8295224998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8295224998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011172                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011172                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011172                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011172                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75622.880411                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75622.880411                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75622.880411                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75622.880411                       # average overall mshr miss latency
system.cpu0.icache.replacements                109689                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9701074                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9701074                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117614                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117614                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8921226998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8921226998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9818688                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9818688                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011979                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011979                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75851.743823                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75851.743823                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7922                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7922                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109692                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109692                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8295224998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8295224998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011172                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011172                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75622.880411                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75622.880411                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9811049                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109724                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            89.415707                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19747068                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19747068                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     48140950                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        48140950                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     48140950                       # number of overall hits
system.cpu0.dcache.overall_hits::total       48140950                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     74134444                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      74134444                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     74134444                       # number of overall misses
system.cpu0.dcache.overall_misses::total     74134444                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7392227286250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7392227286250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7392227286250                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7392227286250                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    122275394                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    122275394                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    122275394                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    122275394                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.606291                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.606291                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.606291                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.606291                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 99713.802214                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99713.802214                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 99713.802214                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99713.802214                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2649873939                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       208712                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         47196251                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2917                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.145857                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.550223                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     51511641                       # number of writebacks
system.cpu0.dcache.writebacks::total         51511641                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     22639952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     22639952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     22639952                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     22639952                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     51494492                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     51494492                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     51494492                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     51494492                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5769195342024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5769195342024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5769195342024                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5769195342024                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.421135                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.421135                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.421135                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.421135                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 112035.192852                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112035.192852                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 112035.192852                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112035.192852                       # average overall mshr miss latency
system.cpu0.dcache.replacements              51511640                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     44116514                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       44116514                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     71945369                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     71945369                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7246618689500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7246618689500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    116061883                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    116061883                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.619888                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.619888                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 100723.907462                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100723.907462                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20878087                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20878087                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     51067282                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     51067282                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5732975159000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5732975159000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.440000                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.440000                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 112263.173885                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112263.173885                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4024436                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4024436                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2189075                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2189075                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 145608596750                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 145608596750                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6213511                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6213511                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.352309                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.352309                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66516.038395                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66516.038395                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1761865                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1761865                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       427210                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       427210                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  36220183024                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  36220183024                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068755                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068755                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84783.087999                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84783.087999                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5947                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5947                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          893                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          893                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     44740500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     44740500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.130556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 50101.343785                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 50101.343785                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          168                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          168                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1065000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1065000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.024561                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.024561                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6339.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6339.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4065                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4065                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1878                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1878                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10996000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10996000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5943                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5943                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.316002                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.316002                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5855.165069                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5855.165069                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1856                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1856                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9194000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9194000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.312300                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.312300                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4953.663793                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4953.663793                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       300000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       300000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       246000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       246000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3782                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3782                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        45790                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        45790                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2049391998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2049391998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        49572                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        49572                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.923707                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.923707                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 44756.322297                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 44756.322297                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        45790                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        45790                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2003601998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2003601998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.923707                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.923707                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 43756.322297                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 43756.322297                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.983358                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           99700108                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         51533093                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.934681                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.983358                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999480                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999480                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        296208561                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       296208561                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2463136                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8609                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2455257                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9335                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2469059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8831                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2452889                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9881216                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14100                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2463136                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8609                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2455257                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9335                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2469059                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8831                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2452889                       # number of overall hits
system.l2.overall_hits::total                 9881216                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95587                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49046149                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16146                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          48994564                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15345                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          48967946                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14854                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          48975239                       # number of demand (read+write) misses
system.l2.demand_misses::total              196125830                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95587                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49046149                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16146                       # number of overall misses
system.l2.overall_misses::.cpu1.data         48994564                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15345                       # number of overall misses
system.l2.overall_misses::.cpu2.data         48967946                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14854                       # number of overall misses
system.l2.overall_misses::.cpu3.data         48975239                       # number of overall misses
system.l2.overall_misses::total             196125830                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7959823983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5635250989517                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1533863484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5629781309119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1371792985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 5628551255972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1331089979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 5627532696716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     22533312821755                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7959823983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5635250989517                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1533863484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5629781309119                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1371792985                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 5628551255972                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1331089979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 5627532696716                       # number of overall miss cycles
system.l2.overall_miss_latency::total    22533312821755                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109687                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        51509285                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24755                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        51449821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        51437005                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23685                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        51428128                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            206007046                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109687                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       51509285                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24755                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       51449821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       51437005                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23685                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       51428128                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           206007046                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.871452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.952181                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.652232                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.952279                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.621759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.951998                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.627148                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.952305                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.952035                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.871452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.952181                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.652232                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.952279                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.621759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.951998                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.627148                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.952305                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.952035                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83273.080890                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 114896.910449                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94999.596433                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114906.243662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89396.740632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114943.584850                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89611.551030                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114905.670939                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114892.122174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83273.080890                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 114896.910449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94999.596433                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114906.243662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89396.740632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114943.584850                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89611.551030                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114905.670939                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114892.122174                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           45168931                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3454360                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.075919                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  13943656                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3140276                       # number of writebacks
system.l2.writebacks::total                   3140276                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            490                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         408984                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2920                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         411914                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2701                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         410084                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2989                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         410603                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1650685                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           490                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        408984                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2920                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        411914                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2701                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        410084                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2989                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        410603                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1650685                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        95097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48637165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     48582650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     48557862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     48564636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         194475145                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        95097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48637165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     48582650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     48557862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     48564636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     15930673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        210405818                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6981234492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5123277756598                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1198966985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5118144937301                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1049380988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 5117296297038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1003367981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 5116185344804                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 20485137286187                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6981234492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5123277756598                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1198966985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5118144937301                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1049380988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 5117296297038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1003367981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 5116185344804                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1383093442128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 21868230728315                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.866985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.944241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.534276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.944272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.512318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.944026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.500950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.944321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.944022                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.866985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.944241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.534276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.944272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.512318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.944026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.500950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.944321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.021353                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73411.721632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105336.685570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90652.274686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105349.233467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82994.383739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 105385.535653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84565.358702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 105347.960290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105335.503343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73411.721632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105336.685570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90652.274686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105349.233467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82994.383739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 105385.535653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84565.358702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 105347.960290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86819.523703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103933.583853                       # average overall mshr miss latency
system.l2.replacements                      392521131                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4125534                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4125534                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4125534                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4125534                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    189802334                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        189802334                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    189802334                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    189802334                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     15930673                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       15930673                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1383093442128                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1383093442128                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86819.523703                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86819.523703                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             575                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             996                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             795                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             918                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3284                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1974                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1954                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1958                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          1976                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7862                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     17210498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     17392997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     17988498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     17632999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     70224992                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2549                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2950                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2753                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2894                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11146                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.774421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.662373                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.711224                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.682792                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.705365                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8718.590679                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8901.226714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  9187.179775                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  8923.582490                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8932.204528                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           32                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           35                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           25                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             119                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1942                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1919                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1933                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1949                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          7743                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     40647496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     39644493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     39580997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     40111496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    159984482                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.761867                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.650508                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.702143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.673462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.694689                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20930.739444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20658.933299                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20476.459907                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20580.552078                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20661.821258                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           214                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           117                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           178                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                511                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          123                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          202                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          299                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          232                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              856                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       815500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1083500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1084000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       771500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3754500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          125                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          416                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          416                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          410                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1367                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.984000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.485577                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.718750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.565854                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.626189                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6630.081301                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5363.861386                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3625.418060                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3325.431034                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4386.098131                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          120                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          196                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          292                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          227                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          835                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2573500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4535000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      6262500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      4881000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18252000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.960000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.471154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.701923                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.553659                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.610827                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21445.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23137.755102                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21446.917808                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21502.202643                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21858.682635                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           140801                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           138877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           141738                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           139173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                560589                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         314217                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         294105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         292193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         293453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1193968                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  35014575847                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  32386043927                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  30078115925                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  31060500897                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  128539236596                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       455018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       432982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       433931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       432626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1754557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.690559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.679255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.673363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.678306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.680495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111434.377666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110117.284395                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102939.207733                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105844.891335                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107657.187291                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          219                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          154                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          583                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          166                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1122                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       313998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       293951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       291610                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       293287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1192846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  31862777850                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  29440594427                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  27138227927                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  28119162398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 116560762602                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.690078                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.678899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.672019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.677923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.679856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101474.461143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100154.768744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93063.433788                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95875.924940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97716.522168                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8831                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              40875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95587                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16146                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14854                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           141932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7959823983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1533863484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1371792985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1331089979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12196570431                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23685                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182807                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.871452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.652232                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.621759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.627148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.776404                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83273.080890                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94999.596433                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89396.740632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89611.551030                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85932.491834                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          490                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2920                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2701                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2989                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          9100                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        95097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12644                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11865                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       132832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6981234492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1198966985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1049380988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1003367981                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10232950446                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.866985                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.534276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.512318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.500950                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.726624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73411.721632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90652.274686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82994.383739                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84565.358702                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77036.786663                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2322335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2316380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2327321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2313716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9279752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48731932                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     48700459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     48675753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     48681786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       194789930                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5600236413670                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5597395265192                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 5598473140047                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 5596472195819                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 22392577014728                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     51054267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     51016839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     51003074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     50995502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     204069682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.954512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.954596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.954369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.954629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.954527                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 114919.236399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114935.164475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 115015.645265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114960.289169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114957.570007                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       408765                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       411760                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       409501                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       410437                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1640463                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48323167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     48288699                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     48266252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     48271349                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    193149467                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5091414978748                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5088704342874                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 5090158069111                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 5088066182406                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 20358343573139                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.946506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.946525                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.946340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.946581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.946488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 105361.781829                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105380.854077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 105459.982041                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 105405.510470                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105402.017874                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        20500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   412943863                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 392521196                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.052029                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.753733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.115641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.689340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.645972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.009905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.642639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.007400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.638271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     2.488963                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.480527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.120146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.119468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.119416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.119348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.038890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3592104876                       # Number of tag accesses
system.l2.tags.data_accesses               3592104876                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6086208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3112784384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        846464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3109295296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        809216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3107709184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        759360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3108140416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    937751040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        13384181568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6086208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       846464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       809216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       759360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8501248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    200977664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       200977664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          95097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48637256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       48582739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       48557956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       48564694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     14652360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           209127837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3140276                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3140276                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3962254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2026490649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           551067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2024219176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           526817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2023186583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           494360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2023467324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    610496417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8713394647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3962254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       551067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       526817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       494360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5534498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      130840851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            130840851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      130840851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3962254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2026490649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          551067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2024219176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          526817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2023186583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          494360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2023467324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    610496417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8844235498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1637421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     95098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48263378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  48210301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  48177156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  48191780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  13175841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000930660750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       102295                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       102295                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           260130453                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1548419                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   209127838                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3140276                       # Number of write requests accepted
system.mem_ctrls.readBursts                 209127838                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3140276                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2976549                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1502855                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          16040774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          16435928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          15179326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          13189551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          12330181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9668330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9691046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           9033470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          11361629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           8336051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7112031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          7123799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         16734903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         19084255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         17982829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         16847186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            130879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            123820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            128711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           101790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           113624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88874                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 9426592211038                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1030756445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            13291928879788                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45726.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64476.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                154840635                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1456387                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             209127838                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3140276                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  230787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  438362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1181718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3225243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7644543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                19656669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                34496917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                33918172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                29178769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                23440142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               19453576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               15568276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                8535054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4397296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2429250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1346895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 659888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 250010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  73540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  26182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  48660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  89925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 100132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 112642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 110290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 109565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 109245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 108957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 109453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  30307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     51491704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.264485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.870268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.986121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     20097286     39.03%     39.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     14448517     28.06%     67.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5515733     10.71%     77.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2936700      5.70%     83.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1848642      3.59%     87.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1251854      2.43%     89.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       910550      1.77%     91.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       690214      1.34%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3792208      7.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     51491704                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       102295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2015.263551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    444.026231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2427.684546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         50803     49.66%     49.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3531      3.45%     53.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         3886      3.80%     56.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047         3497      3.42%     60.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559         4435      4.34%     64.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071         4754      4.65%     69.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583         3989      3.90%     73.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         3870      3.78%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         4115      4.02%     81.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         4379      4.28%     85.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         3909      3.82%     89.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         3276      3.20%     92.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655         2451      2.40%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167         1833      1.79%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679         1261      1.23%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          950      0.93%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703          557      0.54%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215          379      0.37%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727          182      0.18%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239          170      0.17%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751           47      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263           19      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        102295                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       102295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.006990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.139266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           101985     99.70%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               51      0.05%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              172      0.17%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        102295                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            13193682496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               190499136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               104795840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             13384181632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            200977664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8589.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        68.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8713.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    130.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    67.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1536046834500                       # Total gap between requests
system.mem_ctrls.avgGap                       7236.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6086272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3088856192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       846464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3085459264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       809216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3083337984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       759360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3084273920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    843253824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    104795840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3962296.057831356768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2010912872.899794101715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 551066.559348014882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2008701398.548477411270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 526817.297474391409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2007320398.918234825134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 494359.952114335203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2007929713.704557657242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 548976664.629253625870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 68224381.642674788833                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        95098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48637256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     48582739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     48557956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     48564694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     14652360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3140276                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3042401445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3093251825132                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    643691103                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3090462708245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    519342626                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 3090745318570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    504917950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 3089294931492                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 923463743225                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 38223730715279                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31992.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63598.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48668.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63612.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41074.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63650.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42555.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63611.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63024.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12172092.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         189812237580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         100887604455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        746720356620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4106224260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     121254335280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     697167707940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2753357760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1862701823895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1212.659588                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1698445949                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  51292020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1483056288551                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         177838507560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          94523412225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        725199839700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4441186440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     121254335280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     697229919450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2700969120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1823188169775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1186.935335                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1543386495                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  51292020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1483211348005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2528                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1265                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10191744.268775                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11486663.846221                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1265    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69640500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1265                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1523154198000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  12892556500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9621763                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9621763                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9621763                       # number of overall hits
system.cpu1.icache.overall_hits::total        9621763                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25919                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25919                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25919                       # number of overall misses
system.cpu1.icache.overall_misses::total        25919                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1765344499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1765344499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1765344499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1765344499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9647682                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9647682                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9647682                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9647682                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002687                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002687                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002687                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002687                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68110.054362                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68110.054362                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68110.054362                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68110.054362                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          521                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.562500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24755                       # number of writebacks
system.cpu1.icache.writebacks::total            24755                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1164                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1164                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1164                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1164                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24755                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24755                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24755                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24755                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1676810499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1676810499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1676810499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1676810499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002566                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002566                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67736.235064                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67736.235064                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67736.235064                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67736.235064                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24755                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9621763                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9621763                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25919                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25919                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1765344499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1765344499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9647682                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9647682                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002687                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002687                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68110.054362                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68110.054362                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1164                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1164                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24755                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24755                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1676810499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1676810499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002566                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002566                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67736.235064                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67736.235064                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9808096                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24787                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           395.695163                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19320119                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19320119                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     47680729                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        47680729                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     47680729                       # number of overall hits
system.cpu1.dcache.overall_hits::total       47680729                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     74098813                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      74098813                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     74098813                       # number of overall misses
system.cpu1.dcache.overall_misses::total     74098813                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7357282823002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7357282823002                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7357282823002                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7357282823002                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    121779542                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    121779542                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    121779542                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    121779542                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.608467                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.608467                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.608467                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.608467                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99290.157630                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99290.157630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99290.157630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99290.157630                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2648600191                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       204755                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         47155519                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2905                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.167343                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.483649                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     51449239                       # number of writebacks
system.cpu1.dcache.writebacks::total         51449239                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     22667499                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     22667499                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     22667499                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     22667499                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     51431314                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     51431314                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     51431314                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     51431314                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 5763472860767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 5763472860767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 5763472860767                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5763472860767                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.422331                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.422331                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.422331                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.422331                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 112061.551855                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112061.551855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 112061.551855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112061.551855                       # average overall mshr miss latency
system.cpu1.dcache.replacements              51449237                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     43737101                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       43737101                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     72049983                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     72049983                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 7243671538500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 7243671538500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    115787084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    115787084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.622263                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.622263                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100536.755692                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100536.755692                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     21022230                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     21022230                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     51027753                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     51027753                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 5729937535000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5729937535000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.440703                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.440703                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 112290.610464                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112290.610464                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3943628                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3943628                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2048830                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2048830                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 113611284502                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 113611284502                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5992458                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5992458                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.341901                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.341901                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 55451.786874                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55451.786874                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1645269                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1645269                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       403561                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       403561                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33535325767                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33535325767                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.067345                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.067345                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83098.529756                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83098.529756                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4615                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4615                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1481                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1481                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     66748500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     66748500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         6096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.242946                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.242946                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45069.885213                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45069.885213                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          320                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          320                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1161                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1161                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     39782500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     39782500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.190453                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.190453                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34265.719208                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34265.719208                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2472                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2472                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1962                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1962                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15360000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15360000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.442490                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.442490                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7828.746177                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7828.746177                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1891                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1891                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13691000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13691000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.426477                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.426477                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7240.084611                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7240.084611                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2510000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2510000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2288000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2288000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1943                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1943                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46707                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46707                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2024182998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2024182998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        48650                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        48650                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.960062                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.960062                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 43337.893635                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 43337.893635                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        46707                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        46707                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1977475998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1977475998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.960062                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.960062                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 42337.893635                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 42337.893635                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.960513                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           99173744                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         51472027                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.926750                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.960513                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998766                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998766                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        295149443                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       295149443                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1536046754500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         204301981                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7265810                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    201884077                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       389380855                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         25106503                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             248                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           32420                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          7428                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          39848                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          733                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1796702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1796702                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182813                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    204119172                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       329068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    154566269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        74265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    154383983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    154347286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        71055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    154322723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             618168689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14040000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6593343104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3168640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6585543104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3159040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   6583941440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3031680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   6582854848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            26369081856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       417747591                       # Total snoops (count)
system.tol2bus.snoopTraffic                 206905472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        624211755                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.347984                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.522610                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              419160266     67.15%     67.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1              194867833     31.22%     98.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                8487414      1.36%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1412083      0.23%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 284159      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          624211755                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       413803554343                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       77384831610                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38418308                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       77373554441                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37065660                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       77494049836                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164895149                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       77403524503                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38630665                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           372262                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
