<stg><name>dut_pad</name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="2">
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="2" to="3">
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="3" to="4">
<condition id="60">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="4" to="5">
<condition id="62">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="4" to="3">
<condition id="87">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="5" to="6">
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="5" to="4">
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="6" to="7">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="7" to="8">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="8" to="9">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="9" to="10">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="10" to="11">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="11" to="12">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="12" to="13">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="13" to="14">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="14" to="15">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="15" to="16">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="16" to="17">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="17" to="18">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="18" to="19">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="19" to="20">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="20" to="21">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="21" to="22">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="22" to="23">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="23" to="5">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

]]></node>
<StgValue><ssdm name="I_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

]]></node>
<StgValue><ssdm name="M_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="5" op_0_bw="6">
<![CDATA[
:2  %tmp_1 = trunc i6 %I_read to i5

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %tmp_s = add i5 2, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="13" op_0_bw="5">
<![CDATA[
:4  %tmp_cast5_cast = zext i5 %tmp_s to i13

]]></node>
<StgValue><ssdm name="tmp_cast5_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="9" op_0_bw="5">
<![CDATA[
:5  %tmp_cast_cast = zext i5 %tmp_s to i9

]]></node>
<StgValue><ssdm name="tmp_cast_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %i = phi i13 [ 0, %0 ], [ %i_1, %3 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %exitcond1 = icmp eq i13 %i, -3008

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5184, i64 5184, i64 5184)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i_1 = add i13 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader.preheader, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %tmp_9 = icmp ult i13 %i, 2592

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp_10 = add i13 %i, -2592

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:3  %newIndex1 = select i1 %tmp_9, i13 %i, i13 %tmp_10

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="13">
<![CDATA[
:4  %newIndex2 = zext i13 %newIndex1 to i64

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output_0_addr = getelementptr [2592 x i1]* %output_0, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %output_1_addr = getelementptr [2592 x i1]* %output_1, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_9, label %branch4, label %branch5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
branch5:0  store i1 false, i1* %output_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
branch4:0  store i1 false, i1* %output_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="7">
<![CDATA[
.preheader.preheader:0  %tmp_3 = trunc i7 %M_read to i6

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader:1  %I_cast6 = zext i6 %I_read to i8

]]></node>
<StgValue><ssdm name="I_cast6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:2  %I_cast = zext i6 %I_read to i12

]]></node>
<StgValue><ssdm name="I_cast"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %m = phi i5 [ %m_1, %10 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:1  %phi_mul = phi i8 [ %next_mul, %10 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:2  %next_mul = add i8 %phi_mul, %I_cast6

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="9" op_0_bw="5">
<![CDATA[
.preheader:3  %m_cast4_cast = zext i5 %m to i9

]]></node>
<StgValue><ssdm name="m_cast4_cast"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="5">
<![CDATA[
.preheader:4  %m_cast = zext i5 %m to i6

]]></node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:5  %tmp_2 = icmp slt i6 %m_cast, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:6  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:7  %m_1 = add i5 %m, 1

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:8  br i1 %tmp_2, label %4, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_4 = mul i9 %m_cast4_cast, %tmp_cast_cast

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %x = phi i5 [ 0, %4 ], [ %x_1, %9 ]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="12" op_0_bw="5">
<![CDATA[
:1  %x_cast2 = zext i5 %x to i12

]]></node>
<StgValue><ssdm name="x_cast2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="6" op_0_bw="5">
<![CDATA[
:2  %x_cast = zext i5 %x to i6

]]></node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %tmp_5 = icmp slt i6 %x_cast, %I_read

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %x_1 = add i5 %x, 1

]]></node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_5, label %6, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="13" op_0_bw="5">
<![CDATA[
:2  %tmp_6_cast = zext i5 %x_1 to i13

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_7)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %y = phi i5 [ 0, %6 ], [ %y_1, %8 ]

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="5">
<![CDATA[
:1  %y_cast1 = zext i5 %y to i8

]]></node>
<StgValue><ssdm name="y_cast1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="6" op_0_bw="5">
<![CDATA[
:2  %y_cast = zext i5 %y to i6

]]></node>
<StgValue><ssdm name="y_cast"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %exitcond = icmp eq i6 %y_cast, %I_read

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %y_1 = add i5 %y, 1

]]></node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %9, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1  %tmp = add i8 %y_cast1, %phi_mul

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="12" op_0_bw="8">
<![CDATA[
_ifconv:2  %tmp_cast = zext i8 %tmp to i12

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:3  %tmp2 = mul i12 %tmp_cast, %I_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="9" op_0_bw="5">
<![CDATA[
_ifconv:5  %y_1_cast = zext i5 %y_1 to i9

]]></node>
<StgValue><ssdm name="y_1_cast"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:6  %tmp9 = add i9 %y_1_cast, %tmp_4

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_8)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:4  %i_index = add i12 %tmp2, %x_cast2

]]></node>
<StgValue><ssdm name="i_index"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="13" op_0_bw="9">
<![CDATA[
_ifconv:7  %tmp9_cast_cast = zext i9 %tmp9 to i13

]]></node>
<StgValue><ssdm name="tmp9_cast_cast"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:8  %tmp1 = mul i13 %tmp9_cast_cast, %tmp_cast5_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:9  %o_index = add i13 %tmp_6_cast, %tmp1

]]></node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:10  %tmp_11 = icmp ult i12 %i_index, -1504

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:11  %tmp_12 = add i12 %i_index, 1504

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:12  %newIndex = select i1 %tmp_11, i12 %i_index, i12 %tmp_12

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:13  %newIndex3 = zext i12 %newIndex to i64

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14  %input_0_addr = getelementptr [2592 x i1]* %input_0, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15  %input_1_addr = getelementptr [2592 x i1]* %input_1, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="12">
<![CDATA[
_ifconv:16  %input_0_load = load i1* %input_0_addr, align 1

]]></node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="12">
<![CDATA[
_ifconv:17  %input_1_load = load i1* %input_1_addr, align 1

]]></node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="106" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="12">
<![CDATA[
_ifconv:16  %input_0_load = load i1* %input_0_addr, align 1

]]></node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="12">
<![CDATA[
_ifconv:17  %input_1_load = load i1* %input_1_addr, align 1

]]></node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:18  %input_load_phi = select i1 %tmp_11, i1 %input_0_load, i1 %input_1_load

]]></node>
<StgValue><ssdm name="input_load_phi"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="17" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:23  %tmp_6 = icmp ult i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="16" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="112" st_id="9" stage="15" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="14" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="114" st_id="11" stage="13" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="115" st_id="12" stage="12" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="116" st_id="13" stage="11" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="117" st_id="14" stage="10" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="118" st_id="15" stage="9" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="119" st_id="16" stage="8" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="120" st_id="17" stage="7" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="121" st_id="18" stage="6" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="122" st_id="19" stage="5" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="123" st_id="20" stage="4" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="124" st_id="21" stage="3" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="125" st_id="22" stage="2" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="126" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="23" stage="1" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="128" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:20  %newIndex4 = zext i13 %newIndex8 to i64

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="129" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:21  %output_0_addr_512 = getelementptr [2592 x i1]* %output_0, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="output_0_addr_512"/></StgValue>
</operation>

<operation id="130" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:22  %output_1_addr_1 = getelementptr [2592 x i1]* %output_1, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="output_1_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:24  br i1 %tmp_6, label %branch2, label %branch3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
branch3:0  store i1 %input_load_phi, i1* %output_1_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
branch2:0  store i1 %input_load_phi, i1* %output_0_addr_512, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
