fifo_32bx4.v,verilog,xil_defaultlib,../../../../Huabei_JJH_Ar.srcs/sources_1/ip/fifo_32bx4/sim/fifo_32bx4.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
