{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658493894364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658493894365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 22 09:44:54 2022 " "Processing started: Fri Jul 22 09:44:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658493894365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658493894365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LOGICA_CONTROLE -c LOGICA_CONTROLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off LOGICA_CONTROLE -c LOGICA_CONTROLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658493894365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658493894818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658493894818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGICA_CONTROLE-behavior " "Found design unit 1: LOGICA_CONTROLE-behavior" {  } { { "LOGICA_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658493906676 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOGICA_CONTROLE " "Found entity 1: LOGICA_CONTROLE" {  } { { "LOGICA_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658493906676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658493906676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_logica_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_logica_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_LOGICA_CONTROLE-behavioral " "Found design unit 1: TB_LOGICA_CONTROLE-behavioral" {  } { { "TB_LOGICA_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/Caminho_Controle/Logica_Controle/TB_LOGICA_CONTROLE.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658493906678 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_LOGICA_CONTROLE " "Found entity 1: TB_LOGICA_CONTROLE" {  } { { "TB_LOGICA_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/Caminho_Controle/Logica_Controle/TB_LOGICA_CONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658493906678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658493906678 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"+\" LOGICA_CONTROLE.vhd(44) " "VHDL error at LOGICA_CONTROLE.vhd(44): can't determine definition of operator \"\"+\"\" -- found 0 possible definitions" {  } { { "LOGICA_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" 44 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1658493906679 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658493906957 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 22 09:45:06 2022 " "Processing ended: Fri Jul 22 09:45:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658493906957 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658493906957 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658493906957 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658493906957 ""}
