
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003577                       # Number of seconds simulated
sim_ticks                                  3576804990                       # Number of ticks simulated
final_tick                               530569243602                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 397707                       # Simulator instruction rate (inst/s)
host_op_rate                                   502785                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 352299                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915816                       # Number of bytes of host memory used
host_seconds                                 10152.76                       # Real time elapsed on the host
sim_insts                                  4037822751                       # Number of instructions simulated
sim_ops                                    5104656013                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       285440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       123264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        97920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       176256                       # Number of bytes read from this memory
system.physmem.bytes_read::total               703744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       305280                       # Number of bytes written to this memory
system.physmem.bytes_written::total            305280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2230                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          963                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          765                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1377                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5498                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2385                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2385                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1467231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     79803065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1538803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34462041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1395659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27376388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1431445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     49277498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               196752130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1467231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1538803                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1395659                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1431445                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5833139                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          85349914                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               85349914                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          85349914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1467231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     79803065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1538803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34462041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1395659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27376388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1431445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     49277498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              282102044                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8577471                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3144024                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550404                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214440                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1298338                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1235860                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334977                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9278                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3293408                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17322543                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3144024                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1570837                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3656697                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1127322                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        571859                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621846                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99992                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8429982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.533454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4773285     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228968      2.72%     59.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259405      3.08%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          475228      5.64%     68.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214881      2.55%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          329114      3.90%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          180146      2.14%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154102      1.83%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1814853     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8429982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366544                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.019540                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474853                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       523539                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3490380                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35273                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        905936                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535259                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2059                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20626709                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4947                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        905936                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3664791                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         139022                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       125450                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331378                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       263400                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19812960                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4060                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141600                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76663                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          847                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27753620                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92292010                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92292010                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060676                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10692933                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4176                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2522                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           676342                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1847661                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       942761                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13792                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       280876                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18615017                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14987368                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29564                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6290891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18833824                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          803                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8429982                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.777865                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.924710                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2946903     34.96%     34.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1793216     21.27%     56.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1209478     14.35%     70.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       846744     10.04%     80.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       711763      8.44%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380320      4.51%     93.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       379497      4.50%     98.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87158      1.03%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74903      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8429982                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108720     76.58%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15092     10.63%     87.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        18147     12.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12492276     83.35%     83.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212218      1.42%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1495081      9.98%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       786143      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14987368                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.747295                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141961                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009472                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38576243                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24910240                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14549730                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15129329                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29256                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       722317                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       237544                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        905936                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          55994                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9071                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18619198                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65558                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1847661                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       942761                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2492                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          168                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122588                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249597                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14701020                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393873                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       286348                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2148095                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081179                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754222                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713911                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14561362                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14549730                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9523493                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26723236                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.696273                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356375                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6337548                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3373                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217186                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7524046                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632325                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.163153                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2963876     39.39%     39.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2052349     27.28%     66.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       843351     11.21%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419508      5.58%     83.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428418      5.69%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167117      2.22%     91.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       182788      2.43%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94983      1.26%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       371656      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7524046                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125343                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       371656                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25771458                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38145266                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 147489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857747                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857747                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165845                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165845                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66092859                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20116690                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19078903                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3368                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8577471                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3242914                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2642229                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214474                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1318365                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1256464                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          345991                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9432                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3335184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17708119                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3242914                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1602455                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3709888                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1158515                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        483218                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1636694                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        92704                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8469302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.590908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.375897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4759414     56.20%     56.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          259521      3.06%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269242      3.18%     62.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          425801      5.03%     67.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          200156      2.36%     69.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          284140      3.35%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          190404      2.25%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140969      1.66%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1939655     22.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8469302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378073                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.064492                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3512304                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       437697                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3549840                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29483                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        939972                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       550126                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1018                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21161494                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3905                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        939972                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3689298                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103105                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       107205                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3400231                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       229485                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20397567                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        131975                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68591                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28554052                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95093538                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95093538                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17405371                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11148674                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3502                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1790                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           604078                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1902865                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       980428                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10462                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       293450                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19117430                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3521                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15176245                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27700                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6601770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20368865                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8469302                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.791912                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.933757                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2928302     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1846494     21.80%     56.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1188771     14.04%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       803445      9.49%     79.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       749466      8.85%     88.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       414337      4.89%     93.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       376337      4.44%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        82897      0.98%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79253      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8469302                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114369     77.62%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16802     11.40%     89.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16175     10.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12664350     83.45%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201835      1.33%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1711      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1503523      9.91%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       804826      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15176245                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.769315                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             147346                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009709                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38996832                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25722835                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14741722                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15323591                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21422                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       763918                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       259524                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        939972                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61070                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13046                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19120957                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47031                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1902865                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       980428                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1783                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127973                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250235                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14900695                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1403599                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       275544                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2178060                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2117860                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            774461                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.737190                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14752915                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14741722                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9677030                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27516758                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.718656                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351678                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10142307                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12487460                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6633523                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3489                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216464                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7529330                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658509                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176812                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2869578     38.11%     38.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2139167     28.41%     66.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       850403     11.29%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       425446      5.65%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       392057      5.21%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       177558      2.36%     91.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       193264      2.57%     93.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        99309      1.32%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       382548      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7529330                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10142307                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12487460                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1859850                       # Number of memory references committed
system.switch_cpus1.commit.loads              1138946                       # Number of loads committed
system.switch_cpus1.commit.membars               1738                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1803055                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11249413                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257479                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       382548                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26267596                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39182942                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3702                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 108169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10142307                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12487460                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10142307                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845712                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845712                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182436                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182436                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66899040                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20439831                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19476715                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3476                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8577471                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3184922                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2592430                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       216262                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1337903                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1244368                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          337203                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9553                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3344096                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17383618                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3184922                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1581571                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3857184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1109132                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        452996                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1636518                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86160                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8545225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.517295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.326128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4688041     54.86%     54.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          399071      4.67%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          399131      4.67%     64.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          499041      5.84%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          150759      1.76%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          196297      2.30%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          161474      1.89%     75.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          148254      1.73%     77.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1903157     22.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8545225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371312                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.026660                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3506280                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       425626                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3688200                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34513                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        890602                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       540825                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          558                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20733939                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1892                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        890602                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3665823                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          49269                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       193498                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3560992                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       185038                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20019830                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        114327                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        50061                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28105578                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93282458                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93282458                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17468578                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10637000                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3749                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2014                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           508548                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1853781                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       959955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8885                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       314389                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18819928                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3765                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15164646                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31552                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6263026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18904278                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          224                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8545225                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.774634                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910110                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3019041     35.33%     35.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1776756     20.79%     56.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1197605     14.01%     70.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       827706      9.69%     79.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       821582      9.61%     89.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       394806      4.62%     94.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       375948      4.40%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60732      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71049      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8545225                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96434     75.87%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15750     12.39%     88.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14916     11.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12675606     83.59%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189913      1.25%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1733      0.01%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1501188      9.90%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       796206      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15164646                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.767962                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             127100                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008381                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39033169                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25086839                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14741732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15291746                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18598                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       713925                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       236210                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        890602                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26661                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4330                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18823698                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1853781                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       959955                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1999                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3346                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       132292                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       253501                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14902068                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1400555                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       262578                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2170149                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2128930                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            769594                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.737350                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14758637                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14741732                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9570251                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27008512                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.718657                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354342                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10161042                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12525202                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6298550                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3541                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217825                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7654623                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.636292                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163012                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2997949     39.17%     39.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2097303     27.40%     66.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       852453     11.14%     77.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       463889      6.06%     83.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       407850      5.33%     89.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166452      2.17%     91.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       186336      2.43%     93.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109478      1.43%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       372913      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7654623                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10161042                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12525202                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1863601                       # Number of memory references committed
system.switch_cpus2.commit.loads              1139856                       # Number of loads committed
system.switch_cpus2.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1817531                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11275253                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258886                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       372913                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26105293                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38538927                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1959                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  32246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10161042                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12525202                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10161042                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844153                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844153                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.184620                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.184620                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66889799                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20491126                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19144591                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3536                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8577471                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3119491                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2541305                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209547                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1295103                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1208546                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          329480                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9349                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3116545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17244422                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3119491                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1538026                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3796424                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1126448                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        622129                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1525238                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87919                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8448165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.525688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.309694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4651741     55.06%     55.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          333824      3.95%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270216      3.20%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          651883      7.72%     69.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          172597      2.04%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          235014      2.78%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162902      1.93%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95248      1.13%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1874740     22.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8448165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363684                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.010432                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3253027                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       608611                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3650776                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23022                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        912719                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530143                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20661019                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1660                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        912719                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3490421                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         110218                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       155362                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3431544                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       347892                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19933020                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          230                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139250                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113124                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27873840                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93085995                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93085995                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17096899                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10776902                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4237                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2561                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           975056                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1874798                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       973601                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19165                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       325662                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18815802                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4245                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14929714                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31054                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6475501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19948002                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          840                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8448165                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.767214                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896847                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2941149     34.81%     34.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1814512     21.48%     56.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1176155     13.92%     70.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       876496     10.37%     80.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       761840      9.02%     89.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       397028      4.70%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       339793      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67390      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73802      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8448165                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88771     69.61%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19428     15.23%     84.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19333     15.16%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12406203     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208133      1.39%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1666      0.01%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1494362     10.01%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       819350      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14929714                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.740573                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127533                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008542                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38466179                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25295743                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14545976                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15057247                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        56340                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       742024                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          398                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247208                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        912719                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          61700                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8441                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18820052                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        43976                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1874798                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       973601                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2547                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6796                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          199                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127083                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119203                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246286                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14692643                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1399130                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       237070                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2197645                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2069476                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            798515                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.712934                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14555997                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14545976                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9460299                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26881381                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.695835                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351928                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10019987                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12315303                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6504818                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212975                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7535446                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634316                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146411                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2912842     38.66%     38.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2092057     27.76%     66.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       846202     11.23%     77.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       485898      6.45%     84.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       387865      5.15%     89.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       162175      2.15%     91.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       190969      2.53%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94505      1.25%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       362933      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7535446                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10019987                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12315303                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1859164                       # Number of memory references committed
system.switch_cpus3.commit.loads              1132771                       # Number of loads committed
system.switch_cpus3.commit.membars               1692                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1766383                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11100035                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251064                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       362933                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25992465                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38553602                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 129306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10019987                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12315303                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10019987                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.856036                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.856036                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.168175                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.168175                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66108992                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20086527                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19050644                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l2.replacements                           5501                       # number of replacements
system.l2.tagsinuse                      16377.918120                       # Cycle average of tags in use
system.l2.total_refs                          1160739                       # Total number of references to valid blocks.
system.l2.sampled_refs                          21884                       # Sample count of references to valid blocks.
system.l2.avg_refs                          53.040532                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           199.831869                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.899449                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1099.088339                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     38.441235                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    447.616543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     34.758876                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    376.708693                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     36.734706                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    691.704480                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4270.519405                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3040.016565                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2271.234729                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3833.363233                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012197                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002313                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.067083                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002346                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.027320                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.022992                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002242                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.042218                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.260652                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.185548                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.138625                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.233970                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999629                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5263                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3444                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3061                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4270                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16046                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5840                       # number of Writeback hits
system.l2.Writeback_hits::total                  5840                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   203                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5325                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3496                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3098                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4322                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16249                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5325                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3496                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3098                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4322                       # number of overall hits
system.l2.overall_hits::total                   16249                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2230                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          963                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          765                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1375                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5496                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2230                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          963                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          765                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1377                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5498                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2230                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          963                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          765                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1377                       # number of overall misses
system.l2.overall_misses::total                  5498                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1860007                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    100810653                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1958781                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     44899590                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1902376                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     35322829                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1759819                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     62455604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       250969659                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        88069                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         88069                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1860007                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    100810653                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1958781                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     44899590                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1902376                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     35322829                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1759819                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     62543673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        251057728                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1860007                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    100810653                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1958781                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     44899590                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1902376                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     35322829                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1759819                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     62543673                       # number of overall miss cycles
system.l2.overall_miss_latency::total       251057728                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3826                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5645                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21542                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5840                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5840                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           37                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               205                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7555                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4459                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3863                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5699                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21747                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7555                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4459                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3863                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5699                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21747                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.297611                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.218516                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.199948                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.243578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.255130                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009756                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.295169                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.215968                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.198033                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.241621                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.252816                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.295169                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.215968                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.198033                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.241621                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.252816                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45366.024390                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45206.570852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45553.046512                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46624.704050                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48778.871795                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46173.632680                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 43995.475000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45422.257455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45664.057314                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 44034.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 44034.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45366.024390                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45206.570852                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45553.046512                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46624.704050                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48778.871795                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46173.632680                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 43995.475000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45420.241830                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45663.464533                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45366.024390                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45206.570852                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45553.046512                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46624.704050                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48778.871795                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46173.632680                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 43995.475000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45420.241830                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45663.464533                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2385                       # number of writebacks
system.l2.writebacks::total                      2385                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2230                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          963                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          765                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1375                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5496                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5498                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5498                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1626469                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     87909315                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1713065                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     39322306                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1677020                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     30899128                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1529579                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     54441186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    219118068                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        76313                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        76313                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1626469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     87909315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1713065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     39322306                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1677020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     30899128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1529579                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     54517499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    219194381                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1626469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     87909315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1713065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     39322306                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1677020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     30899128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1529579                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     54517499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    219194381                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.297611                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.218516                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.199948                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243578                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.255130                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009756                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.295169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.215968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.198033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.241621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.252816                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.295169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.215968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.198033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.241621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.252816                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39669.975610                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39421.217489                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39838.720930                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40833.131880                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43000.512821                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40391.016993                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38239.475000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39593.589818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39868.644105                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 38156.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 38156.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39669.975610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39421.217489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39838.720930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40833.131880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43000.512821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40391.016993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38239.475000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39591.502542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39868.021280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39669.975610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39421.217489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39838.720930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40833.131880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43000.512821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40391.016993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38239.475000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39591.502542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39868.021280                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.857349                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630512                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1937389.771760                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.857349                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068682                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825092                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1621785                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1621785                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1621785                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1621785                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1621785                       # number of overall hits
system.cpu0.icache.overall_hits::total        1621785                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3053418                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3053418                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3053418                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3053418                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3053418                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3053418                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621846                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621846                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621846                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621846                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621846                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621846                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50056.032787                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50056.032787                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50056.032787                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50056.032787                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50056.032787                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50056.032787                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2384928                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2384928                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2384928                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2384928                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2384928                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2384928                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52998.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52998.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52998.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52998.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52998.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52998.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7555                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581985                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7811                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21070.539624                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.488362                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.511638                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888626                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111374                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1087183                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1087183                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701549                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701549                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2422                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2422                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1684                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788732                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788732                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788732                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788732                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14595                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14595                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          230                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14825                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14825                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14825                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14825                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    457683423                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    457683423                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9290722                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9290722                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    466974145                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    466974145                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    466974145                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    466974145                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101778                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101778                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803557                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803557                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803557                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803557                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013247                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000328                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000328                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008220                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008220                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008220                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008220                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31358.919013                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31358.919013                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 40394.443478                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40394.443478                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31499.099157                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31499.099157                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31499.099157                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31499.099157                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1595                       # number of writebacks
system.cpu0.dcache.writebacks::total             1595                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7102                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7102                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          168                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          168                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7270                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7270                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7493                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7493                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7555                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7555                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157038048                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157038048                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1662029                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1662029                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    158700077                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    158700077                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    158700077                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    158700077                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006801                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006801                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004189                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004189                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004189                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004189                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20957.967169                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20957.967169                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26806.919355                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26806.919355                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21005.966512                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21005.966512                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21005.966512                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21005.966512                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.479678                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999661897                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1971719.717949                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.479678                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066474                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.806858                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1636639                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1636639                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1636639                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1636639                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1636639                       # number of overall hits
system.cpu1.icache.overall_hits::total        1636639                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3089419                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3089419                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3089419                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3089419                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3089419                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3089419                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1636694                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1636694                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1636694                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1636694                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1636694                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1636694                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56171.254545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56171.254545                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56171.254545                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56171.254545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56171.254545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56171.254545                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2577097                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2577097                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2577097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2577097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2577097                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2577097                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 57268.822222                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57268.822222                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 57268.822222                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57268.822222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 57268.822222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57268.822222                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4459                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153065119                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4715                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32463.439873                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.848964                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.151036                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.874410                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.125590                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1098997                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1098997                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       717241                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        717241                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1742                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1738                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1816238                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1816238                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1816238                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1816238                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11140                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11140                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11306                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11306                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11306                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11306                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    367051578                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    367051578                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5465044                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5465044                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    372516622                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    372516622                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    372516622                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    372516622                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1110137                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1110137                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       717407                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717407                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1827544                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1827544                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1827544                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1827544                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010035                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010035                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006186                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006186                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006186                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006186                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32948.974686                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32948.974686                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32921.951807                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32921.951807                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32948.577923                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32948.577923                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32948.577923                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32948.577923                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          945                       # number of writebacks
system.cpu1.dcache.writebacks::total              945                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6733                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6733                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6847                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6847                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6847                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6847                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4407                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4407                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4459                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4459                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4459                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4459                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     78321334                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     78321334                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1192658                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1192658                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     79513992                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     79513992                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     79513992                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     79513992                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003970                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003970                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002440                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002440                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002440                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002440                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17772.029499                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17772.029499                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22935.730769                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22935.730769                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17832.247589                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17832.247589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17832.247589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17832.247589                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               504.192603                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002952035                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1974315.029528                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.192603                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058001                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.808001                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1636466                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1636466                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1636466                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1636466                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1636466                       # number of overall hits
system.cpu2.icache.overall_hits::total        1636466                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3011510                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3011510                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3011510                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3011510                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3011510                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3011510                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1636518                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1636518                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1636518                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1636518                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1636518                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1636518                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 57913.653846                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57913.653846                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 57913.653846                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57913.653846                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 57913.653846                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57913.653846                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2345286                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2345286                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2345286                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2345286                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2345286                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2345286                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 58632.150000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58632.150000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 58632.150000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58632.150000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 58632.150000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58632.150000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3863                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148130769                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4119                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35962.798980                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   218.903470                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    37.096530                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.855092                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.144908                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1097890                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1097890                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       719945                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        719945                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1945                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1945                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1768                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1768                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1817835                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1817835                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1817835                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1817835                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7583                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7583                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          156                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          156                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7739                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7739                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7739                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7739                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    214004470                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    214004470                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6006380                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6006380                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    220010850                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    220010850                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    220010850                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    220010850                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1105473                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1105473                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       720101                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       720101                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1768                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1768                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1825574                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1825574                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1825574                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1825574                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006860                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006860                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000217                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000217                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004239                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004239                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004239                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004239                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28221.610181                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28221.610181                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 38502.435897                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38502.435897                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28428.847396                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28428.847396                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28428.847396                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28428.847396                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          911                       # number of writebacks
system.cpu2.dcache.writebacks::total              911                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3757                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3757                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          119                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3876                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3876                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3876                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3876                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3826                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3826                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           37                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           37                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3863                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3863                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3863                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3863                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     68455112                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     68455112                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1054234                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1054234                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     69509346                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     69509346                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     69509346                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     69509346                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003461                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003461                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17892.083638                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17892.083638                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 28492.810811                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28492.810811                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17993.617914                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17993.617914                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17993.617914                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17993.617914                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.386050                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999710162                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1941184.780583                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.386050                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061516                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821131                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1525189                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1525189                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1525189                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1525189                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1525189                       # number of overall hits
system.cpu3.icache.overall_hits::total        1525189                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2299694                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2299694                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2299694                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2299694                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2299694                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2299694                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1525238                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1525238                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1525238                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1525238                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1525238                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1525238                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 46932.530612                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46932.530612                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 46932.530612                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46932.530612                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 46932.530612                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46932.530612                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1867221                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1867221                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1867221                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1867221                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1867221                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1867221                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 45541.975610                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45541.975610                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 45541.975610                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45541.975610                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 45541.975610                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45541.975610                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5699                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157426980                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5955                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26436.100756                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.570807                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.429193                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881136                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118864                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1063271                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1063271                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722293                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722293                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1891                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1891                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1785564                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1785564                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1785564                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1785564                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14429                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14429                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          515                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14944                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14944                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14944                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14944                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    510617858                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    510617858                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     24694726                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     24694726                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    535312584                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    535312584                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    535312584                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    535312584                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1077700                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1077700                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722808                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722808                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1800508                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1800508                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1800508                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1800508                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013389                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013389                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000712                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000712                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008300                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008300                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008300                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008300                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35388.305357                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35388.305357                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 47950.924272                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47950.924272                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35821.238223                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35821.238223                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35821.238223                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35821.238223                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2389                       # number of writebacks
system.cpu3.dcache.writebacks::total             2389                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8784                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8784                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          461                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          461                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9245                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9245                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9245                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9245                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5645                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5645                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5699                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5699                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5699                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5699                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    106307606                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    106307606                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1326632                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1326632                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    107634238                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    107634238                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    107634238                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    107634238                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005238                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005238                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003165                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003165                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003165                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003165                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18832.171125                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18832.171125                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24567.259259                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24567.259259                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18886.513072                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18886.513072                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18886.513072                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18886.513072                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
