// Seed: 609787240
module module_0 (
    input  uwire id_0,
    output wor   id_1
);
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input wand id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input supply0 id_8,
    output wor id_9,
    output supply0 id_10,
    output supply0 id_11#(.id_24(-1)),
    output wor id_12,
    input supply0 id_13,
    output tri0 id_14,
    input uwire id_15,
    input wire id_16,
    input tri1 id_17,
    input wand id_18,
    input tri1 id_19,
    output tri0 id_20,
    output tri id_21,
    input tri id_22
);
  id_25 :
  assert property (@(posedge id_24 !== -1) -1);
  module_0 modCall_1 (
      id_0,
      id_9
  );
endmodule
