{"Source Block": ["serv/rtl/serv_alu.v@104:114@HdlIdDef", "      .i_clr (!i_init),\n      .o_q   (result_lt));\n\n   reg last_eq;\n\n   wire       result_lt2 = last_eq ? result_lt : msb_lt;\n\n   assign o_cmp = i_cmp_neg^((i_cmp_sel == ALU_CMP_EQ) ? result_eq : result_lt2);\n\n   assign o_rd = (i_rd_sel == ALU_RESULT_ADD) ? result_add :\n                 (i_rd_sel == ALU_RESULT_SR)  ? result_sh :\n"], "Clone Blocks": [["serv/rtl/serv_alu.v@106:116", "\n   reg last_eq;\n\n   wire       result_lt2 = last_eq ? result_lt : msb_lt;\n\n   assign o_cmp = i_cmp_neg^((i_cmp_sel == ALU_CMP_EQ) ? result_eq : result_lt2);\n\n   assign o_rd = (i_rd_sel == ALU_RESULT_ADD) ? result_add :\n                 (i_rd_sel == ALU_RESULT_SR)  ? result_sh :\n                 (i_rd_sel == ALU_RESULT_LT)  ? (result_lt2 & init_r & ~i_init) :\n                 (i_rd_sel == ALU_RESULT_XOR) ? i_rs1^i_op_b :\n"]], "Diff Content": {"Delete": [], "Add": [[109, "   assign plus_1 = i_en & !en_r;\n"]]}}