Partition Merge report for Cyclone_FPGA
Tue Jun 06 22:21:09 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Messages
  4. Partition Merge Partition Pin Processing
  5. Partition Merge Partition Warnings



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Failed - Tue Jun 06 22:21:09 2017           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Cyclone_FPGA                                ;
; Top-level Entity Name           ; Baseline_CV_SoCKit                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 264                                         ;
; Total pins                      ; 112                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Jun 06 22:21:06 2017
Info: Command: quartus_cdb --merge=on .\Cyclone_FPGA.qpf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "cyclone_fpga_hps_0_hps_io_border:border" File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/cyclone_fpga_hps_0_hps_io.v Line: 45
Info (35002): Resolved and merged 2 partition(s)
Info (35026): Attempting to remove 2 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35028): Failed to remove I/O cell "cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0"
    Info (35028): Failed to remove I/O cell "cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0"
Critical Warning (35033): Found I/O pins in lower-level partitions that are not connected in the top-level design
    Critical Warning (35034): I/O cell "cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0" is not connected to partition "cyclone_fpga_hps_0_hps_io_border:border"
    Critical Warning (35034): I/O cell "cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0" is not connected to partition "cyclone_fpga_hps_0_hps_io_border:border"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Error (35030): Partition "cyclone_fpga_hps_0_hps_io_border:border" contains I/O cells that do not connect to top-level pins or have illegal connectivity
    Error (35032): Output port "cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_ck[0]" on partition "cyclone_fpga_hps_0_hps_io_border:border" must drive a top-level pin but is driving "<nothing>" File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 96
    Error (35032): Output port "cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_dqs[0]" on partition "cyclone_fpga_hps_0_hps_io_border:border" must drive a top-level pin but is driving "cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|strobe_in" File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 1671
Info (35047): Found 1 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35018): Partition port "cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_ck[0]", driven by node "cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0", does not drive logic File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 96
Error (15853): Input port I of I/O input buffer "cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|strobe_in" must be driven by a top-level pin File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 917
Error (15856): Output port O of I/O output buffer "cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0" must drive a top-level pin File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 40
Error (15856): Output port O of I/O output buffer "cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0" must drive a top-level pin File: C:/Users/myself/Code/FPGA/Cyclone_FPGA/cyclone_fpga/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 1671
Error: Quartus Prime Partition Merge was unsuccessful. 6 errors, 6 warnings
    Error: Peak virtual memory: 672 megabytes
    Error: Processing ended: Tue Jun 06 22:21:09 2017
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:03


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                        ; Partition                               ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+---------------+----------+--------------------------------------------+
; HPS_DDR3_A[0]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[0]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[10]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[10]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[10]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[11]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[11]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[11]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[12]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[12]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[12]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[13]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[13]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[13]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[14]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[14]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[14]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[1]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[1]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[2]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[2]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[3]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[3]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[4]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[4]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[5]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[5]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[6]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[6]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[7]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[7]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[8]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[8]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[8]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_A[9]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_A[9]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_A[9]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_CAS_n                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_n                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_n~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_CK_n                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_n                                                                                                                                                                                                                                                                                                                                                                        ; cyclone_fpga_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; cyclone_fpga_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_CK_p                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_p                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CK_p~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_CS_n                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_n                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_n~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; cyclone_fpga_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DM[1]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DM[2]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DM[3]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[0]                                                                                                                                                                                                                                                                                                                                                                    ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; cyclone_fpga_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQS_n[1]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQS_n[2]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQS_n[3]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQS_p[0]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQS_p[1]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQS_p[2]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQS_p[3]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; cyclone_fpga_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[16]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[17]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[18]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[19]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; cyclone_fpga_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[20]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[21]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[22]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[23]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[24]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[25]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[26]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[27]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[28]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[29]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; cyclone_fpga_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[30]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[31]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; cyclone_fpga_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; cyclone_fpga_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; cyclone_fpga_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; cyclone_fpga_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                       ; cyclone_fpga_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; cyclone_fpga_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_RAS_n                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_n                                                                                                                                                                                                                                                                                                                                                                       ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_n~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_RESET_n                                                                                                                                                                                                                                                                                                                                                                            ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_n                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_n~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                                   ; Top                                     ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; cyclone_fpga_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HPS_DDR3_WE_n                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_n                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_n~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; cyclone_fpga_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[0]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[0]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[10]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[10]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[10]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[11]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[11]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[11]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[12]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[12]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[12]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[13]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[13]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[13]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[14]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[14]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[14]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[15]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[15]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[15]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[16]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[16]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[16]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[1]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[1]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[2]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[2]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[3]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[3]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[4]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[4]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[5]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[5]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[6]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[6]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[7]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[7]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[8]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[8]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[8]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_n[9]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_n[9]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_n[9]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[0]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[0]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[10]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[10]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[10]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[11]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[11]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[11]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[12]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[12]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[12]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[13]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[13]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[13]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[14]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[14]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[14]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[15]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[15]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[15]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[16]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[16]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[16]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[1]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[1]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[2]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[2]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[3]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[3]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[4]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[4]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[5]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[5]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[6]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[6]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[7]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[7]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[8]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[8]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[8]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; HSMC_TX_p[9]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                     ; Bidir Port    ; n/a      ;                                            ;
;     -- HSMC_TX_p[9]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                     ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HSMC_TX_p[9]~output                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; LED[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- LED[0]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[0]~output                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; LED[1]                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- LED[1]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[1]~output                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; LED[2]                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- LED[2]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[2]~output                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; LED[3]                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                     ; Output Port   ; n/a      ;                                            ;
;     -- LED[3]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                     ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[3]~output                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; OSC_50_B8A                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                     ; Input Port    ; n/a      ;                                            ;
;     -- OSC_50_B8A                                                                                                                                                                                                                                                                                                                                                                           ; Top                                     ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- OSC_50_B8A~input                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
; RESET_n                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                     ; Input Port    ; n/a      ;                                            ;
;     -- RESET_n                                                                                                                                                                                                                                                                                                                                                                              ; Top                                     ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- RESET_n~input                                                                                                                                                                                                                                                                                                                                                                        ; Top                                     ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                             ;                                         ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+---------------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------+
; Port                                                                                                                            ; Partition                               ; Info      ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------+
; cyclone_fpga:bridge|cyclone_fpga_hps_0:hps_0|cyclone_fpga_hps_0_hps_io:hps_io|cyclone_fpga_hps_0_hps_io_border:border|mem_ck[0] ; cyclone_fpga_hps_0_hps_io_border:border ; No fanout ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


