module wideexpr_00542(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ~($signed(+((ctrl[0]?-(((s3)<<(s3))<((-(s7))|($signed(s7)))):$signed(s3)))));
  assign y1 = (({s1})&({2{s6}}))+({3{((6'sb100100)<<<((ctrl[0]?(s2)>>>(s2):s3)))>>>(1'sb1)}});
  assign y2 = {4{$signed((s6)^~($signed($signed((ctrl[2]?(((2'sb11)<<<(2'sb11))|((ctrl[4]?3'sb110:s6)))>>>($signed(s5)):($signed((5'b11000)-(6'sb011110)))>>($unsigned($signed(s7))))))))}};
  assign y3 = {3{s5}};
  assign y4 = {{6'sb110101,((ctrl[5]?s5:s1))>((+(((ctrl[0]?2'sb00:4'sb1000))<<<(s5)))^~($signed(~^((u1)+(s6))))),(ctrl[1]?((s4)+((ctrl[2]?5'sb10000:-(s2))))==(-((3'sb001)<<<(2'b00))):!((ctrl[0]?s4:$signed(1'b1))))},((3'b011)<<<(($signed(s1))-($unsigned(((1'sb0)<<<(s0))^~(1'sb0)))))>=((ctrl[7]?(u0)>(s4):$unsigned((((4'sb0110)-(s7))|((ctrl[0]?s6:s3)))|(s5)))),s2};
  assign y5 = ((ctrl[0]?2'sb11:(6'sb110110)+((ctrl[6]?-((ctrl[7]?s5:s4)):(s4)-(((-((3'sb001)^(s1)))|($signed(s0)))>>>(1'b0))))))>>(4'sb0001);
  assign y6 = 3'b001;
  assign y7 = (~(3'sb101))!=({$signed(s3),&(s0),$signed(((ctrl[6]?s5:((ctrl[2]?(ctrl[5]?$signed(4'sb1000):+(2'b10)):$signed({s3,6'b000010,4'sb1110})))>>(3'sb010)))-(s0))});
endmodule
