Cyril Banino , Olivier Beaumont , Larry Carter , Jeanne Ferrante , Arnaud Legrand , Yves Robert, Scheduling Strategies for Master-Slave Tasking on Heterogeneous Processor Platforms, IEEE Transactions on Parallel and Distributed Systems, v.15 n.4, p.319-330, April 2004[doi>10.1109/TPDS.2004.1271181]
Beaumont, O., Legrand, A., Marchal, L., and Robert, Y. 2004. Pipelining broadcasts on heterogeneous platforms. In Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS 2004), IEEE.
Beaumont, O., Legrand, A., Marchal, L., and Robert, Y. 2003a. Scheduling strategies for mixed data and task parallelism on heterogeneous clusters. Parall. Process. Lett. 13, 2, 225--244.
O. Beaumont , A. Legrand , Y. Robert, The master-slave paradigm with heterogeneous processors, IEEE Transactions on Parallel and Distributed Systems, v.14 n.9, p.897-908, September 2003[doi>10.1109/TPDS.2003.1233712]
Beaumont, O., Legrand, A., and Robert, Y. 2002. Static scheduling strategies for heterogeneous systems. Comput. Informatics 21, 413--430.
Bettati, R. and Liu, J. W.-S. 1992. End-to-end scheduling to meet deadlines in distributed systems. In Proceedings of the International Conference. on Distributed Computing Systems. 452--459.
Yun-Nan Chang , Ching-Yi Wang , Keshab K. Parhi, Loop-List Scheduling for Heterogeneous Functional Units, Proceedings of the 6th Great Lakes Symposium on VLSI, p.2, March 22-23, 1996
Liang-Fang Chao , Edwin Hsing-Mean Sha, Scheduling Data-Flow Graphs via Retiming and Unfolding, IEEE Transactions on Parallel and Distributed Systems, v.8 n.12, p.1259-1267, December 1997[doi>10.1109/71.640018]
Liang-Fang Chao , Edwin Hsing-Mean Sha, Static scheduling for synthesis of DSP algorithms on various models, Journal of VLSI Signal Processing Systems, v.10 n.3, p.207-223, Aug. 1995[doi>10.1007/BF02120029]
De Man, H., Catthoor, F., Goossens, G., Vanhoof, J., Van Meerbergen, S. N., and Huisken, J. A. 1990. Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms. Proc. IEEE 78, 2, 319--335.
Atakan Dogan , Füsun Özgüner, Matching and Scheduling Algorithms for Minimizing Execution Time and Failure Probability of Applications in Heterogeneous Computing, IEEE Transactions on Parallel and Distributed Systems, v.13 n.3, p.308-323, March 2002[doi>10.1109/71.993209]
Ian Foster, Designing and Building Parallel Programs: Concepts and Tools for Parallel Software Engineering, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
Gebotys, C. H. and Elmasry, M. 1993. Global optimization approach for architectural synthesis. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 12, 1266--1278.
He, Y., Shao, Z., Xiao, B., Zhuge, Q., and Sha, E. H. -M. 2003. Reliability driven task scheduling for tightly coupled heterogeneous systems. In Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems.
Chao-Ju Hou , Kang G. Shin, Allocation of Periodic Task Modules with Precedence and Deadline Constraints in Distributed Real-Time Systems, IEEE Transactions on Computers, v.46 n.12, p.1338-1356, December 1997[doi>10.1109/12.641934]
Shaoxiong Hua , Gang Qu, Approaching the Maximum Energy Saving on Embedded Systems with Multiple Voltages, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.26, November 09-13, 2003[doi>10.1109/ICCAD.2003.34]
Shaoxiong Hua , Gang Qu , Shuvra S. Bhattacharyya, Energy reduction techniques for multimedia applications with tolerance to deadline misses, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775868]
Shaoxiong Hua , Gang Qu , Shuvra S. Bhattacharyya, Exploring the Probabilistic Design Space of Multimedia Systems, Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03), p.233, June 09-11, 2003
Hwang, C. -T., Lee, J. -H., and Hsu, Y. -C. 1991. A formal approach to the scheduling problem in high level synthesis. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 10, 464--475.
Kazuhito Ito , Lori E. Lucke , Keshab K. Parhi, ILP-based cost-optimal DSP synthesis with module selection and data format conversion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.582-594, Dec. 1998[doi>10.1109/92.736132]
Ito, K. and Parhi, K. 1995. Register minimization in cost-optimal synthesis of dsp architecture. In Proceedings of the IEEE VLSI Signal Processing Workshop.
Asawaree Kalavade , Pratyush Moghé, A tool for performance estimation of networked embedded end-systems, Proceedings of the 35th annual Design Automation Conference, p.257-262, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277116]
Keshab K. Parhi , David G. Messerschmitt, Static Rate-Optimal Scheduling of Iterative Data-Flow Programs Via Optimum Unfolding, IEEE Transactions on Computers, v.40 n.2, p.178-195, February 1991[doi>10.1109/12.73588]
Bruce P. Lester, The art of parallel programming, Prentice-Hall, Inc., Upper Saddle River, NJ, 1993
Li, W. N., Lim, A., Agarwal, P., and Sahni, S. 1993. On the circuit implementation problem. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 12, 1147--1156.
McFarland, M. C., Parker, A. C., and Camposano, R. 1990. The high-level synthesis of digital systems. Proc. IEEE 78, 301--318.
Nelson Luiz Passos , Edwin Hsing-Mean Sha , Steven C. Bass, Loop pipelining for scheduling multi-dimensional systems via rotation, Proceedings of the 31st annual Design Automation Conference, p.485-490, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196475]
Paulin, P. G. and Knight, J. P. 1989. Force-directed scheduling for the behavioral synthesis of ASICs. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 8, 661--679.
K. Ramamritham , J. A. Stankovic , P. F. Shiah, Efficient Scheduling Algorithms for Real-Time Multiprocessor Systems, IEEE Transactions on Parallel and Distributed Systems, v.1 n.2, p.184-194, April 1990[doi>10.1109/71.80146]
Zili Shao , Qingfeng Zhuge , Chun Xue , Edwin H. -M. Sha, Efficient Assignment and Scheduling for Heterogeneous DSP Systems, IEEE Transactions on Parallel and Distributed Systems, v.16 n.6, p.516-525, June 2005[doi>10.1109/TPDS.2005.71]
Sol M. Shatz , Jia-Ping Wang , Masanori Goto, Task Allocation for Maximizing Reliability of Distributed Computer Systems, IEEE Transactions on Computers, v.41 n.9, p.1156-1168, September 1992[doi>10.1109/12.165396]
Santhanam Srinivasan , Niraj K. Jha, Safety and Reliability Driven Task Allocation in Distributed Systems, IEEE Transactions on Parallel and Distributed Systems, v.10 n.3, p.238-251, March 1999[doi>10.1109/71.755824]
T.-S. Tia , Z. Deng , M. Shankar , M. Storch , J. Sun , L.-C. Wu , J. W.-S. Liu, Probabilistic performance guarantee for real-time tasks with varying computation times, Proceedings of the Real-Time Technology and Applications Symposium, p.164, May 15-17, 1995
Sissades Tongsima , Edwin H.-M Sha , Chantana Chantrapornchai , David R. Surma , Nelson Luiz Passos, Probabilistic Loop Scheduling for Applications with Uncertain Execution Time, IEEE Transactions on Computers, v.49 n.1, p.65-80, January 2000[doi>10.1109/12.822565]
Frank Vahid , Tony Givargis, Embedded System Design: A Unified Hardware/Software Introduction, John Wiley & Sons, Inc., New York, NY, 2001
Ching-Yi Wang , K. K. Parhi, High-level DSP synthesis using concurrent transformations, scheduling, and allocation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.3, p.274-295, November 2006[doi>10.1109/43.365120]
Wolf, W. 2006. Design challenges in multiprocessor Systems-On-Chip. In From Model-Driven Design to Resource Management for Distributed Embedded Systems, B. Kleinjohann et al. Eds., vol. 225, Springer, 1-8.
Michael Joseph Wolfe , Carter Shanklin , Leda Ortega, High Performance Compilers for Parallel Computing, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
Zadeh, L. A. 1996. Fuzzy sets as a basis for a theory of possibility. Fuzzy Sets Syst. 1, 3--28.
Xiaobo Sharon Hu , Tao Zhou , Edwin H.-M. Sha, Estimating probabilistic timing performance for real-time embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.833-844, 12/1/2001[doi>10.1109/92.974897]
