Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sun Aug 17 02:14:46 2025
| Host              : DESKTOP-RHFKJM7 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file crypto_wrapper_timing_summary_routed.rpt -pb crypto_wrapper_timing_summary_routed.pb -rpx crypto_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : crypto_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          128         
TIMING-18  Warning   Missing input or output delay  73          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (39)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.735     -205.400                    128                 1304        0.016        0.000                      0                 1304        4.725        0.000                       0                   740  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -1.735     -205.400                    128                 1304        0.016        0.000                      0                 1304        4.725        0.000                       0                   740  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :          128  Failing Endpoints,  Worst Slack       -1.735ns,  Total Violation     -205.400ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 bus_inst/int_data_out_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.550ns  (logic 3.841ns (33.255%)  route 7.709ns (66.745%))
  Logic Levels:           38  (LUT2=7 LUT5=2 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 11.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.170ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.273     2.145    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y311        FDRE                                         r  bus_inst/int_data_out_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y311        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.225 r  bus_inst/int_data_out_reg[89]/Q
                         net (fo=33, routed)          0.242     2.467    bus_inst/Q[89]
    SLICE_X19Y312        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.616 r  bus_inst/g2_b7__14/O
                         net (fo=1, routed)           0.017     2.633    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7_2
    SLICE_X19Y312        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     2.693 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13/O
                         net (fo=1, routed)           0.000     2.693    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13_n_0
    SLICE_X19Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.721 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7/O
                         net (fo=8, routed)           0.330     3.051    bus_inst/p_11_out[7]
    SLICE_X22Y315        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.174 r  bus_inst/g0_b0__34_i_7/O
                         net (fo=2, routed)           0.107     3.281    bus_inst/g0_b0__34_i_7_n_0
    SLICE_X22Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.404 r  bus_inst/g0_b0__34_i_2/O
                         net (fo=32, routed)          0.122     3.526    bus_inst/aes_inst/input24_out[121]
    SLICE_X23Y315        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.671 r  bus_inst/g1_b7__34/O
                         net (fo=1, routed)           0.101     3.772    aes_inst/g0_b0__50_i_7_1
    SLICE_X23Y315        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.896 r  aes_inst/sbox_values[0]_inferred__70/g0_b0__47_i_9/O
                         net (fo=7, routed)           0.213     4.109    bus_inst/g0_b0__50_i_2_0[6]
    SLICE_X25Y318        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     4.146 r  bus_inst/g0_b0__50_i_7/O
                         net (fo=3, routed)           0.166     4.312    bus_inst/g0_b0__50_i_7_n_0
    SLICE_X27Y318        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.401 r  bus_inst/g0_b0__50_i_2/O
                         net (fo=32, routed)          0.328     4.729    bus_inst/aes_inst/input21_out[121]
    SLICE_X31Y319        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.819 r  bus_inst/g0_b5__50/O
                         net (fo=2, routed)           0.192     5.011    aes_inst/g0_b0__153_i_176_6
    SLICE_X34Y320        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     5.134 r  aes_inst/sbox_values[0]_inferred__86/g0_b0__63_i_17/O
                         net (fo=9, routed)           0.282     5.416    bus_inst/b28_in422_in[5]
    SLICE_X36Y316        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.539 r  bus_inst/g0_b0__64_i_6/O
                         net (fo=32, routed)          0.330     5.869    bus_inst/g0_b0__64_i_6_n_0
    SLICE_X38Y313        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     6.017 r  bus_inst/g3_b7__64/O
                         net (fo=1, routed)           0.135     6.152    aes_inst/g0_b0__73_i_1_3
    SLICE_X38Y313        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.241 r  aes_inst/sbox_values[0]_inferred__100/g0_b0__72_i_7/O
                         net (fo=7, routed)           0.214     6.455    bus_inst/b9_in320_in[7]
    SLICE_X37Y307        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.546 r  bus_inst/g0_b0__72_i_8/O
                         net (fo=3, routed)           0.145     6.691    bus_inst/g0_b0__72_i_8_n_0
    SLICE_X38Y306        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     6.814 r  bus_inst/g0_b0__72_i_4/O
                         net (fo=32, routed)          0.281     7.095    bus_inst/aes_inst/input15_out[43]
    SLICE_X41Y306        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     7.240 r  bus_inst/g3_b5__72/O
                         net (fo=2, routed)           0.353     7.593    aes_inst/g0_b0__153_i_104
    SLICE_X41Y302        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.715 r  aes_inst/sbox_values[0]_inferred__108/g0_b0__87_i_17/O
                         net (fo=9, routed)           0.291     8.006    bus_inst/b10_in262_in[5]
    SLICE_X38Y299        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     8.129 r  bus_inst/g0_b0__88_i_6/O
                         net (fo=32, routed)          0.451     8.581    bus_inst/aes_inst/input12_out[45]
    SLICE_X32Y298        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.147     8.728 r  bus_inst/g1_b7__88/O
                         net (fo=1, routed)           0.105     8.833    aes_inst/g0_b0__106_i_1_5
    SLICE_X32Y296        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     8.979 r  aes_inst/sbox_values[0]_inferred__124/g0_b0__103_i_9/O
                         net (fo=7, routed)           0.221     9.199    bus_inst/b10_in198_in[7]
    SLICE_X31Y293        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     9.236 r  bus_inst/g0_b0__106_i_7/O
                         net (fo=3, routed)           0.187     9.423    bus_inst/g0_b0__106_i_7_n_0
    SLICE_X31Y292        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     9.474 r  bus_inst/g0_b0__106_i_2/O
                         net (fo=32, routed)          0.423     9.897    bus_inst/aes_inst/input9_out[57]
    SLICE_X31Y285        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.987 r  bus_inst/g0_b7__106/O
                         net (fo=1, routed)           0.048    10.035    aes_inst/g0_b0__129_i_1_2
    SLICE_X31Y285        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    10.088 r  aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_7/O
                         net (fo=8, routed)           0.243    10.331    bus_inst/b27_in160_in[7]
    SLICE_X34Y284        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    10.382 r  bus_inst/g0_b0__128_i_8/O
                         net (fo=2, routed)           0.213    10.594    bus_inst/g0_b0__128_i_8_n_0
    SLICE_X33Y281        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    10.742 r  bus_inst/g0_b0__128_i_2/O
                         net (fo=32, routed)          0.177    10.920    bus_inst/aes_inst/input6_out[105]
    SLICE_X31Y281        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    11.044 r  bus_inst/g3_b7__128/O
                         net (fo=1, routed)           0.198    11.242    aes_inst/g0_b0__136_i_1_4
    SLICE_X28Y279        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    11.341 r  aes_inst/sbox_values[0]_inferred__164/g0_b0__136_i_7/O
                         net (fo=9, routed)           0.099    11.440    bus_inst/b9_in64_in[7]
    SLICE_X27Y279        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    11.491 r  bus_inst/g0_b0__136_i_9/O
                         net (fo=3, routed)           0.161    11.652    bus_inst/g0_b0__136_i_9_n_0
    SLICE_X26Y279        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.702 r  bus_inst/g0_b0__136_i_2/O
                         net (fo=32, routed)          0.288    11.990    bus_inst/aes_inst/input3_out[41]
    SLICE_X24Y277        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089    12.079 r  bus_inst/g1_b7__136/O
                         net (fo=1, routed)           0.243    12.322    aes_inst/g0_b0__147_i_7_1
    SLICE_X23Y274        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088    12.410 r  aes_inst/sbox_values[0]_inferred__172/g0_b0__154_i_7/O
                         net (fo=6, routed)           0.115    12.525    bus_inst/b10_in[7]
    SLICE_X24Y274        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    12.674 r  bus_inst/g0_b0__147_i_7/O
                         net (fo=4, routed)           0.252    12.927    bus_inst/g0_b0__147_i_7_n_0
    SLICE_X22Y273        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    12.977 r  bus_inst/g0_b0__147_i_2/O
                         net (fo=32, routed)          0.271    13.247    bus_inst/g0_b0__147_i_2_n_0
    SLICE_X21Y276        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123    13.370 r  bus_inst/g1_b7__147/O
                         net (fo=1, routed)           0.053    13.423    aes_inst/data_out_reg[7]_0
    SLICE_X21Y276        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    13.546 r  aes_inst/sbox_values[0]_inferred__183/data_out[7]_i_2/O
                         net (fo=1, routed)           0.040    13.586    bus_inst/data_out_reg[7]_0
    SLICE_X21Y276        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    13.623 r  bus_inst/data_out[7]_i_1/O
                         net (fo=1, routed)           0.072    13.695    aes_inst/data_out_reg[127]_0[7]
    SLICE_X21Y276        FDCE                                         r  aes_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    G23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.084    11.665    aes_inst/clk_IBUF_BUFG
    SLICE_X21Y276        FDCE                                         r  aes_inst/data_out_reg[7]/C
                         clock pessimism              0.306    11.971    
                         clock uncertainty           -0.035    11.936    
    SLICE_X21Y276        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.961    aes_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 bus_inst/int_data_out_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.539ns  (logic 3.924ns (34.008%)  route 7.615ns (65.992%))
  Logic Levels:           38  (LUT2=7 LUT5=2 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.170ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.155ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.273     2.145    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y311        FDRE                                         r  bus_inst/int_data_out_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y311        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.225 r  bus_inst/int_data_out_reg[89]/Q
                         net (fo=33, routed)          0.242     2.467    bus_inst/Q[89]
    SLICE_X19Y312        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.616 r  bus_inst/g2_b7__14/O
                         net (fo=1, routed)           0.017     2.633    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7_2
    SLICE_X19Y312        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     2.693 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13/O
                         net (fo=1, routed)           0.000     2.693    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13_n_0
    SLICE_X19Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.721 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7/O
                         net (fo=8, routed)           0.330     3.051    bus_inst/p_11_out[7]
    SLICE_X22Y315        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.174 r  bus_inst/g0_b0__34_i_7/O
                         net (fo=2, routed)           0.107     3.281    bus_inst/g0_b0__34_i_7_n_0
    SLICE_X22Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.404 r  bus_inst/g0_b0__34_i_2/O
                         net (fo=32, routed)          0.122     3.526    bus_inst/aes_inst/input24_out[121]
    SLICE_X23Y315        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.671 r  bus_inst/g1_b7__34/O
                         net (fo=1, routed)           0.101     3.772    aes_inst/g0_b0__50_i_7_1
    SLICE_X23Y315        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.896 r  aes_inst/sbox_values[0]_inferred__70/g0_b0__47_i_9/O
                         net (fo=7, routed)           0.213     4.109    bus_inst/g0_b0__50_i_2_0[6]
    SLICE_X25Y318        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     4.146 r  bus_inst/g0_b0__50_i_7/O
                         net (fo=3, routed)           0.166     4.312    bus_inst/g0_b0__50_i_7_n_0
    SLICE_X27Y318        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.401 r  bus_inst/g0_b0__50_i_2/O
                         net (fo=32, routed)          0.328     4.729    bus_inst/aes_inst/input21_out[121]
    SLICE_X31Y319        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.819 r  bus_inst/g0_b5__50/O
                         net (fo=2, routed)           0.192     5.011    aes_inst/g0_b0__153_i_176_6
    SLICE_X34Y320        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     5.134 r  aes_inst/sbox_values[0]_inferred__86/g0_b0__63_i_17/O
                         net (fo=9, routed)           0.282     5.416    bus_inst/b28_in422_in[5]
    SLICE_X36Y316        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.539 r  bus_inst/g0_b0__64_i_6/O
                         net (fo=32, routed)          0.330     5.869    bus_inst/g0_b0__64_i_6_n_0
    SLICE_X38Y313        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     6.017 r  bus_inst/g3_b7__64/O
                         net (fo=1, routed)           0.135     6.152    aes_inst/g0_b0__73_i_1_3
    SLICE_X38Y313        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.241 r  aes_inst/sbox_values[0]_inferred__100/g0_b0__72_i_7/O
                         net (fo=7, routed)           0.214     6.455    bus_inst/b9_in320_in[7]
    SLICE_X37Y307        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.546 r  bus_inst/g0_b0__72_i_8/O
                         net (fo=3, routed)           0.145     6.691    bus_inst/g0_b0__72_i_8_n_0
    SLICE_X38Y306        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     6.814 r  bus_inst/g0_b0__72_i_4/O
                         net (fo=32, routed)          0.281     7.095    bus_inst/aes_inst/input15_out[43]
    SLICE_X41Y306        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     7.240 r  bus_inst/g3_b5__72/O
                         net (fo=2, routed)           0.353     7.593    aes_inst/g0_b0__153_i_104
    SLICE_X41Y302        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.715 r  aes_inst/sbox_values[0]_inferred__108/g0_b0__87_i_17/O
                         net (fo=9, routed)           0.291     8.006    bus_inst/b10_in262_in[5]
    SLICE_X38Y299        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     8.129 r  bus_inst/g0_b0__88_i_6/O
                         net (fo=32, routed)          0.451     8.581    bus_inst/aes_inst/input12_out[45]
    SLICE_X32Y298        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.147     8.728 r  bus_inst/g1_b7__88/O
                         net (fo=1, routed)           0.105     8.833    aes_inst/g0_b0__106_i_1_5
    SLICE_X32Y296        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     8.979 r  aes_inst/sbox_values[0]_inferred__124/g0_b0__103_i_9/O
                         net (fo=7, routed)           0.221     9.199    bus_inst/b10_in198_in[7]
    SLICE_X31Y293        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     9.236 r  bus_inst/g0_b0__106_i_7/O
                         net (fo=3, routed)           0.187     9.423    bus_inst/g0_b0__106_i_7_n_0
    SLICE_X31Y292        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     9.474 r  bus_inst/g0_b0__106_i_2/O
                         net (fo=32, routed)          0.423     9.897    bus_inst/aes_inst/input9_out[57]
    SLICE_X31Y285        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.987 r  bus_inst/g0_b7__106/O
                         net (fo=1, routed)           0.048    10.035    aes_inst/g0_b0__129_i_1_2
    SLICE_X31Y285        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    10.088 r  aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_7/O
                         net (fo=8, routed)           0.243    10.331    bus_inst/b27_in160_in[7]
    SLICE_X34Y284        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    10.382 r  bus_inst/g0_b0__128_i_8/O
                         net (fo=2, routed)           0.213    10.594    bus_inst/g0_b0__128_i_8_n_0
    SLICE_X33Y281        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    10.742 r  bus_inst/g0_b0__128_i_2/O
                         net (fo=32, routed)          0.177    10.920    bus_inst/aes_inst/input6_out[105]
    SLICE_X31Y281        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    11.044 r  bus_inst/g3_b7__128/O
                         net (fo=1, routed)           0.198    11.242    aes_inst/g0_b0__136_i_1_4
    SLICE_X28Y279        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    11.341 r  aes_inst/sbox_values[0]_inferred__164/g0_b0__136_i_7/O
                         net (fo=9, routed)           0.099    11.440    bus_inst/b9_in64_in[7]
    SLICE_X27Y279        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    11.491 r  bus_inst/g0_b0__136_i_9/O
                         net (fo=3, routed)           0.161    11.652    bus_inst/g0_b0__136_i_9_n_0
    SLICE_X26Y279        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.702 r  bus_inst/g0_b0__136_i_2/O
                         net (fo=32, routed)          0.288    11.990    bus_inst/aes_inst/input3_out[41]
    SLICE_X24Y277        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089    12.079 r  bus_inst/g1_b7__136/O
                         net (fo=1, routed)           0.243    12.322    aes_inst/g0_b0__147_i_7_1
    SLICE_X23Y274        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088    12.410 r  aes_inst/sbox_values[0]_inferred__172/g0_b0__154_i_7/O
                         net (fo=6, routed)           0.115    12.525    bus_inst/b10_in[7]
    SLICE_X24Y274        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    12.674 r  bus_inst/g0_b0__147_i_7/O
                         net (fo=4, routed)           0.107    12.781    bus_inst/g0_b0__147_i_7_n_0
    SLICE_X23Y274        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090    12.871 r  bus_inst/g0_b0__147_i_1/O
                         net (fo=32, routed)          0.294    13.165    bus_inst/g0_b0__147_i_1_n_0
    SLICE_X21Y275        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    13.313 r  bus_inst/g1_b4__147/O
                         net (fo=1, routed)           0.051    13.364    aes_inst/data_out_reg[4]_0
    SLICE_X21Y275        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125    13.489 r  aes_inst/sbox_values[0]_inferred__183/data_out[4]_i_2/O
                         net (fo=1, routed)           0.089    13.578    bus_inst/data_out_reg[4]
    SLICE_X21Y275        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    13.631 r  bus_inst/data_out[4]_i_1/O
                         net (fo=1, routed)           0.053    13.684    aes_inst/data_out_reg[127]_0[4]
    SLICE_X21Y275        FDCE                                         r  aes_inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    G23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.078    11.659    aes_inst/clk_IBUF_BUFG
    SLICE_X21Y275        FDCE                                         r  aes_inst/data_out_reg[4]/C
                         clock pessimism              0.306    11.965    
                         clock uncertainty           -0.035    11.930    
    SLICE_X21Y275        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025    11.955    aes_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                         -13.684    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.727ns  (required time - arrival time)
  Source:                 bus_inst/int_data_out_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/data_out_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.543ns  (logic 3.751ns (32.497%)  route 7.792ns (67.504%))
  Logic Levels:           37  (LUT2=6 LUT5=2 LUT6=25 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 11.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.170ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.273     2.145    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y311        FDRE                                         r  bus_inst/int_data_out_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y311        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.225 r  bus_inst/int_data_out_reg[89]/Q
                         net (fo=33, routed)          0.242     2.467    bus_inst/Q[89]
    SLICE_X19Y312        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.616 r  bus_inst/g2_b7__14/O
                         net (fo=1, routed)           0.017     2.633    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7_2
    SLICE_X19Y312        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     2.693 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13/O
                         net (fo=1, routed)           0.000     2.693    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13_n_0
    SLICE_X19Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.721 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7/O
                         net (fo=8, routed)           0.330     3.051    bus_inst/p_11_out[7]
    SLICE_X22Y315        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.174 r  bus_inst/g0_b0__34_i_7/O
                         net (fo=2, routed)           0.107     3.281    bus_inst/g0_b0__34_i_7_n_0
    SLICE_X22Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.404 r  bus_inst/g0_b0__34_i_2/O
                         net (fo=32, routed)          0.122     3.526    bus_inst/aes_inst/input24_out[121]
    SLICE_X23Y315        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.671 r  bus_inst/g1_b7__34/O
                         net (fo=1, routed)           0.101     3.772    aes_inst/g0_b0__50_i_7_1
    SLICE_X23Y315        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.896 r  aes_inst/sbox_values[0]_inferred__70/g0_b0__47_i_9/O
                         net (fo=7, routed)           0.213     4.109    bus_inst/g0_b0__50_i_2_0[6]
    SLICE_X25Y318        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     4.146 r  bus_inst/g0_b0__50_i_7/O
                         net (fo=3, routed)           0.166     4.312    bus_inst/g0_b0__50_i_7_n_0
    SLICE_X27Y318        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.401 r  bus_inst/g0_b0__50_i_2/O
                         net (fo=32, routed)          0.328     4.729    bus_inst/aes_inst/input21_out[121]
    SLICE_X31Y319        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.819 r  bus_inst/g0_b5__50/O
                         net (fo=2, routed)           0.192     5.011    aes_inst/g0_b0__153_i_176_6
    SLICE_X34Y320        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     5.134 r  aes_inst/sbox_values[0]_inferred__86/g0_b0__63_i_17/O
                         net (fo=9, routed)           0.282     5.416    bus_inst/b28_in422_in[5]
    SLICE_X36Y316        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.539 r  bus_inst/g0_b0__64_i_6/O
                         net (fo=32, routed)          0.330     5.869    bus_inst/g0_b0__64_i_6_n_0
    SLICE_X38Y313        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     6.017 r  bus_inst/g3_b7__64/O
                         net (fo=1, routed)           0.135     6.152    aes_inst/g0_b0__73_i_1_3
    SLICE_X38Y313        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.241 r  aes_inst/sbox_values[0]_inferred__100/g0_b0__72_i_7/O
                         net (fo=7, routed)           0.214     6.455    bus_inst/b9_in320_in[7]
    SLICE_X37Y307        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.546 r  bus_inst/g0_b0__72_i_8/O
                         net (fo=3, routed)           0.145     6.691    bus_inst/g0_b0__72_i_8_n_0
    SLICE_X38Y306        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     6.814 r  bus_inst/g0_b0__72_i_4/O
                         net (fo=32, routed)          0.281     7.095    bus_inst/aes_inst/input15_out[43]
    SLICE_X41Y306        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     7.240 r  bus_inst/g3_b5__72/O
                         net (fo=2, routed)           0.353     7.593    aes_inst/g0_b0__153_i_104
    SLICE_X41Y302        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.715 r  aes_inst/sbox_values[0]_inferred__108/g0_b0__87_i_17/O
                         net (fo=9, routed)           0.291     8.006    bus_inst/b10_in262_in[5]
    SLICE_X38Y299        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     8.129 r  bus_inst/g0_b0__88_i_6/O
                         net (fo=32, routed)          0.451     8.581    bus_inst/aes_inst/input12_out[45]
    SLICE_X32Y298        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.147     8.728 r  bus_inst/g1_b7__88/O
                         net (fo=1, routed)           0.105     8.833    aes_inst/g0_b0__106_i_1_5
    SLICE_X32Y296        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     8.979 r  aes_inst/sbox_values[0]_inferred__124/g0_b0__103_i_9/O
                         net (fo=7, routed)           0.221     9.199    bus_inst/b10_in198_in[7]
    SLICE_X31Y293        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     9.236 r  bus_inst/g0_b0__106_i_7/O
                         net (fo=3, routed)           0.150     9.386    bus_inst/g0_b0__106_i_7_n_0
    SLICE_X31Y292        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.510 r  bus_inst/g0_b0__106_i_4/O
                         net (fo=32, routed)          0.321     9.831    bus_inst/aes_inst/input9_out[59]
    SLICE_X31Y284        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.983 r  bus_inst/g0_b4__106/O
                         net (fo=1, routed)           0.014     9.997    aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_12_0
    SLICE_X31Y284        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.059    10.056 r  aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_20/O
                         net (fo=1, routed)           0.000    10.056    aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_20_n_0
    SLICE_X31Y284        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028    10.084 r  aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_12/O
                         net (fo=4, routed)           0.207    10.291    bus_inst/b27_in160_in[4]
    SLICE_X33Y282        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    10.415 r  bus_inst/g0_b0__127_i_25/O
                         net (fo=2, routed)           0.165    10.580    bus_inst/g0_b0__127_i_25_n_0
    SLICE_X33Y280        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050    10.630 r  bus_inst/g0_b0__127_i_5/O
                         net (fo=32, routed)          0.295    10.925    bus_inst/aes_inst/input6_out[100]
    SLICE_X28Y281        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098    11.023 r  bus_inst/g0_b7__127/O
                         net (fo=1, routed)           0.196    11.219    aes_inst/g0_b0__133_i_1_6
    SLICE_X28Y279        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089    11.308 r  aes_inst/sbox_values[0]_inferred__163/g0_b0__133_i_7/O
                         net (fo=7, routed)           0.241    11.549    bus_inst/b47_in[7]
    SLICE_X26Y280        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    11.622 r  bus_inst/g0_b0__133_i_8/O
                         net (fo=3, routed)           0.213    11.836    bus_inst/g0_b0__133_i_8_n_0
    SLICE_X25Y277        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052    11.888 r  bus_inst/g0_b0__133_i_5/O
                         net (fo=32, routed)          0.335    12.223    bus_inst/aes_inst/input3_out[20]
    SLICE_X24Y269        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051    12.274 r  bus_inst/g1_b5__133/O
                         net (fo=1, routed)           0.310    12.584    aes_inst/g0_b0__151_i_6_1
    SLICE_X22Y264        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    12.734 r  aes_inst/sbox_values[0]_inferred__169/g0_b0__151_i_13/O
                         net (fo=13, routed)          0.277    13.011    bus_inst/b18_in[5]
    SLICE_X24Y265        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    13.046 r  bus_inst/g0_b0__158_i_6/O
                         net (fo=32, routed)          0.240    13.286    bus_inst/g0_b0__158_i_6_n_0
    SLICE_X23Y268        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148    13.434 r  bus_inst/g1_b1__158/O
                         net (fo=1, routed)           0.143    13.577    aes_inst/data_out_reg[89]_2
    SLICE_X23Y269        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053    13.630 r  aes_inst/sbox_values[0]_inferred__194/data_out[89]_i_1/O
                         net (fo=1, routed)           0.058    13.688    aes_inst/state[89]
    SLICE_X23Y269        FDCE                                         r  aes_inst/data_out_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    G23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.084    11.665    aes_inst/clk_IBUF_BUFG
    SLICE_X23Y269        FDCE                                         r  aes_inst/data_out_reg[89]/C
                         clock pessimism              0.306    11.971    
                         clock uncertainty           -0.035    11.936    
    SLICE_X23Y269        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.961    aes_inst/data_out_reg[89]
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                 -1.727    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 bus_inst/int_data_out_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/data_out_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 3.596ns (31.149%)  route 7.948ns (68.851%))
  Logic Levels:           34  (LUT2=4 LUT3=1 LUT5=1 LUT6=22 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.170ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.155ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.273     2.145    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y311        FDRE                                         r  bus_inst/int_data_out_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y311        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.225 r  bus_inst/int_data_out_reg[89]/Q
                         net (fo=33, routed)          0.242     2.467    bus_inst/Q[89]
    SLICE_X19Y312        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.616 r  bus_inst/g2_b7__14/O
                         net (fo=1, routed)           0.017     2.633    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7_2
    SLICE_X19Y312        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     2.693 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13/O
                         net (fo=1, routed)           0.000     2.693    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13_n_0
    SLICE_X19Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.721 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7/O
                         net (fo=8, routed)           0.330     3.051    bus_inst/p_11_out[7]
    SLICE_X22Y315        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.174 r  bus_inst/g0_b0__34_i_7/O
                         net (fo=2, routed)           0.107     3.281    bus_inst/g0_b0__34_i_7_n_0
    SLICE_X22Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.404 r  bus_inst/g0_b0__34_i_2/O
                         net (fo=32, routed)          0.243     3.646    bus_inst/aes_inst/input24_out[121]
    SLICE_X24Y315        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.770 r  bus_inst/g0_b6__34/O
                         net (fo=2, routed)           0.010     3.780    aes_inst/g3_b6__174_i_5_6
    SLICE_X24Y315        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     3.844 r  aes_inst/sbox_values[0]_inferred__70/g3_b0__164_i_16/O
                         net (fo=3, routed)           0.284     4.129    bus_inst/sbox_values[0]_inferred__84/g3_b6__184_i_38_0
    SLICE_X25Y317        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     4.181 r  bus_inst/g3_b6__174_i_5/O
                         net (fo=11, routed)          0.213     4.394    bus_inst/sbox_values[0]_inferred__66/g3_b6__174_i_8
    SLICE_X28Y319        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.518 r  bus_inst/g3_b0__163_i_15/O
                         net (fo=10, routed)          0.345     4.863    aes_inst/input21_out[31]
    SLICE_X29Y318        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.074     4.937 r  aes_inst/sbox_values[0]_inferred__86/g3_b0__163_i_5/O
                         net (fo=5, routed)           0.435     5.372    bus_inst/b28_in422_in[0]
    SLICE_X36Y315        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     5.518 r  bus_inst/g0_b0__63_i_9/O
                         net (fo=1, routed)           0.040     5.558    bus_inst/g0_b0__63_i_9_n_0
    SLICE_X36Y315        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.593 r  bus_inst/g0_b0__63_i_2/O
                         net (fo=32, routed)          0.433     6.026    bus_inst/aes_inst/input18_out[97]
    SLICE_X43Y314        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.174 r  bus_inst/g0_b6__63/O
                         net (fo=2, routed)           0.185     6.359    aes_inst/g0_b0__153_i_143_0
    SLICE_X42Y311        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     6.449 r  aes_inst/sbox_values[0]_inferred__99/g3_b0__166_i_16/O
                         net (fo=9, routed)           0.424     6.873    bus_inst/b303_in[6]
    SLICE_X37Y303        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     6.998 r  bus_inst/g3_b0__166_i_9/O
                         net (fo=13, routed)          0.450     7.449    aes_inst/input15_out[2]
    SLICE_X43Y301        MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.065     7.514 r  aes_inst/sbox_values[0]_inferred__104/g0_b0__87_i_20/O
                         net (fo=1, routed)           0.000     7.514    aes_inst/sbox_values[0]_inferred__104/g0_b0__87_i_20_n_0
    SLICE_X43Y301        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     7.540 r  aes_inst/sbox_values[0]_inferred__104/g0_b0__87_i_10/O
                         net (fo=5, routed)           0.192     7.732    bus_inst/b7_in255_in[2]
    SLICE_X42Y300        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     7.823 r  bus_inst/g3_b3__173_i_5/O
                         net (fo=1, routed)           0.272     8.095    bus_inst/g3_b3__173_i_5_n_0
    SLICE_X40Y298        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     8.192 r  bus_inst/g3_b3__173/O
                         net (fo=32, routed)          0.344     8.535    bus_inst/aes_inst/input12_out[51]
    SLICE_X37Y295        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     8.680 r  bus_inst/g3_b5__89/O
                         net (fo=1, routed)           0.116     8.796    aes_inst/g0_b0__107_i_6
    SLICE_X37Y294        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     8.948 r  aes_inst/sbox_values[0]_inferred__125/g0_b0__107_i_29/O
                         net (fo=11, routed)          0.242     9.191    bus_inst/b16_in207_in[5]
    SLICE_X32Y294        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     9.287 r  bus_inst/g0_b0__107_i_6/O
                         net (fo=32, routed)          0.392     9.679    bus_inst/aes_inst/input9_out[69]
    SLICE_X29Y293        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     9.831 r  bus_inst/g0_b7__107/O
                         net (fo=1, routed)           0.140     9.971    aes_inst/g0_b0__117_i_1_2
    SLICE_X28Y292        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    10.007 r  aes_inst/sbox_values[0]_inferred__143/g0_b0__116_i_7/O
                         net (fo=7, routed)           0.224    10.231    bus_inst/b0_in112_in[7]
    SLICE_X28Y286        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    10.353 r  bus_inst/g0_b0__117_i_1/O
                         net (fo=32, routed)          0.529    10.882    bus_inst/aes_inst/input6_out[16]
    SLICE_X30Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    11.005 r  bus_inst/g0_b7__117/O
                         net (fo=1, routed)           0.144    11.149    aes_inst/g0_b0__141_i_1_2
    SLICE_X30Y276        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    11.248 r  aes_inst/sbox_values[0]_inferred__153/g0_b0__140_i_7/O
                         net (fo=9, routed)           0.305    11.553    bus_inst/b18_in80_in[7]
    SLICE_X31Y271        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    11.705 r  bus_inst/g0_b0__141_i_1/O
                         net (fo=32, routed)          0.442    12.148    bus_inst/aes_inst/input3_out[80]
    SLICE_X30Y265        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123    12.271 r  bus_inst/g3_b7__141/O
                         net (fo=1, routed)           0.108    12.379    aes_inst/g0_b0__158_i_1_0
    SLICE_X30Y265        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    12.529 r  aes_inst/sbox_values[0]_inferred__177/g0_b0__158_i_8/O
                         net (fo=6, routed)           0.162    12.690    bus_inst/b19_in[7]
    SLICE_X26Y266        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035    12.725 r  bus_inst/g0_b0__158_i_10/O
                         net (fo=3, routed)           0.178    12.903    bus_inst/g0_b0__158_i_10_n_0
    SLICE_X24Y266        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146    13.049 r  bus_inst/g0_b0__158_i_4/O
                         net (fo=32, routed)          0.221    13.271    bus_inst/g0_b0__158_i_4_n_0
    SLICE_X21Y266        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089    13.360 r  bus_inst/g1_b4__158/O
                         net (fo=1, routed)           0.120    13.480    aes_inst/data_out_reg[92]_2
    SLICE_X21Y266        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152    13.632 r  aes_inst/sbox_values[0]_inferred__194/data_out[92]_i_1/O
                         net (fo=1, routed)           0.058    13.690    aes_inst/state[92]
    SLICE_X21Y266        FDCE                                         r  aes_inst/data_out_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    G23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.087    11.668    aes_inst/clk_IBUF_BUFG
    SLICE_X21Y266        FDCE                                         r  aes_inst/data_out_reg[92]/C
                         clock pessimism              0.306    11.974    
                         clock uncertainty           -0.035    11.939    
    SLICE_X21Y266        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.964    aes_inst/data_out_reg[92]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -13.690    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 bus_inst/int_data_out_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/data_out_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 3.694ns (32.021%)  route 7.842ns (67.979%))
  Logic Levels:           38  (LUT2=7 LUT5=2 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.170ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.155ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.273     2.145    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y311        FDRE                                         r  bus_inst/int_data_out_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y311        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.225 r  bus_inst/int_data_out_reg[89]/Q
                         net (fo=33, routed)          0.242     2.467    bus_inst/Q[89]
    SLICE_X19Y312        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.616 r  bus_inst/g2_b7__14/O
                         net (fo=1, routed)           0.017     2.633    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7_2
    SLICE_X19Y312        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     2.693 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13/O
                         net (fo=1, routed)           0.000     2.693    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13_n_0
    SLICE_X19Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.721 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7/O
                         net (fo=8, routed)           0.330     3.051    bus_inst/p_11_out[7]
    SLICE_X22Y315        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.174 r  bus_inst/g0_b0__34_i_7/O
                         net (fo=2, routed)           0.107     3.281    bus_inst/g0_b0__34_i_7_n_0
    SLICE_X22Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.404 r  bus_inst/g0_b0__34_i_2/O
                         net (fo=32, routed)          0.122     3.526    bus_inst/aes_inst/input24_out[121]
    SLICE_X23Y315        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.671 r  bus_inst/g1_b7__34/O
                         net (fo=1, routed)           0.101     3.772    aes_inst/g0_b0__50_i_7_1
    SLICE_X23Y315        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.896 r  aes_inst/sbox_values[0]_inferred__70/g0_b0__47_i_9/O
                         net (fo=7, routed)           0.213     4.109    bus_inst/g0_b0__50_i_2_0[6]
    SLICE_X25Y318        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     4.146 r  bus_inst/g0_b0__50_i_7/O
                         net (fo=3, routed)           0.166     4.312    bus_inst/g0_b0__50_i_7_n_0
    SLICE_X27Y318        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.401 r  bus_inst/g0_b0__50_i_2/O
                         net (fo=32, routed)          0.328     4.729    bus_inst/aes_inst/input21_out[121]
    SLICE_X31Y319        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.819 r  bus_inst/g0_b5__50/O
                         net (fo=2, routed)           0.192     5.011    aes_inst/g0_b0__153_i_176_6
    SLICE_X34Y320        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     5.134 r  aes_inst/sbox_values[0]_inferred__86/g0_b0__63_i_17/O
                         net (fo=9, routed)           0.282     5.416    bus_inst/b28_in422_in[5]
    SLICE_X36Y316        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.539 r  bus_inst/g0_b0__64_i_6/O
                         net (fo=32, routed)          0.330     5.869    bus_inst/g0_b0__64_i_6_n_0
    SLICE_X38Y313        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     6.017 r  bus_inst/g3_b7__64/O
                         net (fo=1, routed)           0.135     6.152    aes_inst/g0_b0__73_i_1_3
    SLICE_X38Y313        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.241 r  aes_inst/sbox_values[0]_inferred__100/g0_b0__72_i_7/O
                         net (fo=7, routed)           0.214     6.455    bus_inst/b9_in320_in[7]
    SLICE_X37Y307        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.546 r  bus_inst/g0_b0__72_i_8/O
                         net (fo=3, routed)           0.145     6.691    bus_inst/g0_b0__72_i_8_n_0
    SLICE_X38Y306        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     6.814 r  bus_inst/g0_b0__72_i_4/O
                         net (fo=32, routed)          0.281     7.095    bus_inst/aes_inst/input15_out[43]
    SLICE_X41Y306        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     7.240 r  bus_inst/g3_b5__72/O
                         net (fo=2, routed)           0.353     7.593    aes_inst/g0_b0__153_i_104
    SLICE_X41Y302        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.715 r  aes_inst/sbox_values[0]_inferred__108/g0_b0__87_i_17/O
                         net (fo=9, routed)           0.291     8.006    bus_inst/b10_in262_in[5]
    SLICE_X38Y299        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     8.129 r  bus_inst/g0_b0__88_i_6/O
                         net (fo=32, routed)          0.451     8.581    bus_inst/aes_inst/input12_out[45]
    SLICE_X32Y298        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.147     8.728 r  bus_inst/g1_b7__88/O
                         net (fo=1, routed)           0.105     8.833    aes_inst/g0_b0__106_i_1_5
    SLICE_X32Y296        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     8.979 r  aes_inst/sbox_values[0]_inferred__124/g0_b0__103_i_9/O
                         net (fo=7, routed)           0.221     9.199    bus_inst/b10_in198_in[7]
    SLICE_X31Y293        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     9.236 r  bus_inst/g0_b0__106_i_7/O
                         net (fo=3, routed)           0.187     9.423    bus_inst/g0_b0__106_i_7_n_0
    SLICE_X31Y292        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     9.474 r  bus_inst/g0_b0__106_i_2/O
                         net (fo=32, routed)          0.423     9.897    bus_inst/aes_inst/input9_out[57]
    SLICE_X31Y285        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.987 r  bus_inst/g0_b7__106/O
                         net (fo=1, routed)           0.048    10.035    aes_inst/g0_b0__129_i_1_2
    SLICE_X31Y285        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    10.088 r  aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_7/O
                         net (fo=8, routed)           0.243    10.331    bus_inst/b27_in160_in[7]
    SLICE_X34Y284        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    10.382 r  bus_inst/g0_b0__128_i_8/O
                         net (fo=2, routed)           0.213    10.594    bus_inst/g0_b0__128_i_8_n_0
    SLICE_X33Y281        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    10.742 r  bus_inst/g0_b0__128_i_2/O
                         net (fo=32, routed)          0.177    10.920    bus_inst/aes_inst/input6_out[105]
    SLICE_X31Y281        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    11.044 r  bus_inst/g3_b7__128/O
                         net (fo=1, routed)           0.198    11.242    aes_inst/g0_b0__136_i_1_4
    SLICE_X28Y279        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    11.341 r  aes_inst/sbox_values[0]_inferred__164/g0_b0__136_i_7/O
                         net (fo=9, routed)           0.099    11.440    bus_inst/b9_in64_in[7]
    SLICE_X27Y279        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    11.491 r  bus_inst/g0_b0__136_i_9/O
                         net (fo=3, routed)           0.161    11.652    bus_inst/g0_b0__136_i_9_n_0
    SLICE_X26Y279        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.702 r  bus_inst/g0_b0__136_i_2/O
                         net (fo=32, routed)          0.288    11.990    bus_inst/aes_inst/input3_out[41]
    SLICE_X24Y277        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089    12.079 r  bus_inst/g1_b7__136/O
                         net (fo=1, routed)           0.243    12.322    aes_inst/g0_b0__147_i_7_1
    SLICE_X23Y274        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088    12.410 r  aes_inst/sbox_values[0]_inferred__172/g0_b0__154_i_7/O
                         net (fo=6, routed)           0.150    12.560    bus_inst/b10_in[7]
    SLICE_X22Y275        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050    12.610 r  bus_inst/g0_b0__154_i_9/O
                         net (fo=3, routed)           0.260    12.871    bus_inst/g0_b0__154_i_9_n_0
    SLICE_X23Y271        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088    12.959 r  bus_inst/g0_b0__154_i_5/O
                         net (fo=32, routed)          0.214    13.172    bus_inst/g0_b0__154_i_5_n_0
    SLICE_X20Y272        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123    13.295 r  bus_inst/g1_b4__154/O
                         net (fo=1, routed)           0.200    13.495    aes_inst/data_out_reg[60]_0
    SLICE_X21Y272        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    13.532 r  aes_inst/sbox_values[0]_inferred__190/data_out[60]_i_2/O
                         net (fo=1, routed)           0.040    13.572    bus_inst/data_out_reg[60]
    SLICE_X21Y272        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037    13.609 r  bus_inst/data_out[60]_i_1/O
                         net (fo=1, routed)           0.072    13.681    aes_inst/data_out_reg[127]_0[51]
    SLICE_X21Y272        FDCE                                         r  aes_inst/data_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    G23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.079    11.660    aes_inst/clk_IBUF_BUFG
    SLICE_X21Y272        FDCE                                         r  aes_inst/data_out_reg[60]/C
                         clock pessimism              0.306    11.966    
                         clock uncertainty           -0.035    11.931    
    SLICE_X21Y272        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.956    aes_inst/data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 bus_inst/int_data_out_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/data_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.542ns  (logic 3.876ns (33.581%)  route 7.666ns (66.419%))
  Logic Levels:           39  (LUT2=6 LUT5=3 LUT6=24 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.170ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.155ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.273     2.145    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y311        FDRE                                         r  bus_inst/int_data_out_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y311        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.225 r  bus_inst/int_data_out_reg[89]/Q
                         net (fo=33, routed)          0.242     2.467    bus_inst/Q[89]
    SLICE_X19Y312        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.616 r  bus_inst/g2_b7__14/O
                         net (fo=1, routed)           0.017     2.633    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7_2
    SLICE_X19Y312        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     2.693 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13/O
                         net (fo=1, routed)           0.000     2.693    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13_n_0
    SLICE_X19Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.721 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7/O
                         net (fo=8, routed)           0.330     3.051    bus_inst/p_11_out[7]
    SLICE_X22Y315        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.174 r  bus_inst/g0_b0__34_i_7/O
                         net (fo=2, routed)           0.107     3.281    bus_inst/g0_b0__34_i_7_n_0
    SLICE_X22Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.404 r  bus_inst/g0_b0__34_i_2/O
                         net (fo=32, routed)          0.122     3.526    bus_inst/aes_inst/input24_out[121]
    SLICE_X23Y315        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.671 r  bus_inst/g1_b7__34/O
                         net (fo=1, routed)           0.101     3.772    aes_inst/g0_b0__50_i_7_1
    SLICE_X23Y315        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.896 r  aes_inst/sbox_values[0]_inferred__70/g0_b0__47_i_9/O
                         net (fo=7, routed)           0.213     4.109    bus_inst/g0_b0__50_i_2_0[6]
    SLICE_X25Y318        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     4.146 r  bus_inst/g0_b0__50_i_7/O
                         net (fo=3, routed)           0.166     4.312    bus_inst/g0_b0__50_i_7_n_0
    SLICE_X27Y318        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.401 r  bus_inst/g0_b0__50_i_2/O
                         net (fo=32, routed)          0.328     4.729    bus_inst/aes_inst/input21_out[121]
    SLICE_X31Y319        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.819 r  bus_inst/g0_b5__50/O
                         net (fo=2, routed)           0.192     5.011    aes_inst/g0_b0__153_i_176_6
    SLICE_X34Y320        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     5.134 r  aes_inst/sbox_values[0]_inferred__86/g0_b0__63_i_17/O
                         net (fo=9, routed)           0.282     5.416    bus_inst/b28_in422_in[5]
    SLICE_X36Y316        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.539 r  bus_inst/g0_b0__64_i_6/O
                         net (fo=32, routed)          0.330     5.869    bus_inst/g0_b0__64_i_6_n_0
    SLICE_X38Y313        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     6.017 r  bus_inst/g3_b7__64/O
                         net (fo=1, routed)           0.135     6.152    aes_inst/g0_b0__73_i_1_3
    SLICE_X38Y313        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.241 r  aes_inst/sbox_values[0]_inferred__100/g0_b0__72_i_7/O
                         net (fo=7, routed)           0.214     6.455    bus_inst/b9_in320_in[7]
    SLICE_X37Y307        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.546 r  bus_inst/g0_b0__72_i_8/O
                         net (fo=3, routed)           0.145     6.691    bus_inst/g0_b0__72_i_8_n_0
    SLICE_X38Y306        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     6.814 r  bus_inst/g0_b0__72_i_4/O
                         net (fo=32, routed)          0.281     7.095    bus_inst/aes_inst/input15_out[43]
    SLICE_X41Y306        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     7.240 r  bus_inst/g3_b5__72/O
                         net (fo=2, routed)           0.353     7.593    aes_inst/g0_b0__153_i_104
    SLICE_X41Y302        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.715 r  aes_inst/sbox_values[0]_inferred__108/g0_b0__87_i_17/O
                         net (fo=9, routed)           0.291     8.006    bus_inst/b10_in262_in[5]
    SLICE_X38Y299        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     8.129 r  bus_inst/g0_b0__88_i_6/O
                         net (fo=32, routed)          0.451     8.581    bus_inst/aes_inst/input12_out[45]
    SLICE_X32Y298        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.147     8.728 r  bus_inst/g1_b7__88/O
                         net (fo=1, routed)           0.105     8.833    aes_inst/g0_b0__106_i_1_5
    SLICE_X32Y296        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     8.979 r  aes_inst/sbox_values[0]_inferred__124/g0_b0__103_i_9/O
                         net (fo=7, routed)           0.221     9.199    bus_inst/b10_in198_in[7]
    SLICE_X31Y293        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     9.236 r  bus_inst/g0_b0__106_i_7/O
                         net (fo=3, routed)           0.150     9.386    bus_inst/g0_b0__106_i_7_n_0
    SLICE_X31Y292        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.510 r  bus_inst/g0_b0__106_i_4/O
                         net (fo=32, routed)          0.321     9.831    bus_inst/aes_inst/input9_out[59]
    SLICE_X31Y284        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.983 r  bus_inst/g0_b4__106/O
                         net (fo=1, routed)           0.014     9.997    aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_12_0
    SLICE_X31Y284        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.059    10.056 r  aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_20/O
                         net (fo=1, routed)           0.000    10.056    aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_20_n_0
    SLICE_X31Y284        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028    10.084 r  aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_12/O
                         net (fo=4, routed)           0.207    10.291    bus_inst/b27_in160_in[4]
    SLICE_X33Y282        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    10.415 r  bus_inst/g0_b0__127_i_25/O
                         net (fo=2, routed)           0.165    10.580    bus_inst/g0_b0__127_i_25_n_0
    SLICE_X33Y280        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050    10.630 r  bus_inst/g0_b0__127_i_5/O
                         net (fo=32, routed)          0.295    10.925    bus_inst/aes_inst/input6_out[100]
    SLICE_X28Y281        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098    11.023 r  bus_inst/g0_b7__127/O
                         net (fo=1, routed)           0.196    11.219    aes_inst/g0_b0__133_i_1_6
    SLICE_X28Y279        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089    11.308 r  aes_inst/sbox_values[0]_inferred__163/g0_b0__133_i_7/O
                         net (fo=7, routed)           0.241    11.549    bus_inst/b47_in[7]
    SLICE_X26Y280        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    11.622 r  bus_inst/g0_b0__133_i_8/O
                         net (fo=3, routed)           0.213    11.836    bus_inst/g0_b0__133_i_8_n_0
    SLICE_X25Y277        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052    11.888 r  bus_inst/g0_b0__133_i_5/O
                         net (fo=32, routed)          0.411    12.299    bus_inst/aes_inst/input3_out[20]
    SLICE_X23Y265        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125    12.424 r  bus_inst/g3_b4__133/O
                         net (fo=1, routed)           0.011    12.435    aes_inst/g0_b0__151_i_12_2
    SLICE_X23Y265        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065    12.500 r  aes_inst/sbox_values[0]_inferred__169/g0_b0__148_i_79/O
                         net (fo=2, routed)           0.000    12.500    aes_inst/g3_b4__133
    SLICE_X23Y265        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028    12.528 r  aes_inst/sbox_values[0]_inferred__169/g0_b0__148_i_30/O
                         net (fo=4, routed)           0.265    12.793    bus_inst/b18_in[4]
    SLICE_X24Y266        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147    12.940 r  bus_inst/g0_b0__148_i_6/O
                         net (fo=32, routed)          0.277    13.217    bus_inst/g0_b0__148_i_6_n_0
    SLICE_X26Y269        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050    13.267 r  bus_inst/g1_b5__148/O
                         net (fo=1, routed)           0.135    13.402    aes_inst/data_out_reg[13]_0
    SLICE_X26Y268        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    13.499 r  aes_inst/sbox_values[0]_inferred__184/data_out[13]_i_2/O
                         net (fo=1, routed)           0.089    13.588    bus_inst/data_out_reg[13]
    SLICE_X26Y268        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    13.638 r  bus_inst/data_out[13]_i_1/O
                         net (fo=1, routed)           0.049    13.687    aes_inst/data_out_reg[127]_0[13]
    SLICE_X26Y268        FDCE                                         r  aes_inst/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    G23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.086    11.667    aes_inst/clk_IBUF_BUFG
    SLICE_X26Y268        FDCE                                         r  aes_inst/data_out_reg[13]/C
                         clock pessimism              0.306    11.973    
                         clock uncertainty           -0.035    11.937    
    SLICE_X26Y268        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.962    aes_inst/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                         -13.687    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.724ns  (required time - arrival time)
  Source:                 bus_inst/int_data_out_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/data_out_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.534ns  (logic 3.736ns (32.391%)  route 7.798ns (67.609%))
  Logic Levels:           36  (LUT2=5 LUT5=2 LUT6=25 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.170ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.155ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.273     2.145    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y311        FDRE                                         r  bus_inst/int_data_out_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y311        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.225 r  bus_inst/int_data_out_reg[89]/Q
                         net (fo=33, routed)          0.242     2.467    bus_inst/Q[89]
    SLICE_X19Y312        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.616 r  bus_inst/g2_b7__14/O
                         net (fo=1, routed)           0.017     2.633    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7_2
    SLICE_X19Y312        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     2.693 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13/O
                         net (fo=1, routed)           0.000     2.693    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13_n_0
    SLICE_X19Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.721 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7/O
                         net (fo=8, routed)           0.330     3.051    bus_inst/p_11_out[7]
    SLICE_X22Y315        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.174 r  bus_inst/g0_b0__34_i_7/O
                         net (fo=2, routed)           0.107     3.281    bus_inst/g0_b0__34_i_7_n_0
    SLICE_X22Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.404 r  bus_inst/g0_b0__34_i_2/O
                         net (fo=32, routed)          0.122     3.526    bus_inst/aes_inst/input24_out[121]
    SLICE_X23Y315        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.671 r  bus_inst/g1_b7__34/O
                         net (fo=1, routed)           0.101     3.772    aes_inst/g0_b0__50_i_7_1
    SLICE_X23Y315        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.896 r  aes_inst/sbox_values[0]_inferred__70/g0_b0__47_i_9/O
                         net (fo=7, routed)           0.213     4.109    bus_inst/g0_b0__50_i_2_0[6]
    SLICE_X25Y318        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     4.146 r  bus_inst/g0_b0__50_i_7/O
                         net (fo=3, routed)           0.166     4.312    bus_inst/g0_b0__50_i_7_n_0
    SLICE_X27Y318        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.401 r  bus_inst/g0_b0__50_i_2/O
                         net (fo=32, routed)          0.328     4.729    bus_inst/aes_inst/input21_out[121]
    SLICE_X31Y319        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.819 r  bus_inst/g0_b5__50/O
                         net (fo=2, routed)           0.192     5.011    aes_inst/g0_b0__153_i_176_6
    SLICE_X34Y320        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     5.134 r  aes_inst/sbox_values[0]_inferred__86/g0_b0__63_i_17/O
                         net (fo=9, routed)           0.282     5.416    bus_inst/b28_in422_in[5]
    SLICE_X36Y316        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.539 r  bus_inst/g0_b0__64_i_6/O
                         net (fo=32, routed)          0.330     5.869    bus_inst/g0_b0__64_i_6_n_0
    SLICE_X38Y313        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     6.017 r  bus_inst/g3_b7__64/O
                         net (fo=1, routed)           0.135     6.152    aes_inst/g0_b0__73_i_1_3
    SLICE_X38Y313        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.241 r  aes_inst/sbox_values[0]_inferred__100/g0_b0__72_i_7/O
                         net (fo=7, routed)           0.214     6.455    bus_inst/b9_in320_in[7]
    SLICE_X37Y307        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.546 r  bus_inst/g0_b0__72_i_8/O
                         net (fo=3, routed)           0.145     6.691    bus_inst/g0_b0__72_i_8_n_0
    SLICE_X38Y306        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     6.814 r  bus_inst/g0_b0__72_i_4/O
                         net (fo=32, routed)          0.281     7.095    bus_inst/aes_inst/input15_out[43]
    SLICE_X41Y306        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     7.240 r  bus_inst/g3_b5__72/O
                         net (fo=2, routed)           0.353     7.593    aes_inst/g0_b0__153_i_104
    SLICE_X41Y302        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.715 r  aes_inst/sbox_values[0]_inferred__108/g0_b0__87_i_17/O
                         net (fo=9, routed)           0.291     8.006    bus_inst/b10_in262_in[5]
    SLICE_X38Y299        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     8.129 r  bus_inst/g0_b0__88_i_6/O
                         net (fo=32, routed)          0.451     8.581    bus_inst/aes_inst/input12_out[45]
    SLICE_X32Y298        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.147     8.728 r  bus_inst/g1_b7__88/O
                         net (fo=1, routed)           0.105     8.833    aes_inst/g0_b0__106_i_1_5
    SLICE_X32Y296        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     8.979 r  aes_inst/sbox_values[0]_inferred__124/g0_b0__103_i_9/O
                         net (fo=7, routed)           0.221     9.199    bus_inst/b10_in198_in[7]
    SLICE_X31Y293        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     9.236 r  bus_inst/g0_b0__106_i_7/O
                         net (fo=3, routed)           0.187     9.423    bus_inst/g0_b0__106_i_7_n_0
    SLICE_X31Y292        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     9.474 r  bus_inst/g0_b0__106_i_2/O
                         net (fo=32, routed)          0.423     9.897    bus_inst/aes_inst/input9_out[57]
    SLICE_X31Y285        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.987 r  bus_inst/g0_b7__106/O
                         net (fo=1, routed)           0.048    10.035    aes_inst/g0_b0__129_i_1_2
    SLICE_X31Y285        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    10.088 r  aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_7/O
                         net (fo=8, routed)           0.243    10.331    bus_inst/b27_in160_in[7]
    SLICE_X34Y284        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    10.382 r  bus_inst/g0_b0__128_i_8/O
                         net (fo=2, routed)           0.213    10.594    bus_inst/g0_b0__128_i_8_n_0
    SLICE_X33Y281        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    10.742 r  bus_inst/g0_b0__128_i_2/O
                         net (fo=32, routed)          0.276    11.019    bus_inst/aes_inst/input6_out[105]
    SLICE_X32Y280        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098    11.117 r  bus_inst/g2_b0__128/O
                         net (fo=1, routed)           0.009    11.126    aes_inst/sbox_values[0]_inferred__164/g0_b0__135_i_9_0
    SLICE_X32Y280        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056    11.182 r  aes_inst/sbox_values[0]_inferred__164/g0_b0__135_i_39/O
                         net (fo=1, routed)           0.000    11.182    aes_inst/sbox_values[0]_inferred__164/g0_b0__135_i_39_n_0
    SLICE_X32Y280        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026    11.208 r  aes_inst/sbox_values[0]_inferred__164/g0_b0__135_i_9/O
                         net (fo=5, routed)           0.332    11.540    bus_inst/b9_in64_in[0]
    SLICE_X28Y279        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148    11.688 r  bus_inst/g0_b0__138_i_1/O
                         net (fo=32, routed)          0.435    12.123    bus_inst/aes_inst/input3_out[56]
    SLICE_X25Y270        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    12.271 r  bus_inst/g1_b6__138/O
                         net (fo=2, routed)           0.274    12.545    aes_inst/data_out[71]_i_8_1
    SLICE_X21Y268        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    12.668 r  aes_inst/sbox_values[0]_inferred__174/data_out[71]_i_16/O
                         net (fo=1, routed)           0.112    12.780    bus_inst/sbox_values[0]_inferred__191/data_out[71]_i_2_4
    SLICE_X21Y267        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150    12.930 r  bus_inst/data_out[71]_i_8/O
                         net (fo=8, routed)           0.467    13.397    aes_inst/data_out_reg[64]_3
    SLICE_X31Y270        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090    13.487 r  aes_inst/sbox_values[0]_inferred__191/data_out[65]_i_2/O
                         net (fo=1, routed)           0.095    13.582    bus_inst/data_out_reg[65]
    SLICE_X31Y270        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    13.621 r  bus_inst/data_out[65]_i_1/O
                         net (fo=1, routed)           0.058    13.679    aes_inst/data_out_reg[127]_0[56]
    SLICE_X31Y270        FDCE                                         r  aes_inst/data_out_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    G23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.078    11.659    aes_inst/clk_IBUF_BUFG
    SLICE_X31Y270        FDCE                                         r  aes_inst/data_out_reg[65]/C
                         clock pessimism              0.306    11.965    
                         clock uncertainty           -0.035    11.930    
    SLICE_X31Y270        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.955    aes_inst/data_out_reg[65]
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                         -13.679    
  -------------------------------------------------------------------
                         slack                                 -1.724    

Slack (VIOLATED) :        -1.724ns  (required time - arrival time)
  Source:                 bus_inst/int_data_out_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/data_out_reg[75]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.539ns  (logic 3.825ns (33.149%)  route 7.714ns (66.851%))
  Logic Levels:           38  (LUT2=6 LUT5=3 LUT6=25 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 11.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.170ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.273     2.145    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y311        FDRE                                         r  bus_inst/int_data_out_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y311        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.225 r  bus_inst/int_data_out_reg[89]/Q
                         net (fo=33, routed)          0.242     2.467    bus_inst/Q[89]
    SLICE_X19Y312        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.616 r  bus_inst/g2_b7__14/O
                         net (fo=1, routed)           0.017     2.633    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7_2
    SLICE_X19Y312        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     2.693 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13/O
                         net (fo=1, routed)           0.000     2.693    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13_n_0
    SLICE_X19Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.721 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7/O
                         net (fo=8, routed)           0.330     3.051    bus_inst/p_11_out[7]
    SLICE_X22Y315        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.174 r  bus_inst/g0_b0__34_i_7/O
                         net (fo=2, routed)           0.107     3.281    bus_inst/g0_b0__34_i_7_n_0
    SLICE_X22Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.404 r  bus_inst/g0_b0__34_i_2/O
                         net (fo=32, routed)          0.122     3.526    bus_inst/aes_inst/input24_out[121]
    SLICE_X23Y315        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.671 r  bus_inst/g1_b7__34/O
                         net (fo=1, routed)           0.101     3.772    aes_inst/g0_b0__50_i_7_1
    SLICE_X23Y315        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.896 r  aes_inst/sbox_values[0]_inferred__70/g0_b0__47_i_9/O
                         net (fo=7, routed)           0.213     4.109    bus_inst/g0_b0__50_i_2_0[6]
    SLICE_X25Y318        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     4.146 r  bus_inst/g0_b0__50_i_7/O
                         net (fo=3, routed)           0.166     4.312    bus_inst/g0_b0__50_i_7_n_0
    SLICE_X27Y318        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.401 r  bus_inst/g0_b0__50_i_2/O
                         net (fo=32, routed)          0.328     4.729    bus_inst/aes_inst/input21_out[121]
    SLICE_X31Y319        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.819 r  bus_inst/g0_b5__50/O
                         net (fo=2, routed)           0.192     5.011    aes_inst/g0_b0__153_i_176_6
    SLICE_X34Y320        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     5.134 r  aes_inst/sbox_values[0]_inferred__86/g0_b0__63_i_17/O
                         net (fo=9, routed)           0.282     5.416    bus_inst/b28_in422_in[5]
    SLICE_X36Y316        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.539 r  bus_inst/g0_b0__64_i_6/O
                         net (fo=32, routed)          0.330     5.869    bus_inst/g0_b0__64_i_6_n_0
    SLICE_X38Y313        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     6.017 r  bus_inst/g3_b7__64/O
                         net (fo=1, routed)           0.135     6.152    aes_inst/g0_b0__73_i_1_3
    SLICE_X38Y313        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.241 r  aes_inst/sbox_values[0]_inferred__100/g0_b0__72_i_7/O
                         net (fo=7, routed)           0.214     6.455    bus_inst/b9_in320_in[7]
    SLICE_X37Y307        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.546 r  bus_inst/g0_b0__72_i_8/O
                         net (fo=3, routed)           0.145     6.691    bus_inst/g0_b0__72_i_8_n_0
    SLICE_X38Y306        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     6.814 r  bus_inst/g0_b0__72_i_4/O
                         net (fo=32, routed)          0.281     7.095    bus_inst/aes_inst/input15_out[43]
    SLICE_X41Y306        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     7.240 r  bus_inst/g3_b5__72/O
                         net (fo=2, routed)           0.353     7.593    aes_inst/g0_b0__153_i_104
    SLICE_X41Y302        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.715 r  aes_inst/sbox_values[0]_inferred__108/g0_b0__87_i_17/O
                         net (fo=9, routed)           0.291     8.006    bus_inst/b10_in262_in[5]
    SLICE_X38Y299        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     8.129 r  bus_inst/g0_b0__88_i_6/O
                         net (fo=32, routed)          0.451     8.581    bus_inst/aes_inst/input12_out[45]
    SLICE_X32Y298        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.147     8.728 r  bus_inst/g1_b7__88/O
                         net (fo=1, routed)           0.105     8.833    aes_inst/g0_b0__106_i_1_5
    SLICE_X32Y296        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     8.979 r  aes_inst/sbox_values[0]_inferred__124/g0_b0__103_i_9/O
                         net (fo=7, routed)           0.221     9.199    bus_inst/b10_in198_in[7]
    SLICE_X31Y293        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     9.236 r  bus_inst/g0_b0__106_i_7/O
                         net (fo=3, routed)           0.187     9.423    bus_inst/g0_b0__106_i_7_n_0
    SLICE_X31Y292        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     9.474 r  bus_inst/g0_b0__106_i_2/O
                         net (fo=32, routed)          0.423     9.897    bus_inst/aes_inst/input9_out[57]
    SLICE_X31Y285        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.987 r  bus_inst/g0_b7__106/O
                         net (fo=1, routed)           0.048    10.035    aes_inst/g0_b0__129_i_1_2
    SLICE_X31Y285        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    10.088 r  aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_7/O
                         net (fo=8, routed)           0.243    10.331    bus_inst/b27_in160_in[7]
    SLICE_X34Y284        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    10.382 r  bus_inst/g0_b0__128_i_8/O
                         net (fo=2, routed)           0.213    10.594    bus_inst/g0_b0__128_i_8_n_0
    SLICE_X33Y281        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    10.742 r  bus_inst/g0_b0__128_i_2/O
                         net (fo=32, routed)          0.335    11.078    bus_inst/aes_inst/input6_out[105]
    SLICE_X30Y276        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    11.201 r  bus_inst/g1_b2__128/O
                         net (fo=1, routed)           0.010    11.211    aes_inst/sbox_values[0]_inferred__164/g0_b0__135_i_18_1
    SLICE_X30Y276        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057    11.268 r  aes_inst/sbox_values[0]_inferred__164/g0_b0__135_i_55/O
                         net (fo=1, routed)           0.000    11.268    aes_inst/sbox_values[0]_inferred__164/g0_b0__135_i_55_n_0
    SLICE_X30Y276        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026    11.294 r  aes_inst/sbox_values[0]_inferred__164/g0_b0__135_i_18/O
                         net (fo=5, routed)           0.309    11.603    bus_inst/b9_in64_in[2]
    SLICE_X26Y279        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    11.699 r  bus_inst/g0_b0__135_i_3/O
                         net (fo=32, routed)          0.340    12.039    bus_inst/aes_inst/input3_out[34]
    SLICE_X24Y282        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097    12.136 r  bus_inst/g3_b7__135/O
                         net (fo=1, routed)           0.144    12.280    aes_inst/g0_b0__156_i_1
    SLICE_X24Y283        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    12.377 r  aes_inst/sbox_values[0]_inferred__171/g0_b0__156_i_7/O
                         net (fo=6, routed)           0.258    12.635    bus_inst/data_out_reg[31]_0
    SLICE_X23Y279        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037    12.672 r  bus_inst/g0_b0__156_i_9/O
                         net (fo=3, routed)           0.053    12.725    bus_inst/g0_b0__156_i_9_n_0
    SLICE_X23Y279        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    12.815 r  bus_inst/g0_b0__156_i_2/O
                         net (fo=32, routed)          0.293    13.108    bus_inst/g0_b0__156_i_2_n_0
    SLICE_X22Y278        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    13.231 r  bus_inst/g0_b3__156/O
                         net (fo=1, routed)           0.089    13.320    aes_inst/data_out_reg[75]_1
    SLICE_X22Y279        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    13.419 r  aes_inst/sbox_values[0]_inferred__192/data_out[75]_i_2/O
                         net (fo=1, routed)           0.094    13.513    bus_inst/data_out_reg[75]
    SLICE_X22Y279        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122    13.635 r  bus_inst/data_out[75]_i_1/O
                         net (fo=1, routed)           0.049    13.684    aes_inst/data_out_reg[127]_0[66]
    SLICE_X22Y279        FDCE                                         r  aes_inst/data_out_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    G23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.084    11.665    aes_inst/clk_IBUF_BUFG
    SLICE_X22Y279        FDCE                                         r  aes_inst/data_out_reg[75]/C
                         clock pessimism              0.306    11.971    
                         clock uncertainty           -0.035    11.936    
    SLICE_X22Y279        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.961    aes_inst/data_out_reg[75]
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                         -13.684    
  -------------------------------------------------------------------
                         slack                                 -1.724    

Slack (VIOLATED) :        -1.720ns  (required time - arrival time)
  Source:                 bus_inst/int_data_out_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/data_out_reg[100]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 3.705ns (32.118%)  route 7.831ns (67.882%))
  Logic Levels:           35  (LUT2=4 LUT5=2 LUT6=26 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 11.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.170ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.273     2.145    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y311        FDRE                                         r  bus_inst/int_data_out_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y311        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.225 r  bus_inst/int_data_out_reg[89]/Q
                         net (fo=33, routed)          0.242     2.467    bus_inst/Q[89]
    SLICE_X19Y312        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.616 r  bus_inst/g2_b7__14/O
                         net (fo=1, routed)           0.017     2.633    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7_2
    SLICE_X19Y312        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     2.693 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13/O
                         net (fo=1, routed)           0.000     2.693    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13_n_0
    SLICE_X19Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.721 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7/O
                         net (fo=8, routed)           0.330     3.051    bus_inst/p_11_out[7]
    SLICE_X22Y315        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.174 r  bus_inst/g0_b0__34_i_7/O
                         net (fo=2, routed)           0.107     3.281    bus_inst/g0_b0__34_i_7_n_0
    SLICE_X22Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.404 r  bus_inst/g0_b0__34_i_2/O
                         net (fo=32, routed)          0.122     3.526    bus_inst/aes_inst/input24_out[121]
    SLICE_X23Y315        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.671 r  bus_inst/g1_b7__34/O
                         net (fo=1, routed)           0.101     3.772    aes_inst/g0_b0__50_i_7_1
    SLICE_X23Y315        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.896 r  aes_inst/sbox_values[0]_inferred__70/g0_b0__47_i_9/O
                         net (fo=7, routed)           0.213     4.109    bus_inst/g0_b0__50_i_2_0[6]
    SLICE_X25Y318        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     4.146 r  bus_inst/g0_b0__50_i_7/O
                         net (fo=3, routed)           0.166     4.312    bus_inst/g0_b0__50_i_7_n_0
    SLICE_X27Y318        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.401 r  bus_inst/g0_b0__50_i_2/O
                         net (fo=32, routed)          0.328     4.729    bus_inst/aes_inst/input21_out[121]
    SLICE_X31Y319        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.819 r  bus_inst/g0_b5__50/O
                         net (fo=2, routed)           0.192     5.011    aes_inst/g0_b0__153_i_176_6
    SLICE_X34Y320        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     5.134 r  aes_inst/sbox_values[0]_inferred__86/g0_b0__63_i_17/O
                         net (fo=9, routed)           0.282     5.416    bus_inst/b28_in422_in[5]
    SLICE_X36Y316        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.539 r  bus_inst/g0_b0__64_i_6/O
                         net (fo=32, routed)          0.330     5.869    bus_inst/g0_b0__64_i_6_n_0
    SLICE_X38Y313        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     6.017 r  bus_inst/g3_b7__64/O
                         net (fo=1, routed)           0.135     6.152    aes_inst/g0_b0__73_i_1_3
    SLICE_X38Y313        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.241 r  aes_inst/sbox_values[0]_inferred__100/g0_b0__72_i_7/O
                         net (fo=7, routed)           0.214     6.455    bus_inst/b9_in320_in[7]
    SLICE_X37Y307        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.546 r  bus_inst/g0_b0__72_i_8/O
                         net (fo=3, routed)           0.145     6.691    bus_inst/g0_b0__72_i_8_n_0
    SLICE_X38Y306        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     6.814 r  bus_inst/g0_b0__72_i_4/O
                         net (fo=32, routed)          0.281     7.095    bus_inst/aes_inst/input15_out[43]
    SLICE_X41Y306        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     7.240 r  bus_inst/g3_b5__72/O
                         net (fo=2, routed)           0.353     7.593    aes_inst/g0_b0__153_i_104
    SLICE_X41Y302        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.715 r  aes_inst/sbox_values[0]_inferred__108/g0_b0__87_i_17/O
                         net (fo=9, routed)           0.291     8.006    bus_inst/b10_in262_in[5]
    SLICE_X38Y299        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     8.129 r  bus_inst/g0_b0__88_i_6/O
                         net (fo=32, routed)          0.451     8.581    bus_inst/aes_inst/input12_out[45]
    SLICE_X32Y298        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.147     8.728 r  bus_inst/g1_b7__88/O
                         net (fo=1, routed)           0.105     8.833    aes_inst/g0_b0__106_i_1_5
    SLICE_X32Y296        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     8.979 r  aes_inst/sbox_values[0]_inferred__124/g0_b0__103_i_9/O
                         net (fo=7, routed)           0.221     9.199    bus_inst/b10_in198_in[7]
    SLICE_X31Y293        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     9.236 r  bus_inst/g0_b0__106_i_7/O
                         net (fo=3, routed)           0.150     9.386    bus_inst/g0_b0__106_i_7_n_0
    SLICE_X31Y292        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     9.510 r  bus_inst/g0_b0__106_i_4/O
                         net (fo=32, routed)          0.427     9.938    bus_inst/aes_inst/input9_out[59]
    SLICE_X31Y282        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089    10.027 r  bus_inst/g3_b5__106/O
                         net (fo=1, routed)           0.134    10.161    aes_inst/g0_b0__129_i_6
    SLICE_X32Y282        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    10.251 r  aes_inst/sbox_values[0]_inferred__142/g0_b0__127_i_28/O
                         net (fo=11, routed)          0.340    10.590    bus_inst/b27_in160_in[5]
    SLICE_X34Y275        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    10.626 r  bus_inst/g0_b0__129_i_6/O
                         net (fo=32, routed)          0.403    11.029    bus_inst/aes_inst/input6_out[117]
    SLICE_X33Y271        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146    11.175 r  bus_inst/g2_b7__129/O
                         net (fo=1, routed)           0.098    11.273    aes_inst/g0_b0__139_i_2_0
    SLICE_X33Y271        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    11.372 r  aes_inst/sbox_values[0]_inferred__165/g0_b0__139_i_11/O
                         net (fo=11, routed)          0.274    11.646    bus_inst/b42_in90_in[7]
    SLICE_X31Y272        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    11.769 r  bus_inst/g0_b0__139_i_4/O
                         net (fo=32, routed)          0.240    12.009    bus_inst/aes_inst/input3_out[67]
    SLICE_X30Y274        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    12.099 r  bus_inst/g0_b4__139/O
                         net (fo=1, routed)           0.010    12.109    aes_inst/g0_b0__150_i_26
    SLICE_X30Y274        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064    12.173 r  aes_inst/sbox_values[0]_inferred__175/g0_b0__150_i_72/O
                         net (fo=2, routed)           0.407    12.580    bus_inst/g0_b0__150_i_5_0
    SLICE_X23Y281        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    12.670 r  bus_inst/g0_b0__150_i_26/O
                         net (fo=2, routed)           0.227    12.897    bus_inst/g0_b0__150_i_26_n_0
    SLICE_X21Y283        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051    12.948 r  bus_inst/g0_b0__159_i_5/O
                         net (fo=32, routed)          0.218    13.167    bus_inst/g0_b0__159_i_5_n_0
    SLICE_X22Y285        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    13.257 f  bus_inst/g0_b4__159/O
                         net (fo=1, routed)           0.209    13.466    bus_inst/g0_b4__159_n_0
    SLICE_X19Y284        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    13.614 r  bus_inst/data_out[100]_i_1/O
                         net (fo=1, routed)           0.067    13.681    aes_inst/data_out_reg[127]_0[76]
    SLICE_X19Y284        FDCE                                         r  aes_inst/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    G23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.084    11.665    aes_inst/clk_IBUF_BUFG
    SLICE_X19Y284        FDCE                                         r  aes_inst/data_out_reg[100]/C
                         clock pessimism              0.306    11.971    
                         clock uncertainty           -0.035    11.936    
    SLICE_X19Y284        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.961    aes_inst/data_out_reg[100]
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                 -1.720    

Slack (VIOLATED) :        -1.718ns  (required time - arrival time)
  Source:                 bus_inst/int_data_out_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/data_out_reg[82]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.521ns  (logic 3.780ns (32.811%)  route 7.741ns (67.189%))
  Logic Levels:           35  (LUT2=5 LUT5=2 LUT6=25 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 11.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.170ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.155ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.273     2.145    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y311        FDRE                                         r  bus_inst/int_data_out_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y311        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.225 r  bus_inst/int_data_out_reg[89]/Q
                         net (fo=33, routed)          0.242     2.467    bus_inst/Q[89]
    SLICE_X19Y312        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.616 r  bus_inst/g2_b7__14/O
                         net (fo=1, routed)           0.017     2.633    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7_2
    SLICE_X19Y312        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     2.693 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13/O
                         net (fo=1, routed)           0.000     2.693    aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_13_n_0
    SLICE_X19Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.721 r  aes_inst/sbox_values[0]_inferred__50/g0_b0__33_i_7/O
                         net (fo=8, routed)           0.330     3.051    bus_inst/p_11_out[7]
    SLICE_X22Y315        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.174 r  bus_inst/g0_b0__34_i_7/O
                         net (fo=2, routed)           0.107     3.281    bus_inst/g0_b0__34_i_7_n_0
    SLICE_X22Y315        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.404 r  bus_inst/g0_b0__34_i_2/O
                         net (fo=32, routed)          0.122     3.526    bus_inst/aes_inst/input24_out[121]
    SLICE_X23Y315        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.671 r  bus_inst/g1_b7__34/O
                         net (fo=1, routed)           0.101     3.772    aes_inst/g0_b0__50_i_7_1
    SLICE_X23Y315        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.896 r  aes_inst/sbox_values[0]_inferred__70/g0_b0__47_i_9/O
                         net (fo=7, routed)           0.213     4.109    bus_inst/g0_b0__50_i_2_0[6]
    SLICE_X25Y318        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     4.146 r  bus_inst/g0_b0__50_i_7/O
                         net (fo=3, routed)           0.166     4.312    bus_inst/g0_b0__50_i_7_n_0
    SLICE_X27Y318        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.401 r  bus_inst/g0_b0__50_i_2/O
                         net (fo=32, routed)          0.328     4.729    bus_inst/aes_inst/input21_out[121]
    SLICE_X31Y319        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.819 r  bus_inst/g0_b5__50/O
                         net (fo=2, routed)           0.192     5.011    aes_inst/g0_b0__153_i_176_6
    SLICE_X34Y320        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     5.134 r  aes_inst/sbox_values[0]_inferred__86/g0_b0__63_i_17/O
                         net (fo=9, routed)           0.282     5.416    bus_inst/b28_in422_in[5]
    SLICE_X36Y316        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.539 r  bus_inst/g0_b0__64_i_6/O
                         net (fo=32, routed)          0.330     5.869    bus_inst/g0_b0__64_i_6_n_0
    SLICE_X38Y313        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     6.017 r  bus_inst/g3_b7__64/O
                         net (fo=1, routed)           0.135     6.152    aes_inst/g0_b0__73_i_1_3
    SLICE_X38Y313        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.241 r  aes_inst/sbox_values[0]_inferred__100/g0_b0__72_i_7/O
                         net (fo=7, routed)           0.214     6.455    bus_inst/b9_in320_in[7]
    SLICE_X37Y307        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.546 r  bus_inst/g0_b0__72_i_8/O
                         net (fo=3, routed)           0.145     6.691    bus_inst/g0_b0__72_i_8_n_0
    SLICE_X38Y306        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     6.814 r  bus_inst/g0_b0__72_i_4/O
                         net (fo=32, routed)          0.281     7.095    bus_inst/aes_inst/input15_out[43]
    SLICE_X41Y306        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     7.240 r  bus_inst/g3_b5__72/O
                         net (fo=2, routed)           0.353     7.593    aes_inst/g0_b0__153_i_104
    SLICE_X41Y302        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.715 r  aes_inst/sbox_values[0]_inferred__108/g0_b0__87_i_17/O
                         net (fo=9, routed)           0.291     8.006    bus_inst/b10_in262_in[5]
    SLICE_X38Y299        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     8.129 r  bus_inst/g0_b0__88_i_6/O
                         net (fo=32, routed)          0.451     8.581    bus_inst/aes_inst/input12_out[45]
    SLICE_X32Y298        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.147     8.728 r  bus_inst/g1_b7__88/O
                         net (fo=1, routed)           0.105     8.833    aes_inst/g0_b0__106_i_1_5
    SLICE_X32Y296        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     8.979 r  aes_inst/sbox_values[0]_inferred__124/g0_b0__103_i_9/O
                         net (fo=7, routed)           0.221     9.199    bus_inst/b10_in198_in[7]
    SLICE_X31Y293        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     9.236 r  bus_inst/g0_b0__106_i_7/O
                         net (fo=3, routed)           0.187     9.423    bus_inst/g0_b0__106_i_7_n_0
    SLICE_X31Y292        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     9.474 r  bus_inst/g0_b0__106_i_2/O
                         net (fo=32, routed)          0.423     9.897    bus_inst/aes_inst/input9_out[57]
    SLICE_X31Y285        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     9.987 r  bus_inst/g0_b7__106/O
                         net (fo=1, routed)           0.048    10.035    aes_inst/g0_b0__129_i_1_2
    SLICE_X31Y285        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    10.088 r  aes_inst/sbox_values[0]_inferred__142/g0_b0__128_i_7/O
                         net (fo=8, routed)           0.243    10.331    bus_inst/b27_in160_in[7]
    SLICE_X34Y284        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    10.382 r  bus_inst/g0_b0__128_i_8/O
                         net (fo=2, routed)           0.213    10.594    bus_inst/g0_b0__128_i_8_n_0
    SLICE_X33Y281        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    10.742 r  bus_inst/g0_b0__128_i_2/O
                         net (fo=32, routed)          0.314    11.057    bus_inst/aes_inst/input6_out[105]
    SLICE_X31Y279        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145    11.202 r  bus_inst/g0_b5__128/O
                         net (fo=2, routed)           0.226    11.428    aes_inst/data_out[111]_i_19_6
    SLICE_X28Y279        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035    11.463 r  aes_inst/sbox_values[0]_inferred__164/g0_b0__135_i_30/O
                         net (fo=5, routed)           0.221    11.684    bus_inst/b9_in64_in[5]
    SLICE_X30Y275        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147    11.831 r  bus_inst/g0_b0__147_i_48/O
                         net (fo=16, routed)          0.478    12.308    aes_inst/input3_out[9]
    SLICE_X21Y270        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.077    12.385 r  aes_inst/sbox_values[0]_inferred__172/g0_b0__147_i_43/O
                         net (fo=2, routed)           0.202    12.587    bus_inst/g0_b0__157_i_2_2
    SLICE_X20Y272        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    12.737 r  bus_inst/g0_b0__157_i_8/O
                         net (fo=1, routed)           0.106    12.843    bus_inst/g0_b0__157_i_8_n_0
    SLICE_X20Y273        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147    12.990 r  bus_inst/g0_b0__157_i_2/O
                         net (fo=32, routed)          0.218    13.209    bus_inst/g0_b0__157_i_2_n_0
    SLICE_X19Y275        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    13.332 r  bus_inst/g3_b2__157/O
                         net (fo=1, routed)           0.187    13.519    aes_inst/data_out_reg[82]_0
    SLICE_X18Y276        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    13.617 r  aes_inst/sbox_values[0]_inferred__193/data_out[82]_i_1/O
                         net (fo=1, routed)           0.049    13.666    aes_inst/state[50]
    SLICE_X18Y276        FDCE                                         r  aes_inst/data_out_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    G23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.071    11.652    aes_inst/clk_IBUF_BUFG
    SLICE_X18Y276        FDCE                                         r  aes_inst/data_out_reg[82]/C
                         clock pessimism              0.306    11.958    
                         clock uncertainty           -0.035    11.923    
    SLICE_X18Y276        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.948    aes_inst/data_out_reg[82]
  -------------------------------------------------------------------
                         required time                         11.948    
                         arrival time                         -13.666    
  -------------------------------------------------------------------
                         slack                                 -1.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 kyber_ss_enc_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_inst/tx_buffer_data_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.096ns (48.731%)  route 0.101ns (51.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.093ns (routing 0.155ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.170ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.093     1.674    clk_IBUF_BUFG
    SLICE_X22Y302        FDCE                                         r  kyber_ss_enc_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y302        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.733 r  kyber_ss_enc_reg[95]/Q
                         net (fo=1, routed)           0.089     1.822    aes_inst/ext_data_out_reg[31][95]
    SLICE_X23Y301        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.037     1.859 r  aes_inst/tx_buffer_data[95]_i_2/O
                         net (fo=1, routed)           0.012     1.871    bus_inst/tx_buffer_data_reg[95]_0[95]
    SLICE_X23Y301        FDCE                                         r  bus_inst/tx_buffer_data_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.280     2.152    bus_inst/clk_IBUF_BUFG
    SLICE_X23Y301        FDCE                                         r  bus_inst/tx_buffer_data_reg[95]/C
                         clock pessimism             -0.359     1.793    
    SLICE_X23Y301        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     1.855    bus_inst/tx_buffer_data_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 bus_inst/rx_buffer_data_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_inst/int_data_out_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.059ns (41.549%)  route 0.083ns (58.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      1.087ns (routing 0.155ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.170ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.087     1.668    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y312        FDCE                                         r  bus_inst/rx_buffer_data_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y312        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.727 r  bus_inst/rx_buffer_data_reg[95]/Q
                         net (fo=1, routed)           0.083     1.810    bus_inst/rx_buffer_data[95]
    SLICE_X19Y311        FDRE                                         r  bus_inst/int_data_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.273     2.145    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y311        FDRE                                         r  bus_inst/int_data_out_reg[95]/C
                         clock pessimism             -0.417     1.728    
    SLICE_X19Y311        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.790    bus_inst/int_data_out_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bus_inst/rx_buffer_data_reg[79]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_inst/int_data_out_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.058ns (30.851%)  route 0.130ns (69.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      1.074ns (routing 0.155ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.170ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.074     1.655    bus_inst/clk_IBUF_BUFG
    SLICE_X26Y326        FDCE                                         r  bus_inst/rx_buffer_data_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y326        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.713 r  bus_inst/rx_buffer_data_reg[79]/Q
                         net (fo=1, routed)           0.130     1.843    bus_inst/rx_buffer_data[79]
    SLICE_X28Y326        FDRE                                         r  bus_inst/int_data_out_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.247     2.119    bus_inst/clk_IBUF_BUFG
    SLICE_X28Y326        FDRE                                         r  bus_inst/int_data_out_reg[79]/C
                         clock pessimism             -0.360     1.759    
    SLICE_X28Y326        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.819    bus_inst/int_data_out_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 bus_inst/rx_buffer_data_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_inst/int_data_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.058ns (39.726%)  route 0.088ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      1.079ns (routing 0.155ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.170ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.079     1.660    bus_inst/clk_IBUF_BUFG
    SLICE_X23Y324        FDCE                                         r  bus_inst/rx_buffer_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y324        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.718 r  bus_inst/rx_buffer_data_reg[55]/Q
                         net (fo=1, routed)           0.088     1.806    bus_inst/rx_buffer_data[55]
    SLICE_X23Y322        FDRE                                         r  bus_inst/int_data_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.266     2.138    bus_inst/clk_IBUF_BUFG
    SLICE_X23Y322        FDRE                                         r  bus_inst/int_data_out_reg[55]/C
                         clock pessimism             -0.417     1.721    
    SLICE_X23Y322        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.781    bus_inst/int_data_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bus_inst/rx_buffer_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_inst/int_data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.059ns (31.053%)  route 0.131ns (68.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      1.074ns (routing 0.155ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.170ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.074     1.655    bus_inst/clk_IBUF_BUFG
    SLICE_X26Y326        FDCE                                         r  bus_inst/rx_buffer_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y326        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.714 r  bus_inst/rx_buffer_data_reg[15]/Q
                         net (fo=1, routed)           0.131     1.845    bus_inst/rx_buffer_data[15]
    SLICE_X30Y326        FDRE                                         r  bus_inst/int_data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.243     2.115    bus_inst/clk_IBUF_BUFG
    SLICE_X30Y326        FDRE                                         r  bus_inst/int_data_out_reg[15]/C
                         clock pessimism             -0.360     1.755    
    SLICE_X30Y326        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.817    bus_inst/int_data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bus_inst/rx_buffer_data_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_inst/int_data_out_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.060ns (30.303%)  route 0.138ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.101ns (routing 0.155ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.170ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.101     1.683    bus_inst/clk_IBUF_BUFG
    SLICE_X21Y306        FDCE                                         r  bus_inst/rx_buffer_data_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y306        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.743 r  bus_inst/rx_buffer_data_reg[68]/Q
                         net (fo=1, routed)           0.138     1.881    bus_inst/rx_buffer_data[68]
    SLICE_X23Y306        FDRE                                         r  bus_inst/int_data_out_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.278     2.150    bus_inst/clk_IBUF_BUFG
    SLICE_X23Y306        FDRE                                         r  bus_inst/int_data_out_reg[68]/C
                         clock pessimism             -0.359     1.791    
    SLICE_X23Y306        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.851    bus_inst/int_data_out_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 bus_inst/rx_buffer_data_reg[81]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_inst/int_data_out_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.058ns (27.751%)  route 0.151ns (72.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      1.066ns (routing 0.155ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.170ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.066     1.647    bus_inst/clk_IBUF_BUFG
    SLICE_X20Y324        FDCE                                         r  bus_inst/rx_buffer_data_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y324        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.705 r  bus_inst/rx_buffer_data_reg[81]/Q
                         net (fo=1, routed)           0.151     1.856    bus_inst/rx_buffer_data[81]
    SLICE_X23Y325        FDRE                                         r  bus_inst/int_data_out_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.251     2.123    bus_inst/clk_IBUF_BUFG
    SLICE_X23Y325        FDRE                                         r  bus_inst/int_data_out_reg[81]/C
                         clock pessimism             -0.360     1.763    
    SLICE_X23Y325        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.823    bus_inst/int_data_out_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 bus_inst/rx_buffer_data_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_inst/int_data_out_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.082ns (routing 0.155ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.170ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.082     1.664    bus_inst/clk_IBUF_BUFG
    SLICE_X27Y327        FDCE                                         r  bus_inst/rx_buffer_data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y327        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.724 r  bus_inst/rx_buffer_data_reg[47]/Q
                         net (fo=1, routed)           0.069     1.793    bus_inst/rx_buffer_data[47]
    SLICE_X28Y327        FDRE                                         r  bus_inst/int_data_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.252     2.124    bus_inst/clk_IBUF_BUFG
    SLICE_X28Y327        FDRE                                         r  bus_inst/int_data_out_reg[47]/C
                         clock pessimism             -0.427     1.697    
    SLICE_X28Y327        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.759    bus_inst/int_data_out_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bus_inst/rx_buffer_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_inst/int_data_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Net Delay (Source):      1.095ns (routing 0.155ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.170ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.095     1.677    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y315        FDCE                                         r  bus_inst/rx_buffer_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y315        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.735 r  bus_inst/rx_buffer_data_reg[31]/Q
                         net (fo=1, routed)           0.069     1.804    bus_inst/rx_buffer_data[31]
    SLICE_X20Y315        FDRE                                         r  bus_inst/int_data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.259     2.131    bus_inst/clk_IBUF_BUFG
    SLICE_X20Y315        FDRE                                         r  bus_inst/int_data_out_reg[31]/C
                         clock pessimism             -0.426     1.705    
    SLICE_X20Y315        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.767    bus_inst/int_data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bus_inst/rx_buffer_data_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_inst/int_data_out_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.058ns (27.885%)  route 0.150ns (72.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.101ns (routing 0.155ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.170ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.101     1.683    bus_inst/clk_IBUF_BUFG
    SLICE_X21Y306        FDCE                                         r  bus_inst/rx_buffer_data_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y306        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.741 r  bus_inst/rx_buffer_data_reg[99]/Q
                         net (fo=1, routed)           0.150     1.891    bus_inst/rx_buffer_data[99]
    SLICE_X23Y306        FDRE                                         r  bus_inst/int_data_out_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.279     2.151    bus_inst/clk_IBUF_BUFG
    SLICE_X23Y306        FDRE                                         r  bus_inst/int_data_out_reg[99]/C
                         clock pessimism             -0.359     1.792    
    SLICE_X23Y306        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.852    bus_inst/int_data_out_reg[99]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_X0Y129  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C    n/a            0.550         10.000      9.450      SLICE_X25Y317  FSM_onehot_k_state_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X22Y317  FSM_onehot_k_state_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X22Y317  FSM_onehot_k_state_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X22Y317  FSM_onehot_k_state_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X24Y317  FSM_onehot_k_state_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X26Y307  aes_key_reg_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X20Y317  block_count_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X20Y318  block_count_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X20Y318  block_count_reg[11]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X25Y317  FSM_onehot_k_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X25Y317  FSM_onehot_k_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X22Y317  FSM_onehot_k_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X22Y317  FSM_onehot_k_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X22Y317  FSM_onehot_k_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X22Y317  FSM_onehot_k_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X22Y317  FSM_onehot_k_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X22Y317  FSM_onehot_k_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X24Y317  FSM_onehot_k_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X24Y317  FSM_onehot_k_state_reg[4]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X25Y317  FSM_onehot_k_state_reg[0]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X25Y317  FSM_onehot_k_state_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X22Y317  FSM_onehot_k_state_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X22Y317  FSM_onehot_k_state_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X22Y317  FSM_onehot_k_state_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X22Y317  FSM_onehot_k_state_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X22Y317  FSM_onehot_k_state_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X22Y317  FSM_onehot_k_state_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X24Y317  FSM_onehot_k_state_reg[4]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X24Y317  FSM_onehot_k_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           739 Endpoints
Min Delay           739 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/int_data_out_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.340ns  (logic 0.571ns (17.092%)  route 2.769ns (82.908%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.088ns (routing 0.155ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         1.627     2.148    bus_inst/reset_IBUF
    SLICE_X32Y325        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.198 r  bus_inst/int_data_out[127]_i_1/O
                         net (fo=136, routed)         1.142     3.340    bus_inst/int_data_out[127]_i_1_n_0
    SLICE_X22Y304        FDRE                                         r  bus_inst/int_data_out_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.088     1.669    bus_inst/clk_IBUF_BUFG
    SLICE_X22Y304        FDRE                                         r  bus_inst/int_data_out_reg[35]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/int_data_out_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.326ns  (logic 0.571ns (17.164%)  route 2.755ns (82.836%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         1.627     2.148    bus_inst/reset_IBUF
    SLICE_X32Y325        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.198 r  bus_inst/int_data_out[127]_i_1/O
                         net (fo=136, routed)         1.128     3.326    bus_inst/int_data_out[127]_i_1_n_0
    SLICE_X26Y304        FDRE                                         r  bus_inst/int_data_out_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.084     1.665    bus_inst/clk_IBUF_BUFG
    SLICE_X26Y304        FDRE                                         r  bus_inst/int_data_out_reg[36]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/int_data_out_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.324ns  (logic 0.571ns (17.172%)  route 2.754ns (82.828%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         1.627     2.148    bus_inst/reset_IBUF
    SLICE_X32Y325        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.198 r  bus_inst/int_data_out[127]_i_1/O
                         net (fo=136, routed)         1.127     3.324    bus_inst/int_data_out[127]_i_1_n_0
    SLICE_X23Y304        FDRE                                         r  bus_inst/int_data_out_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.100     1.681    bus_inst/clk_IBUF_BUFG
    SLICE_X23Y304        FDRE                                         r  bus_inst/int_data_out_reg[32]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/int_data_out_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.324ns  (logic 0.571ns (17.172%)  route 2.754ns (82.828%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         1.627     2.148    bus_inst/reset_IBUF
    SLICE_X32Y325        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.198 r  bus_inst/int_data_out[127]_i_1/O
                         net (fo=136, routed)         1.127     3.324    bus_inst/int_data_out[127]_i_1_n_0
    SLICE_X23Y304        FDRE                                         r  bus_inst/int_data_out_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.100     1.681    bus_inst/clk_IBUF_BUFG
    SLICE_X23Y304        FDRE                                         r  bus_inst/int_data_out_reg[34]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/int_data_out_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.324ns  (logic 0.571ns (17.172%)  route 2.754ns (82.828%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         1.627     2.148    bus_inst/reset_IBUF
    SLICE_X32Y325        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.198 r  bus_inst/int_data_out[127]_i_1/O
                         net (fo=136, routed)         1.127     3.324    bus_inst/int_data_out[127]_i_1_n_0
    SLICE_X23Y304        FDRE                                         r  bus_inst/int_data_out_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.100     1.681    bus_inst/clk_IBUF_BUFG
    SLICE_X23Y304        FDRE                                         r  bus_inst/int_data_out_reg[38]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/int_data_out_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.324ns  (logic 0.571ns (17.172%)  route 2.754ns (82.828%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         1.627     2.148    bus_inst/reset_IBUF
    SLICE_X32Y325        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.198 r  bus_inst/int_data_out[127]_i_1/O
                         net (fo=136, routed)         1.127     3.324    bus_inst/int_data_out[127]_i_1_n_0
    SLICE_X23Y304        FDRE                                         r  bus_inst/int_data_out_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.100     1.681    bus_inst/clk_IBUF_BUFG
    SLICE_X23Y304        FDRE                                         r  bus_inst/int_data_out_reg[39]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/int_data_out_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.320ns  (logic 0.571ns (17.193%)  route 2.750ns (82.807%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.093ns (routing 0.155ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         1.627     2.148    bus_inst/reset_IBUF
    SLICE_X32Y325        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.198 r  bus_inst/int_data_out[127]_i_1/O
                         net (fo=136, routed)         1.123     3.320    bus_inst/int_data_out[127]_i_1_n_0
    SLICE_X24Y304        FDRE                                         r  bus_inst/int_data_out_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.093     1.674    bus_inst/clk_IBUF_BUFG
    SLICE_X24Y304        FDRE                                         r  bus_inst/int_data_out_reg[33]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/int_data_out_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.320ns  (logic 0.571ns (17.193%)  route 2.750ns (82.807%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.093ns (routing 0.155ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         1.627     2.148    bus_inst/reset_IBUF
    SLICE_X32Y325        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.198 r  bus_inst/int_data_out[127]_i_1/O
                         net (fo=136, routed)         1.123     3.320    bus_inst/int_data_out[127]_i_1_n_0
    SLICE_X24Y304        FDRE                                         r  bus_inst/int_data_out_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.093     1.674    bus_inst/clk_IBUF_BUFG
    SLICE_X24Y304        FDRE                                         r  bus_inst/int_data_out_reg[37]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/int_data_out_reg[122]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.296ns  (logic 0.571ns (17.318%)  route 2.726ns (82.682%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         1.627     2.148    bus_inst/reset_IBUF
    SLICE_X32Y325        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.198 r  bus_inst/int_data_out[127]_i_1/O
                         net (fo=136, routed)         1.099     3.296    bus_inst/int_data_out[127]_i_1_n_0
    SLICE_X19Y317        FDRE                                         r  bus_inst/int_data_out_reg[122]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.084     1.665    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y317        FDRE                                         r  bus_inst/int_data_out_reg[122]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/int_data_out_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 0.571ns (17.336%)  route 2.722ns (82.664%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.088ns (routing 0.155ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         1.627     2.148    bus_inst/reset_IBUF
    SLICE_X32Y325        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.198 r  bus_inst/int_data_out[127]_i_1/O
                         net (fo=136, routed)         1.095     3.293    bus_inst/int_data_out[127]_i_1_n_0
    SLICE_X20Y315        FDRE                                         r  bus_inst/int_data_out_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.088     1.670    bus_inst/clk_IBUF_BUFG
    SLICE_X20Y315        FDRE                                         r  bus_inst/int_data_out_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/rx_valid_full_k_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.156ns (26.110%)  route 0.441ns (73.890%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.752ns (routing 0.108ns, distribution 0.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         0.441     0.597    bus_inst/reset_IBUF
    SLICE_X0Y345         FDCE                                         f  bus_inst/rx_valid_full_k_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.752     1.293    bus_inst/clk_IBUF_BUFG
    SLICE_X0Y345         FDCE                                         r  bus_inst/rx_valid_full_k_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/rx_word_count_k_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.156ns (26.110%)  route 0.441ns (73.890%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         0.441     0.597    bus_inst/reset_IBUF
    SLICE_X0Y345         FDCE                                         f  bus_inst/rx_word_count_k_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.748     1.289    bus_inst/clk_IBUF_BUFG
    SLICE_X0Y345         FDCE                                         r  bus_inst/rx_word_count_k_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/rx_word_count_k_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.156ns (26.110%)  route 0.441ns (73.890%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         0.441     0.597    bus_inst/reset_IBUF
    SLICE_X0Y345         FDCE                                         f  bus_inst/rx_word_count_k_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.748     1.289    bus_inst/clk_IBUF_BUFG
    SLICE_X0Y345         FDCE                                         r  bus_inst/rx_word_count_k_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/rx_buffer_data_reg[118]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.156ns (17.594%)  route 0.730ns (82.406%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.790ns (routing 0.108ns, distribution 0.682ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         0.730     0.886    bus_inst/reset_IBUF
    SLICE_X20Y324        FDCE                                         f  bus_inst/rx_buffer_data_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.790     1.331    bus_inst/clk_IBUF_BUFG
    SLICE_X20Y324        FDCE                                         r  bus_inst/rx_buffer_data_reg[118]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/rx_buffer_data_reg[81]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.156ns (17.594%)  route 0.730ns (82.406%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.790ns (routing 0.108ns, distribution 0.682ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         0.730     0.886    bus_inst/reset_IBUF
    SLICE_X20Y324        FDCE                                         f  bus_inst/rx_buffer_data_reg[81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.790     1.331    bus_inst/clk_IBUF_BUFG
    SLICE_X20Y324        FDCE                                         r  bus_inst/rx_buffer_data_reg[81]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.156ns (17.515%)  route 0.734ns (82.485%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.795ns (routing 0.108ns, distribution 0.687ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         0.734     0.890    reset_IBUF
    SLICE_X20Y317        FDCE                                         f  block_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.795     1.336    clk_IBUF_BUFG
    SLICE_X20Y317        FDCE                                         r  block_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.156ns (17.515%)  route 0.734ns (82.485%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.795ns (routing 0.108ns, distribution 0.687ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         0.734     0.890    reset_IBUF
    SLICE_X20Y317        FDCE                                         f  block_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.795     1.336    clk_IBUF_BUFG
    SLICE_X20Y317        FDCE                                         r  block_count_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/tx_busy_d_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.156ns (17.504%)  route 0.735ns (82.496%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.791ns (routing 0.108ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         0.735     0.890    bus_inst/reset_IBUF
    SLICE_X20Y323        FDCE                                         f  bus_inst/tx_busy_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.791     1.332    bus_inst/clk_IBUF_BUFG
    SLICE_X20Y323        FDCE                                         r  bus_inst/tx_busy_d_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/tx_word_count_d_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.156ns (17.504%)  route 0.735ns (82.496%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.795ns (routing 0.108ns, distribution 0.687ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         0.735     0.890    bus_inst/reset_IBUF
    SLICE_X20Y323        FDCE                                         f  bus_inst/tx_word_count_d_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.795     1.336    bus_inst/clk_IBUF_BUFG
    SLICE_X20Y323        FDCE                                         r  bus_inst/tx_word_count_d_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus_inst/tx_word_count_d_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.156ns (17.504%)  route 0.735ns (82.496%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.795ns (routing 0.108ns, distribution 0.687ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    C21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    reset_IBUF_inst/OUT
    C21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=604, routed)         0.735     0.890    bus_inst/reset_IBUF
    SLICE_X20Y323        FDCE                                         f  bus_inst/tx_word_count_d_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.795     1.336    bus_inst/clk_IBUF_BUFG
    SLICE_X20Y323        FDCE                                         r  bus_inst/tx_word_count_d_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.037ns  (logic 0.988ns (24.466%)  route 3.049ns (75.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.170ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.272     2.144    bus_inst/clk_IBUF_BUFG
    SLICE_X27Y301        FDCE                                         r  bus_inst/ext_data_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y301        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.223 r  bus_inst/ext_data_out_reg[30]/Q
                         net (fo=1, routed)           3.049     5.272    ext_data_out_OBUF[30]
    AE19                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.909     6.181 r  ext_data_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.181    ext_data_out[30]
    AE19                                                              r  ext_data_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.815ns  (logic 1.052ns (27.571%)  route 2.763ns (72.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.170ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.277     2.149    bus_inst/clk_IBUF_BUFG
    SLICE_X27Y301        FDCE                                         r  bus_inst/ext_data_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y301        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.228 r  bus_inst/ext_data_out_reg[29]/Q
                         net (fo=1, routed)           2.763     4.991    ext_data_out_OBUF[29]
    AP12                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.973     5.964 r  ext_data_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     5.964    ext_data_out[29]
    AP12                                                              r  ext_data_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.812ns  (logic 1.039ns (27.263%)  route 2.773ns (72.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.267ns (routing 0.170ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.267     2.139    bus_inst/clk_IBUF_BUFG
    SLICE_X22Y301        FDCE                                         r  bus_inst/ext_data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y301        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.218 r  bus_inst/ext_data_out_reg[26]/Q
                         net (fo=1, routed)           2.773     4.991    ext_data_out_OBUF[26]
    AL13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.960     5.952 r  ext_data_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     5.952    ext_data_out[26]
    AL13                                                              r  ext_data_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.746ns  (logic 1.079ns (28.805%)  route 2.667ns (71.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.170ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.272     2.144    bus_inst/clk_IBUF_BUFG
    SLICE_X27Y301        FDCE                                         r  bus_inst/ext_data_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y301        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.223 r  bus_inst/ext_data_out_reg[28]/Q
                         net (fo=1, routed)           2.667     4.890    ext_data_out_OBUF[28]
    AP8                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.000     5.890 r  ext_data_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000     5.890    ext_data_out[28]
    AP8                                                               r  ext_data_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.731ns  (logic 0.995ns (26.668%)  route 2.736ns (73.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.170ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.277     2.149    bus_inst/clk_IBUF_BUFG
    SLICE_X27Y301        FDCE                                         r  bus_inst/ext_data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y301        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.228 r  bus_inst/ext_data_out_reg[31]/Q
                         net (fo=1, routed)           2.736     4.964    ext_data_out_OBUF[31]
    AE22                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.916     5.880 r  ext_data_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     5.880    ext_data_out[31]
    AE22                                                              r  ext_data_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.736ns  (logic 1.038ns (27.783%)  route 2.698ns (72.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.170ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.272     2.144    bus_inst/clk_IBUF_BUFG
    SLICE_X22Y301        FDCE                                         r  bus_inst/ext_data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y301        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.223 r  bus_inst/ext_data_out_reg[27]/Q
                         net (fo=1, routed)           2.698     4.921    ext_data_out_OBUF[27]
    AM13                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.959     5.880 r  ext_data_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     5.880    ext_data_out[27]
    AM13                                                              r  ext_data_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 1.027ns (29.034%)  route 2.511ns (70.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.269ns (routing 0.170ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.269     2.141    bus_inst/clk_IBUF_BUFG
    SLICE_X24Y301        FDCE                                         r  bus_inst/ext_data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y301        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.220 r  bus_inst/ext_data_out_reg[23]/Q
                         net (fo=1, routed)           2.511     4.731    ext_data_out_OBUF[23]
    AC14                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.948     5.680 r  ext_data_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000     5.680    ext_data_out[23]
    AC14                                                              r  ext_data_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.531ns  (logic 1.028ns (29.117%)  route 2.503ns (70.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.170ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.274     2.146    bus_inst/clk_IBUF_BUFG
    SLICE_X24Y302        FDCE                                         r  bus_inst/ext_data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y302        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.225 r  bus_inst/ext_data_out_reg[22]/Q
                         net (fo=1, routed)           2.503     4.728    ext_data_out_OBUF[22]
    AF10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.949     5.677 r  ext_data_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000     5.677    ext_data_out[22]
    AF10                                                              r  ext_data_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.468ns  (logic 1.032ns (29.750%)  route 2.436ns (70.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.267ns (routing 0.170ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.267     2.139    bus_inst/clk_IBUF_BUFG
    SLICE_X22Y301        FDCE                                         r  bus_inst/ext_data_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y301        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.218 r  bus_inst/ext_data_out_reg[25]/Q
                         net (fo=1, routed)           2.436     4.654    ext_data_out_OBUF[25]
    AJ12                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.953     5.607 r  ext_data_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     5.607    ext_data_out[25]
    AJ12                                                              r  ext_data_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.399ns  (logic 1.055ns (31.048%)  route 2.344ns (68.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.170ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.272     2.144    bus_inst/clk_IBUF_BUFG
    SLICE_X22Y301        FDCE                                         r  bus_inst/ext_data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y301        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.223 r  bus_inst/ext_data_out_reg[24]/Q
                         net (fo=1, routed)           2.344     4.567    ext_data_out_OBUF[24]
    AH8                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.976     5.544 r  ext_data_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     5.544    ext_data_out[24]
    AH8                                                               r  ext_data_out[24] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus_inst/rx_valid_full_k_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_key_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 0.482ns (46.341%)  route 0.558ns (53.659%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.658ns (routing 0.096ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.658     0.975    bus_inst/clk_IBUF_BUFG
    SLICE_X0Y345         FDCE                                         r  bus_inst/rx_valid_full_k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y345         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.014 f  bus_inst/rx_valid_full_k_reg/Q
                         net (fo=3, routed)           0.052     1.066    bus_inst/rx_valid_full_k_reg_n_0
    SLICE_X0Y345         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     1.114 r  bus_inst/ext_key_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.506     1.620    ext_key_ready_OBUF
    B23                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.395     2.014 r  ext_key_ready_OBUF_inst/O
                         net (fo=0)                   0.000     2.014    ext_key_ready
    B23                                                               r  ext_key_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/tx_busy_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_valid_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.157ns  (logic 0.459ns (39.715%)  route 0.697ns (60.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.695ns (routing 0.096ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.695     1.012    bus_inst/clk_IBUF_BUFG
    SLICE_X20Y323        FDCE                                         r  bus_inst/tx_busy_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y323        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.052 r  bus_inst/tx_busy_d_reg/Q
                         net (fo=5, routed)           0.697     1.749    ext_valid_out_OBUF
    B19                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.419     2.169 r  ext_valid_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.169    ext_valid_out
    B19                                                               r  ext_valid_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.290ns  (logic 0.418ns (32.404%)  route 0.872ns (67.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.714ns (routing 0.096ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.714     1.031    bus_inst/clk_IBUF_BUFG
    SLICE_X24Y301        FDCE                                         r  bus_inst/ext_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y301        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.070 r  bus_inst/ext_data_out_reg[5]/Q
                         net (fo=1, routed)           0.872     1.942    ext_data_out_OBUF[5]
    L12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.379     2.321 r  ext_data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.321    ext_data_out[5]
    L12                                                               r  ext_data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/rx_valid_full_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_ready_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.332ns  (logic 0.494ns (37.043%)  route 0.839ns (62.957%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.698ns (routing 0.096ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.698     1.015    bus_inst/clk_IBUF_BUFG
    SLICE_X32Y324        FDCE                                         r  bus_inst/rx_valid_full_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y324        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.054 f  bus_inst/rx_valid_full_d_reg/Q
                         net (fo=9, routed)           0.086     1.140    bus_inst/rx_valid_full_d_reg_n_0
    SLICE_X32Y324        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.059     1.199 r  bus_inst/ext_ready_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.753     1.952    ext_ready_out_OBUF
    A23                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.396     2.348 r  ext_ready_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.348    ext_ready_out
    A23                                                               r  ext_ready_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.349ns  (logic 0.403ns (29.867%)  route 0.946ns (70.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.708ns (routing 0.096ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.708     1.025    bus_inst/clk_IBUF_BUFG
    SLICE_X27Y303        FDCE                                         r  bus_inst/ext_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y303        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.065 r  bus_inst/ext_data_out_reg[0]/Q
                         net (fo=1, routed)           0.946     2.011    ext_data_out_OBUF[0]
    J14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.363     2.374 r  ext_data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.374    ext_data_out[0]
    J14                                                               r  ext_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.355ns  (logic 0.426ns (31.458%)  route 0.929ns (68.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.714ns (routing 0.096ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.714     1.031    bus_inst/clk_IBUF_BUFG
    SLICE_X24Y301        FDCE                                         r  bus_inst/ext_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y301        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.070 r  bus_inst/ext_data_out_reg[4]/Q
                         net (fo=1, routed)           0.929     1.999    ext_data_out_OBUF[4]
    L11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.387     2.386 r  ext_data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.386    ext_data_out[4]
    L11                                                               r  ext_data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.423ns (30.875%)  route 0.948ns (69.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.712ns (routing 0.096ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.712     1.029    bus_inst/clk_IBUF_BUFG
    SLICE_X29Y302        FDCE                                         r  bus_inst/ext_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y302        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.067 r  bus_inst/ext_data_out_reg[3]/Q
                         net (fo=1, routed)           0.948     2.015    ext_data_out_OBUF[3]
    K12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.385     2.400 r  ext_data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.400    ext_data_out[3]
    K12                                                               r  ext_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.424ns (30.937%)  route 0.947ns (69.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.715     1.032    bus_inst/clk_IBUF_BUFG
    SLICE_X27Y301        FDCE                                         r  bus_inst/ext_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y301        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.071 r  bus_inst/ext_data_out_reg[2]/Q
                         net (fo=1, routed)           0.947     2.018    ext_data_out_OBUF[2]
    J11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.385     2.403 r  ext_data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.403    ext_data_out[2]
    J11                                                               r  ext_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.401ns (28.710%)  route 0.995ns (71.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.711ns (routing 0.096ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.711     1.028    bus_inst/clk_IBUF_BUFG
    SLICE_X24Y302        FDCE                                         r  bus_inst/ext_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y302        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.067 r  bus_inst/ext_data_out_reg[1]/Q
                         net (fo=1, routed)           0.995     2.062    ext_data_out_OBUF[1]
    K14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.362     2.424 r  ext_data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.424    ext_data_out[1]
    K14                                                               r  ext_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus_inst/ext_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.412ns  (logic 0.426ns (30.148%)  route 0.986ns (69.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.711ns (routing 0.096ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.711     1.028    bus_inst/clk_IBUF_BUFG
    SLICE_X24Y301        FDCE                                         r  bus_inst/ext_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y301        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.067 r  bus_inst/ext_data_out_reg[6]/Q
                         net (fo=1, routed)           0.986     2.053    ext_data_out_OBUF[6]
    J20                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.387     2.439 r  ext_data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.439    ext_data_out[6]
    J20                                                               r  ext_data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           303 Endpoints
Min Delay           303 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 suspicious
                            (input port)
  Destination:            FSM_onehot_k_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.122ns  (logic 1.440ns (34.923%)  route 2.683ns (65.077%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.083ns (routing 0.155ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  suspicious (IN)
                         net (fo=0)                   0.000     0.000    suspicious_IBUF_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.298     1.298 r  suspicious_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.298    suspicious_IBUF_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.298 r  suspicious_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.009     3.307    bus_inst/suspicious_IBUF
    SLICE_X25Y326        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     3.346 r  bus_inst/kyber_start_keypair_i_1/O
                         net (fo=2, routed)           0.294     3.640    kyber_keypair_inst/kyber_start_keypair
    SLICE_X25Y317        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     3.743 r  kyber_keypair_inst/FSM_onehot_k_state[4]_i_1/O
                         net (fo=5, routed)           0.380     4.122    kyber_keypair_inst_n_2
    SLICE_X25Y317        FDPE                                         r  FSM_onehot_k_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.083     1.664    clk_IBUF_BUFG
    SLICE_X25Y317        FDPE                                         r  FSM_onehot_k_state_reg[0]/C

Slack:                    inf
  Source:                 suspicious
                            (input port)
  Destination:            FSM_onehot_k_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.044ns  (logic 1.440ns (35.601%)  route 2.604ns (64.399%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.079ns (routing 0.155ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  suspicious (IN)
                         net (fo=0)                   0.000     0.000    suspicious_IBUF_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.298     1.298 r  suspicious_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.298    suspicious_IBUF_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.298 r  suspicious_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.009     3.307    bus_inst/suspicious_IBUF
    SLICE_X25Y326        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     3.346 r  bus_inst/kyber_start_keypair_i_1/O
                         net (fo=2, routed)           0.294     3.640    kyber_keypair_inst/kyber_start_keypair
    SLICE_X25Y317        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     3.743 r  kyber_keypair_inst/FSM_onehot_k_state[4]_i_1/O
                         net (fo=5, routed)           0.301     4.044    kyber_keypair_inst_n_2
    SLICE_X22Y317        FDCE                                         r  FSM_onehot_k_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.079     1.660    clk_IBUF_BUFG
    SLICE_X22Y317        FDCE                                         r  FSM_onehot_k_state_reg[1]/C

Slack:                    inf
  Source:                 suspicious
                            (input port)
  Destination:            FSM_onehot_k_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.044ns  (logic 1.440ns (35.601%)  route 2.604ns (64.399%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.079ns (routing 0.155ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  suspicious (IN)
                         net (fo=0)                   0.000     0.000    suspicious_IBUF_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.298     1.298 r  suspicious_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.298    suspicious_IBUF_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.298 r  suspicious_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.009     3.307    bus_inst/suspicious_IBUF
    SLICE_X25Y326        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     3.346 r  bus_inst/kyber_start_keypair_i_1/O
                         net (fo=2, routed)           0.294     3.640    kyber_keypair_inst/kyber_start_keypair
    SLICE_X25Y317        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     3.743 r  kyber_keypair_inst/FSM_onehot_k_state[4]_i_1/O
                         net (fo=5, routed)           0.301     4.044    kyber_keypair_inst_n_2
    SLICE_X22Y317        FDCE                                         r  FSM_onehot_k_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.079     1.660    clk_IBUF_BUFG
    SLICE_X22Y317        FDCE                                         r  FSM_onehot_k_state_reg[2]/C

Slack:                    inf
  Source:                 suspicious
                            (input port)
  Destination:            FSM_onehot_k_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.044ns  (logic 1.440ns (35.601%)  route 2.604ns (64.399%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.079ns (routing 0.155ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  suspicious (IN)
                         net (fo=0)                   0.000     0.000    suspicious_IBUF_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.298     1.298 r  suspicious_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.298    suspicious_IBUF_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.298 r  suspicious_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.009     3.307    bus_inst/suspicious_IBUF
    SLICE_X25Y326        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     3.346 r  bus_inst/kyber_start_keypair_i_1/O
                         net (fo=2, routed)           0.294     3.640    kyber_keypair_inst/kyber_start_keypair
    SLICE_X25Y317        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     3.743 r  kyber_keypair_inst/FSM_onehot_k_state[4]_i_1/O
                         net (fo=5, routed)           0.301     4.044    kyber_keypair_inst_n_2
    SLICE_X22Y317        FDCE                                         r  FSM_onehot_k_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.079     1.660    clk_IBUF_BUFG
    SLICE_X22Y317        FDCE                                         r  FSM_onehot_k_state_reg[3]/C

Slack:                    inf
  Source:                 suspicious
                            (input port)
  Destination:            kyber_start_keypair_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.337ns (33.082%)  route 2.704ns (66.918%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.090ns (routing 0.155ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  suspicious (IN)
                         net (fo=0)                   0.000     0.000    suspicious_IBUF_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.298     1.298 r  suspicious_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.298    suspicious_IBUF_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.298 r  suspicious_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.009     3.307    bus_inst/suspicious_IBUF
    SLICE_X25Y326        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     3.346 r  bus_inst/kyber_start_keypair_i_1/O
                         net (fo=2, routed)           0.695     4.040    kyber_start_keypair
    SLICE_X25Y315        FDCE                                         r  kyber_start_keypair_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.090     1.671    clk_IBUF_BUFG
    SLICE_X25Y315        FDCE                                         r  kyber_start_keypair_reg/C

Slack:                    inf
  Source:                 suspicious
                            (input port)
  Destination:            FSM_onehot_k_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.980ns  (logic 1.440ns (36.174%)  route 2.540ns (63.826%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.083ns (routing 0.155ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  suspicious (IN)
                         net (fo=0)                   0.000     0.000    suspicious_IBUF_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.298     1.298 r  suspicious_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.298    suspicious_IBUF_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.298 r  suspicious_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.009     3.307    bus_inst/suspicious_IBUF
    SLICE_X25Y326        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     3.346 r  bus_inst/kyber_start_keypair_i_1/O
                         net (fo=2, routed)           0.294     3.640    kyber_keypair_inst/kyber_start_keypair
    SLICE_X25Y317        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     3.743 r  kyber_keypair_inst/FSM_onehot_k_state[4]_i_1/O
                         net (fo=5, routed)           0.237     3.980    kyber_keypair_inst_n_2
    SLICE_X24Y317        FDCE                                         r  FSM_onehot_k_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.083     1.664    clk_IBUF_BUFG
    SLICE_X24Y317        FDCE                                         r  FSM_onehot_k_state_reg[4]/C

Slack:                    inf
  Source:                 ext_valid_in
                            (input port)
  Destination:            bus_inst/rx_buffer_data_reg[108]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.650ns  (logic 0.603ns (16.509%)  route 3.047ns (83.491%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.082ns (routing 0.155ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  ext_valid_in (IN)
                         net (fo=0)                   0.000     0.000    ext_valid_in_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  ext_valid_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    ext_valid_in_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  ext_valid_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           1.689     2.223    bus_inst/ext_valid_in_IBUF
    SLICE_X32Y324        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     2.291 r  bus_inst/rx_buffer_data[127]_i_1/O
                         net (fo=32, routed)          1.359     3.650    bus_inst/rx_buffer_data[127]_i_1_n_0
    SLICE_X28Y315        FDCE                                         r  bus_inst/rx_buffer_data_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.082     1.663    bus_inst/clk_IBUF_BUFG
    SLICE_X28Y315        FDCE                                         r  bus_inst/rx_buffer_data_reg[108]/C

Slack:                    inf
  Source:                 ext_valid_in
                            (input port)
  Destination:            bus_inst/rx_buffer_data_reg[125]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.540ns  (logic 0.603ns (17.022%)  route 2.937ns (82.978%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.087ns (routing 0.155ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  ext_valid_in (IN)
                         net (fo=0)                   0.000     0.000    ext_valid_in_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  ext_valid_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    ext_valid_in_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  ext_valid_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           1.689     2.223    bus_inst/ext_valid_in_IBUF
    SLICE_X32Y324        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     2.291 r  bus_inst/rx_buffer_data[127]_i_1/O
                         net (fo=32, routed)          1.249     3.540    bus_inst/rx_buffer_data[127]_i_1_n_0
    SLICE_X21Y314        FDCE                                         r  bus_inst/rx_buffer_data_reg[125]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.087     1.668    bus_inst/clk_IBUF_BUFG
    SLICE_X21Y314        FDCE                                         r  bus_inst/rx_buffer_data_reg[125]/C

Slack:                    inf
  Source:                 ext_valid_in
                            (input port)
  Destination:            bus_inst/rx_buffer_data_reg[120]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.493ns  (logic 0.603ns (17.250%)  route 2.891ns (82.750%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.095ns (routing 0.155ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  ext_valid_in (IN)
                         net (fo=0)                   0.000     0.000    ext_valid_in_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  ext_valid_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    ext_valid_in_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  ext_valid_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           1.689     2.223    bus_inst/ext_valid_in_IBUF
    SLICE_X32Y324        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     2.291 r  bus_inst/rx_buffer_data[127]_i_1/O
                         net (fo=32, routed)          1.202     3.493    bus_inst/rx_buffer_data[127]_i_1_n_0
    SLICE_X19Y315        FDCE                                         r  bus_inst/rx_buffer_data_reg[120]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.095     1.677    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y315        FDCE                                         r  bus_inst/rx_buffer_data_reg[120]/C

Slack:                    inf
  Source:                 ext_valid_in
                            (input port)
  Destination:            bus_inst/rx_buffer_data_reg[122]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.493ns  (logic 0.603ns (17.250%)  route 2.891ns (82.750%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.095ns (routing 0.155ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  ext_valid_in (IN)
                         net (fo=0)                   0.000     0.000    ext_valid_in_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  ext_valid_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    ext_valid_in_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  ext_valid_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           1.689     2.223    bus_inst/ext_valid_in_IBUF
    SLICE_X32Y324        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     2.291 r  bus_inst/rx_buffer_data[127]_i_1/O
                         net (fo=32, routed)          1.202     3.493    bus_inst/rx_buffer_data[127]_i_1_n_0
    SLICE_X19Y315        FDCE                                         r  bus_inst/rx_buffer_data_reg[122]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.557    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.581 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         1.095     1.677    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y315        FDCE                                         r  bus_inst/rx_buffer_data_reg[122]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_key_valid
                            (input port)
  Destination:            bus_inst/rx_valid_full_k_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.208ns (35.205%)  route 0.382ns (64.795%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.752ns (routing 0.108ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  ext_key_valid (IN)
                         net (fo=0)                   0.000     0.000    ext_key_valid_IBUF_inst/I
    A18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186     0.186 r  ext_key_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.186    ext_key_valid_IBUF_inst/OUT
    A18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.186 r  ext_key_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.320     0.506    bus_inst/ext_key_valid_IBUF
    SLICE_X0Y345         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.528 r  bus_inst/rx_valid_full_k_i_1/O
                         net (fo=1, routed)           0.062     0.590    bus_inst/rx_valid_full_k_i_1_n_0
    SLICE_X0Y345         FDCE                                         r  bus_inst/rx_valid_full_k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.752     1.293    bus_inst/clk_IBUF_BUFG
    SLICE_X0Y345         FDCE                                         r  bus_inst/rx_valid_full_k_reg/C

Slack:                    inf
  Source:                 ext_key_valid
                            (input port)
  Destination:            bus_inst/rx_word_count_k_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.236ns (39.470%)  route 0.362ns (60.530%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  ext_key_valid (IN)
                         net (fo=0)                   0.000     0.000    ext_key_valid_IBUF_inst/I
    A18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186     0.186 r  ext_key_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.186    ext_key_valid_IBUF_inst/OUT
    A18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.186 r  ext_key_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.305     0.491    bus_inst/ext_key_valid_IBUF
    SLICE_X0Y345         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     0.541 r  bus_inst/rx_word_count_k[1]_i_1/O
                         net (fo=2, routed)           0.056     0.597    bus_inst/rx_buffer_key1__0
    SLICE_X0Y345         FDCE                                         r  bus_inst/rx_word_count_k_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.748     1.289    bus_inst/clk_IBUF_BUFG
    SLICE_X0Y345         FDCE                                         r  bus_inst/rx_word_count_k_reg[0]/C

Slack:                    inf
  Source:                 ext_key_valid
                            (input port)
  Destination:            bus_inst/rx_word_count_k_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.236ns (39.470%)  route 0.362ns (60.530%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  ext_key_valid (IN)
                         net (fo=0)                   0.000     0.000    ext_key_valid_IBUF_inst/I
    A18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.186     0.186 r  ext_key_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.186    ext_key_valid_IBUF_inst/OUT
    A18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.186 r  ext_key_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.305     0.491    bus_inst/ext_key_valid_IBUF
    SLICE_X0Y345         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     0.541 r  bus_inst/rx_word_count_k[1]_i_1/O
                         net (fo=2, routed)           0.056     0.597    bus_inst/rx_buffer_key1__0
    SLICE_X0Y345         FDCE                                         r  bus_inst/rx_word_count_k_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.748     1.289    bus_inst/clk_IBUF_BUFG
    SLICE_X0Y345         FDCE                                         r  bus_inst/rx_word_count_k_reg[1]/C

Slack:                    inf
  Source:                 ext_data_in[9]
                            (input port)
  Destination:            bus_inst/rx_buffer_data_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.134ns (19.605%)  route 0.550ns (80.395%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.798ns (routing 0.108ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H23                                               0.000     0.000 r  ext_data_in[9] (IN)
                         net (fo=0)                   0.000     0.000    ext_data_in_IBUF[9]_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.134     0.134 r  ext_data_in_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.134    ext_data_in_IBUF[9]_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.134 r  ext_data_in_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.550     0.684    bus_inst/rx_buffer_data_reg[31]_0[9]
    SLICE_X28Y319        FDCE                                         r  bus_inst/rx_buffer_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.798     1.339    bus_inst/clk_IBUF_BUFG
    SLICE_X28Y319        FDCE                                         r  bus_inst/rx_buffer_data_reg[41]/C

Slack:                    inf
  Source:                 ext_data_in[18]
                            (input port)
  Destination:            bus_inst/rx_buffer_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.132ns (19.117%)  route 0.557ns (80.883%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.795ns (routing 0.108ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K24                                               0.000     0.000 r  ext_data_in[18] (IN)
                         net (fo=0)                   0.000     0.000    ext_data_in_IBUF[18]_inst/I
    K24                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.132     0.132 r  ext_data_in_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.132    ext_data_in_IBUF[18]_inst/OUT
    K24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.132 r  ext_data_in_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.557     0.688    bus_inst/rx_buffer_data_reg[31]_0[18]
    SLICE_X19Y321        FDCE                                         r  bus_inst/rx_buffer_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.795     1.336    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y321        FDCE                                         r  bus_inst/rx_buffer_data_reg[18]/C

Slack:                    inf
  Source:                 ext_data_in[20]
                            (input port)
  Destination:            bus_inst/rx_buffer_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.135ns (19.540%)  route 0.558ns (80.460%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.809ns (routing 0.108ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 r  ext_data_in[20] (IN)
                         net (fo=0)                   0.000     0.000    ext_data_in_IBUF[20]_inst/I
    L22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.135     0.135 r  ext_data_in_IBUF[20]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.135    ext_data_in_IBUF[20]_inst/OUT
    L22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.135 r  ext_data_in_IBUF[20]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.558     0.693    bus_inst/rx_buffer_data_reg[31]_0[20]
    SLICE_X21Y310        FDCE                                         r  bus_inst/rx_buffer_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.809     1.351    bus_inst/clk_IBUF_BUFG
    SLICE_X21Y310        FDCE                                         r  bus_inst/rx_buffer_data_reg[20]/C

Slack:                    inf
  Source:                 ext_data_in[9]
                            (input port)
  Destination:            bus_inst/rx_buffer_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.134ns (19.217%)  route 0.564ns (80.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.798ns (routing 0.108ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H23                                               0.000     0.000 r  ext_data_in[9] (IN)
                         net (fo=0)                   0.000     0.000    ext_data_in_IBUF[9]_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.134     0.134 r  ext_data_in_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.134    ext_data_in_IBUF[9]_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.134 r  ext_data_in_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.564     0.698    bus_inst/rx_buffer_data_reg[31]_0[9]
    SLICE_X28Y319        FDCE                                         r  bus_inst/rx_buffer_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.798     1.339    bus_inst/clk_IBUF_BUFG
    SLICE_X28Y319        FDCE                                         r  bus_inst/rx_buffer_data_reg[9]/C

Slack:                    inf
  Source:                 ext_data_in[9]
                            (input port)
  Destination:            bus_inst/rx_buffer_data_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.134ns (18.999%)  route 0.572ns (81.001%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.802ns (routing 0.108ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H23                                               0.000     0.000 r  ext_data_in[9] (IN)
                         net (fo=0)                   0.000     0.000    ext_data_in_IBUF[9]_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.134     0.134 r  ext_data_in_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.134    ext_data_in_IBUF[9]_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.134 r  ext_data_in_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.572     0.706    bus_inst/rx_buffer_data_reg[31]_0[9]
    SLICE_X28Y319        FDCE                                         r  bus_inst/rx_buffer_data_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.802     1.343    bus_inst/clk_IBUF_BUFG
    SLICE_X28Y319        FDCE                                         r  bus_inst/rx_buffer_data_reg[73]/C

Slack:                    inf
  Source:                 ext_data_in[17]
                            (input port)
  Destination:            bus_inst/rx_buffer_data_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.133ns (18.838%)  route 0.575ns (81.162%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.799ns (routing 0.108ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  ext_data_in[17] (IN)
                         net (fo=0)                   0.000     0.000    ext_data_in_IBUF[17]_inst/I
    J21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.133     0.133 r  ext_data_in_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.133    ext_data_in_IBUF[17]_inst/OUT
    J21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.133 r  ext_data_in_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.575     0.709    bus_inst/rx_buffer_data_reg[31]_0[17]
    SLICE_X19Y322        FDCE                                         r  bus_inst/rx_buffer_data_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.799     1.340    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y322        FDCE                                         r  bus_inst/rx_buffer_data_reg[49]/C

Slack:                    inf
  Source:                 ext_data_in[17]
                            (input port)
  Destination:            bus_inst/rx_buffer_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.133ns (18.706%)  route 0.580ns (81.294%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.799ns (routing 0.108ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  ext_data_in[17] (IN)
                         net (fo=0)                   0.000     0.000    ext_data_in_IBUF[17]_inst/I
    J21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.133     0.133 r  ext_data_in_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.133    ext_data_in_IBUF[17]_inst/OUT
    J21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.133 r  ext_data_in_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.580     0.714    bus_inst/rx_buffer_data_reg[31]_0[17]
    SLICE_X19Y322        FDCE                                         r  bus_inst/rx_buffer_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    G23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    G23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=739, routed)         0.799     1.340    bus_inst/clk_IBUF_BUFG
    SLICE_X19Y322        FDCE                                         r  bus_inst/rx_buffer_data_reg[17]/C





