

================================================================
== Vivado HLS Report for 'Conv2_Cal'
================================================================
* Date:           Wed Aug 19 09:56:52 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lenet_HLS_Final
* Solution:       conv_optimization
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.747 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1772182|  1772182| 17.722 ms | 17.722 ms |  1772182|  1772182|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CONV2_SIZE1         |  1765560|  1765560|    353112|          -|          -|     5|    no    |
        | + CONV2_SIZE2        |   353110|   353110|     70622|          -|          -|     5|    no    |
        |  ++ CONV2_ROW        |    70620|    70620|      7062|          -|          -|    10|    no    |
        |   +++ CONV2_COL      |     7060|     7060|       706|          -|          -|    10|    no    |
        |    ++++ CONV2_OUTD   |      704|      704|        44|          -|          -|    16|    no    |
        |     +++++ CONV2_IND  |       42|       42|         7|          -|          -|     6|    no    |
        |- CONV2_BIAS_SIZE1    |     6620|     6620|       662|          -|          -|    10|    no    |
        | + CONV2_BIAS_SIZE2   |      660|      660|        66|          -|          -|    10|    no    |
        |  ++ CONV2_BIAS_OUTD  |       64|       64|         4|          -|          -|    16|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    787|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       3|      1|    -|
|Multiplexer      |        -|      -|       -|    234|    -|
|Register         |        -|      -|     279|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|     282|   1022|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |Lenet_HLS_mul_mulcud_U9  |Lenet_HLS_mul_mulcud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv2_V_U       |Conv2_Cal_conv2_V     |        2|  0|   0|    0|  2400|    6|     1|        14400|
    |conv2_bias_V_U  |Conv2_Cal_conv2_bdEe  |        0|  3|   1|    0|    16|    3|     1|           48|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                      |        2|  3|   1|    0|  2416|    9|     2|        14448|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln1116_1_fu_613_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln1116_fu_578_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln1117_1_fu_525_p2     |     +    |      0|  0|  12|          64|          64|
    |add_ln1117_2_fu_531_p2     |     +    |      0|  0|  12|          64|          64|
    |add_ln1117_3_fu_625_p2     |     +    |      0|  0|  12|          13|          13|
    |add_ln1117_4_fu_630_p2     |     +    |      0|  0|  12|          13|          13|
    |add_ln1117_fu_504_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln1192_3_fu_670_p2     |     +    |      0|  0|  25|          18|          18|
    |add_ln1265_1_fu_1180_p2    |     +    |      0|  0|  12|           9|           9|
    |add_ln1265_2_fu_1205_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln1265_3_fu_1211_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln1265_fu_1174_p2      |     +    |      0|  0|  12|           9|           9|
    |add_ln137_1_fu_368_p2      |     +    |      0|  0|  13|           4|           4|
    |add_ln137_fu_343_p2        |     +    |      0|  0|  13|           4|           4|
    |add_ln203_12_fu_429_p2     |     +    |      0|  0|  12|           9|           9|
    |add_ln203_13_fu_454_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln203_14_fu_460_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln203_fu_423_p2        |     +    |      0|  0|  12|           9|           9|
    |col_fu_358_p2              |     +    |      0|  0|  13|           4|           1|
    |i_3_fu_1107_p2             |     +    |      0|  0|  13|           4|           1|
    |i_fu_297_p2                |     +    |      0|  0|  12|           3|           1|
    |in_d_fu_476_p2             |     +    |      0|  0|  12|           3|           1|
    |j_1_fu_1123_p2             |     +    |      0|  0|  13|           4|           1|
    |j_fu_317_p2                |     +    |      0|  0|  12|           3|           1|
    |out_d_1_fu_1139_p2         |     +    |      0|  0|  15|           5|           1|
    |out_d_fu_383_p2            |     +    |      0|  0|  15|           5|           1|
    |p_Val2_17_fu_1245_p2       |     +    |      0|  0|  12|          12|          12|
    |p_Val2_20_fu_921_p2        |     +    |      0|  0|  12|          12|          12|
    |p_Val2_25_fu_734_p2        |     +    |      0|  0|  12|          12|          12|
    |ret_V_2_fu_1231_p2         |     +    |      0|  0|  17|          13|          13|
    |ret_V_fu_665_p2            |     +    |      0|  0|  26|          19|          19|
    |row_fu_333_p2              |     +    |      0|  0|  13|           4|           1|
    |sub_ln1116_1_fu_607_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln1116_fu_568_p2       |     -    |      0|  0|  15|           8|           8|
    |sub_ln1117_fu_413_p2       |     -    |      0|  0|  15|           9|           9|
    |and_ln415_1_fu_724_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_911_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln777_fu_962_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln781_1_fu_820_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_1005_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_814_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_1035_p2       |    and   |      0|  0|   2|           1|           1|
    |carry_3_fu_941_p2          |    and   |      0|  0|   2|           1|           1|
    |carry_5_fu_754_p2          |    and   |      0|  0|   2|           1|           1|
    |deleted_ones_2_fu_808_p2   |    and   |      0|  0|   2|           1|           1|
    |deleted_ones_fu_999_p2     |    and   |      0|  0|   2|           1|           1|
    |overflow_1_fu_838_p2       |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1029_p2        |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_1265_p2     |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_855_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_1053_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln124_fu_291_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln126_fu_311_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln128_fu_327_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln130_fu_352_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln133_fu_377_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln135_fu_470_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln136_fu_494_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln1494_fu_1317_p2     |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln149_fu_1101_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln151_fu_1117_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln153_fu_1133_p2      |   icmp   |      0|  0|  11|           5|           6|
    |r_2_fu_885_p2              |   icmp   |      0|  0|  11|           5|           1|
    |r_3_fu_697_p2              |   icmp   |      0|  0|  11|           5|           1|
    |or_ln136_1_fu_488_p2       |    or    |      0|  0|   3|           3|           3|
    |or_ln136_fu_482_p2         |    or    |      0|  0|   3|           3|           3|
    |or_ln340_1_fu_1059_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_1071_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_1065_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_860_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_1283_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln406_fu_711_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln416_3_fu_987_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln416_4_fu_993_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln416_5_fu_796_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln416_fu_802_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_828_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_1017_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln786_1_fu_844_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_1041_p2        |    or    |      0|  0|   2|           1|           1|
    |r_fu_898_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_1_fu_1289_p3  |  select  |      0|  0|  12|           1|          11|
    |select_ln340_2_fu_1305_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln340_3_fu_1093_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln340_fu_1077_p3    |  select  |      0|  0|  12|           1|          11|
    |select_ln388_1_fu_1297_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln388_fu_1085_p3    |  select  |      0|  0|  13|           1|          13|
    |select_ln46_fu_1323_p3     |  select  |      0|  0|  11|           1|          11|
    |xor_ln340_1_fu_1277_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_1271_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln416_5_fu_935_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_6_fu_981_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_7_fu_748_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_8_fu_790_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_1_fu_784_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_975_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_3_fu_1023_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_4_fu_824_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln785_5_fu_833_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_1011_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln786_1_fu_1047_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_849_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_1259_p2       |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 787|         546|         589|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  105|         22|    1|         22|
    |col_0_reg_221      |    9|          2|    4|          8|
    |i1_0_reg_254       |    9|          2|    4|          8|
    |i_0_reg_186        |    9|          2|    3|          6|
    |in_d_0_reg_243     |    9|          2|    3|          6|
    |j2_0_reg_265       |    9|          2|    4|          8|
    |j_0_reg_198        |    9|          2|    3|          6|
    |layer4_V_address0  |   15|          3|   11|         33|
    |layer4_V_d0        |   33|          6|   12|         72|
    |out_d3_0_reg_276   |    9|          2|    5|         10|
    |out_d_0_reg_232    |    9|          2|    5|         10|
    |row_0_reg_210      |    9|          2|    4|          8|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  234|         49|   59|        197|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |Range2_all_ones_1_reg_1514  |   1|   0|    1|          0|
    |add_ln1116_1_reg_1452       |  12|   0|   12|          0|
    |and_ln786_4_reg_1520        |   1|   0|    1|          0|
    |ap_CS_fsm                   |  21|   0|   21|          0|
    |carry_5_reg_1503            |   1|   0|    1|          0|
    |col_0_reg_221               |   4|   0|    4|          0|
    |col_reg_1397                |   4|   0|    4|          0|
    |conv2_V_load_reg_1472       |   6|   0|    6|          0|
    |i1_0_reg_254                |   4|   0|    4|          0|
    |i_0_reg_186                 |   3|   0|    3|          0|
    |i_3_reg_1545                |   4|   0|    4|          0|
    |i_reg_1348                  |   3|   0|    3|          0|
    |icmp_ln136_reg_1438         |   1|   0|    1|          0|
    |icmp_ln1494_reg_1597        |   1|   0|    1|          0|
    |in_d_0_reg_243              |   3|   0|    3|          0|
    |in_d_reg_1433               |   3|   0|    3|          0|
    |j2_0_reg_265                |   4|   0|    4|          0|
    |j_0_reg_198                 |   3|   0|    3|          0|
    |j_1_reg_1558                |   4|   0|    4|          0|
    |j_reg_1366                  |   3|   0|    3|          0|
    |layer3_V_load_reg_1467      |  12|   0|   12|          0|
    |layer4_V_addr_6_reg_1425    |  11|   0|   11|          0|
    |layer4_V_addr_reg_1576      |  11|   0|   11|          0|
    |or_ln340_4_reg_1533         |   1|   0|    1|          0|
    |out_d3_0_reg_276            |   5|   0|    5|          0|
    |out_d_0_reg_232             |   5|   0|    5|          0|
    |out_d_1_reg_1571            |   5|   0|    5|          0|
    |out_d_reg_1415              |   5|   0|    5|          0|
    |overflow_1_reg_1525         |   1|   0|    1|          0|
    |p_Result_24_reg_1492        |   1|   0|    1|          0|
    |p_Result_26_reg_1509        |   1|   0|    1|          0|
    |p_Val2_15_reg_1586          |   3|   0|    3|          0|
    |p_Val2_25_reg_1498          |  12|   0|   12|          0|
    |r_V_reg_1477                |  19|   0|   19|          0|
    |row_0_reg_210               |   4|   0|    4|          0|
    |row_reg_1379                |   4|   0|    4|          0|
    |select_ln340_3_reg_1537     |  12|   0|   12|          0|
    |sext_ln1117_reg_1420        |   9|   0|   10|          1|
    |trunc_ln1117_1_reg_1447     |  11|   0|   11|          0|
    |trunc_ln1117_reg_1442       |  13|   0|   13|          0|
    |trunc_ln1494_reg_1592       |  11|   0|   11|          0|
    |underflow_2_reg_1529        |   1|   0|    1|          0|
    |zext_ln124_reg_1340         |   3|   0|    4|          1|
    |zext_ln126_reg_1358         |   3|   0|    4|          1|
    |zext_ln128_reg_1371         |   3|   0|   13|         10|
    |zext_ln130_reg_1389         |   4|   0|    9|          5|
    |zext_ln133_reg_1407         |   4|   0|   12|          8|
    |zext_ln137_1_reg_1384       |   4|   0|    9|          5|
    |zext_ln137_2_reg_1402       |   4|   0|   12|          8|
    |zext_ln137_reg_1353         |   3|   0|   64|         61|
    |zext_ln151_reg_1550         |   4|   0|    9|          5|
    |zext_ln153_reg_1563         |   4|   0|   12|          8|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 279|   0|  392|        113|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   Conv2_Cal  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   Conv2_Cal  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   Conv2_Cal  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   Conv2_Cal  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   Conv2_Cal  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   Conv2_Cal  | return value |
|layer3_V_address0  | out |   11|  ap_memory |   layer3_V   |     array    |
|layer3_V_ce0       | out |    1|  ap_memory |   layer3_V   |     array    |
|layer3_V_q0        |  in |   12|  ap_memory |   layer3_V   |     array    |
|layer4_V_address0  | out |   11|  ap_memory |   layer4_V   |     array    |
|layer4_V_ce0       | out |    1|  ap_memory |   layer4_V   |     array    |
|layer4_V_we0       | out |    1|  ap_memory |   layer4_V   |     array    |
|layer4_V_d0        | out |   12|  ap_memory |   layer4_V   |     array    |
|layer4_V_q0        |  in |   12|  ap_memory |   layer4_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 7 
14 --> 15 
15 --> 13 
16 --> 17 
17 --> 18 16 
18 --> 19 17 
19 --> 20 
20 --> 21 
21 --> 18 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [src/lenet.cpp:124]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %CONV2_SIZE1_end ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i3 %i_0 to i4" [src/lenet.cpp:124]   --->   Operation 24 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.13ns)   --->   "%icmp_ln124 = icmp eq i3 %i_0, -3" [src/lenet.cpp:124]   --->   Operation 25 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [src/lenet.cpp:124]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader.preheader, label %CONV2_SIZE1_begin" [src/lenet.cpp:124]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str30) nounwind" [src/lenet.cpp:124]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str30) nounwind" [src/lenet.cpp:124]   --->   Operation 30 'specregionbegin' 'tmp' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i3 %i_0 to i64" [src/lenet.cpp:137]   --->   Operation 31 'zext' 'zext_ln137' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %2" [src/lenet.cpp:126]   --->   Operation 32 'br' <Predicate = (!icmp_ln124)> <Delay = 1.76>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader" [src/lenet.cpp:149]   --->   Operation 33 'br' <Predicate = (icmp_ln124)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %CONV2_SIZE1_begin ], [ %j, %CONV2_SIZE2_end ]"   --->   Operation 34 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i3 %j_0 to i4" [src/lenet.cpp:126]   --->   Operation 35 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.13ns)   --->   "%icmp_ln126 = icmp eq i3 %j_0, -3" [src/lenet.cpp:126]   --->   Operation 36 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 37 'speclooptripcount' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [src/lenet.cpp:126]   --->   Operation 38 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %CONV2_SIZE1_end, label %CONV2_SIZE2_begin" [src/lenet.cpp:126]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str31) nounwind" [src/lenet.cpp:126]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str31) nounwind" [src/lenet.cpp:126]   --->   Operation 41 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i3 %j_0 to i13" [src/lenet.cpp:128]   --->   Operation 42 'zext' 'zext_ln128' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %3" [src/lenet.cpp:128]   --->   Operation 43 'br' <Predicate = (!icmp_ln126)> <Delay = 1.76>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str30, i32 %tmp) nounwind" [src/lenet.cpp:147]   --->   Operation 44 'specregionend' 'empty_164' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %1" [src/lenet.cpp:124]   --->   Operation 45 'br' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%row_0 = phi i4 [ 0, %CONV2_SIZE2_begin ], [ %row, %CONV2_ROW_end ]"   --->   Operation 46 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.30ns)   --->   "%icmp_ln128 = icmp eq i4 %row_0, -6" [src/lenet.cpp:128]   --->   Operation 47 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 48 'speclooptripcount' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.73ns)   --->   "%row = add i4 %row_0, 1" [src/lenet.cpp:128]   --->   Operation 49 'add' 'row' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %CONV2_SIZE2_end, label %CONV2_ROW_begin" [src/lenet.cpp:128]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str32) nounwind" [src/lenet.cpp:128]   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str32) nounwind" [src/lenet.cpp:128]   --->   Operation 52 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i4 %row_0 to i9" [src/lenet.cpp:137]   --->   Operation 53 'zext' 'zext_ln137_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.73ns)   --->   "%add_ln137 = add i4 %row_0, %zext_ln124" [src/lenet.cpp:137]   --->   Operation 54 'add' 'add_ln137' <Predicate = (!icmp_ln128)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i4 %add_ln137 to i9" [src/lenet.cpp:130]   --->   Operation 55 'zext' 'zext_ln130' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %4" [src/lenet.cpp:130]   --->   Operation 56 'br' <Predicate = (!icmp_ln128)> <Delay = 1.76>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str31, i32 %tmp_s) nounwind" [src/lenet.cpp:146]   --->   Operation 57 'specregionend' 'empty_163' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [src/lenet.cpp:126]   --->   Operation 58 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%col_0 = phi i4 [ 0, %CONV2_ROW_begin ], [ %col, %CONV2_COL_end ]"   --->   Operation 59 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.30ns)   --->   "%icmp_ln130 = icmp eq i4 %col_0, -6" [src/lenet.cpp:130]   --->   Operation 60 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 61 'speclooptripcount' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.73ns)   --->   "%col = add i4 %col_0, 1" [src/lenet.cpp:130]   --->   Operation 62 'add' 'col' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %CONV2_ROW_end, label %CONV2_COL_begin" [src/lenet.cpp:130]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str33) nounwind" [src/lenet.cpp:130]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str33) nounwind" [src/lenet.cpp:130]   --->   Operation 65 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i4 %col_0 to i12" [src/lenet.cpp:137]   --->   Operation 66 'zext' 'zext_ln137_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.73ns)   --->   "%add_ln137_1 = add i4 %col_0, %zext_ln126" [src/lenet.cpp:137]   --->   Operation 67 'add' 'add_ln137_1' <Predicate = (!icmp_ln130)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i4 %add_ln137_1 to i12" [src/lenet.cpp:133]   --->   Operation 68 'zext' 'zext_ln133' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.76ns)   --->   "br label %5" [src/lenet.cpp:133]   --->   Operation 69 'br' <Predicate = (!icmp_ln130)> <Delay = 1.76>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str32, i32 %tmp_2) nounwind" [src/lenet.cpp:145]   --->   Operation 70 'specregionend' 'empty_162' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %3" [src/lenet.cpp:128]   --->   Operation 71 'br' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.48>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %CONV2_COL_begin ], [ %out_d, %CONV2_OUTD_end ]"   --->   Operation 72 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.36ns)   --->   "%icmp_ln133 = icmp eq i5 %out_d_0, -16" [src/lenet.cpp:133]   --->   Operation 73 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 74 'speclooptripcount' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [src/lenet.cpp:133]   --->   Operation 75 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %CONV2_COL_end, label %CONV2_OUTD_begin" [src/lenet.cpp:133]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str34) nounwind" [src/lenet.cpp:133]   --->   Operation 77 'specloopname' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str34) nounwind" [src/lenet.cpp:133]   --->   Operation 78 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %out_d_0, i3 0)" [src/lenet.cpp:137]   --->   Operation 79 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i8 %tmp_7 to i9" [src/lenet.cpp:137]   --->   Operation 80 'zext' 'zext_ln1117' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_d_0, i1 false)" [src/lenet.cpp:137]   --->   Operation 81 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i6 %tmp_8 to i9" [src/lenet.cpp:137]   --->   Operation 82 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.91ns)   --->   "%sub_ln1117 = sub i9 %zext_ln1117, %zext_ln1117_1" [src/lenet.cpp:137]   --->   Operation 83 'sub' 'sub_ln1117' <Predicate = (!icmp_ln133)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i9 %sub_ln1117 to i10" [src/lenet.cpp:137]   --->   Operation 84 'sext' 'sext_ln1117' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203 = add i9 %zext_ln1117, %zext_ln1117_1" [src/lenet.cpp:137]   --->   Operation 85 'add' 'add_ln203' <Predicate = (!icmp_ln133)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln203_12 = add i9 %zext_ln137_1, %add_ln203" [src/lenet.cpp:137]   --->   Operation 86 'add' 'add_ln203_12' <Predicate = (!icmp_ln133)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln203_12, i3 0)" [src/lenet.cpp:137]   --->   Operation 87 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_46 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln203_12, i1 false)" [src/lenet.cpp:137]   --->   Operation 88 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_46 to i12" [src/lenet.cpp:137]   --->   Operation 89 'zext' 'zext_ln203' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_13 = add i12 %p_shl_cast, %zext_ln203" [src/lenet.cpp:137]   --->   Operation 90 'add' 'add_ln203_13' <Predicate = (!icmp_ln133)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 91 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln203_14 = add i12 %zext_ln137_2, %add_ln203_13" [src/lenet.cpp:137]   --->   Operation 91 'add' 'add_ln203_14' <Predicate = (!icmp_ln133)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i12 %add_ln203_14 to i64" [src/lenet.cpp:137]   --->   Operation 92 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%layer4_V_addr_6 = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %zext_ln203_13" [src/lenet.cpp:137]   --->   Operation 93 'getelementptr' 'layer4_V_addr_6' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.76ns)   --->   "br label %6" [src/lenet.cpp:135]   --->   Operation 94 'br' <Predicate = (!icmp_ln133)> <Delay = 1.76>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str33, i32 %tmp_3) nounwind" [src/lenet.cpp:144]   --->   Operation 95 'specregionend' 'empty_161' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br label %4" [src/lenet.cpp:130]   --->   Operation 96 'br' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.57>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%in_d_0 = phi i3 [ 0, %CONV2_OUTD_begin ], [ %in_d, %12 ]"   --->   Operation 97 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.13ns)   --->   "%icmp_ln135 = icmp eq i3 %in_d_0, -2" [src/lenet.cpp:135]   --->   Operation 98 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 99 'speclooptripcount' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.65ns)   --->   "%in_d = add i3 %in_d_0, 1" [src/lenet.cpp:135]   --->   Operation 100 'add' 'in_d' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %CONV2_OUTD_end, label %7" [src/lenet.cpp:135]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln136)   --->   "%or_ln136 = or i3 %i_0, %in_d_0" [src/lenet.cpp:136]   --->   Operation 102 'or' 'or_ln136' <Predicate = (!icmp_ln135)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln136)   --->   "%or_ln136_1 = or i3 %or_ln136, %j_0" [src/lenet.cpp:136]   --->   Operation 103 'or' 'or_ln136_1' <Predicate = (!icmp_ln135)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (1.13ns) (out node of the LUT)   --->   "%icmp_ln136 = icmp eq i3 %or_ln136_1, 0" [src/lenet.cpp:136]   --->   Operation 104 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln135)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i3 %in_d_0 to i10" [src/lenet.cpp:137]   --->   Operation 105 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.82ns)   --->   "%add_ln1117 = add i10 %sext_ln1117, %zext_ln1117_2" [src/lenet.cpp:137]   --->   Operation 106 'add' 'add_ln1117' <Predicate = (!icmp_ln135)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i10 %add_ln1117 to i64" [src/lenet.cpp:137]   --->   Operation 107 'sext' 'sext_ln1117_1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_47 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln1117, i2 0)" [src/lenet.cpp:137]   --->   Operation 108 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i12 %tmp_47 to i64" [src/lenet.cpp:137]   --->   Operation 109 'sext' 'sext_ln1117_2' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_1 = add i64 %sext_ln1117_1, %sext_ln1117_2" [src/lenet.cpp:137]   --->   Operation 110 'add' 'add_ln1117_1' <Predicate = (!icmp_ln135)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 111 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1117_2 = add i64 %add_ln1117_1, %zext_ln137" [src/lenet.cpp:137]   --->   Operation 111 'add' 'add_ln1117_2' <Predicate = (!icmp_ln135)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i64 %add_ln1117_2 to i13" [src/lenet.cpp:137]   --->   Operation 112 'trunc' 'trunc_ln1117' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln1117_1 = trunc i64 %add_ln1117_2 to i11" [src/lenet.cpp:137]   --->   Operation 113 'trunc' 'trunc_ln1117_1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %in_d_0, i4 0)" [src/lenet.cpp:137]   --->   Operation 114 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i7 %tmp_10 to i8" [src/lenet.cpp:137]   --->   Operation 115 'zext' 'zext_ln1116' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %in_d_0, i1 false)" [src/lenet.cpp:137]   --->   Operation 116 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i4 %tmp_11 to i8" [src/lenet.cpp:137]   --->   Operation 117 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.87ns)   --->   "%sub_ln1116 = sub i8 %zext_ln1116, %zext_ln1116_3" [src/lenet.cpp:137]   --->   Operation 118 'sub' 'sub_ln1116' <Predicate = (!icmp_ln135)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i8 %sub_ln1116 to i9" [src/lenet.cpp:137]   --->   Operation 119 'sext' 'sext_ln1116' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln1116 = add i9 %sext_ln1116, %zext_ln130" [src/lenet.cpp:137]   --->   Operation 120 'add' 'add_ln1116' <Predicate = (!icmp_ln135)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i9 %add_ln1116 to i8" [src/lenet.cpp:137]   --->   Operation 121 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %trunc_ln1116, i4 0)" [src/lenet.cpp:137]   --->   Operation 122 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_48 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln1116, i1 false)" [src/lenet.cpp:137]   --->   Operation 123 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i10 %tmp_48 to i12" [src/lenet.cpp:137]   --->   Operation 124 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116_1 = sub i12 %p_shl6_cast, %sext_ln1116_1" [src/lenet.cpp:137]   --->   Operation 125 'sub' 'sub_ln1116_1' <Predicate = (!icmp_ln135)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 126 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1116_1 = add i12 %sub_ln1116_1, %zext_ln133" [src/lenet.cpp:137]   --->   Operation 126 'add' 'add_ln1116_1' <Predicate = (!icmp_ln135)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str34, i32 %tmp_4) nounwind" [src/lenet.cpp:143]   --->   Operation 127 'specregionend' 'empty_160' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "br label %5" [src/lenet.cpp:133]   --->   Operation 128 'br' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln1117_1, i2 0)" [src/lenet.cpp:137]   --->   Operation 129 'bitconcatenate' 'p_shl10_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_3 = add i13 %trunc_ln1117, %p_shl10_cast" [src/lenet.cpp:137]   --->   Operation 130 'add' 'add_ln1117_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 131 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1117_4 = add i13 %add_ln1117_3, %zext_ln128" [src/lenet.cpp:137]   --->   Operation 131 'add' 'add_ln1117_4' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i13 %add_ln1117_4 to i64" [src/lenet.cpp:137]   --->   Operation 132 'zext' 'zext_ln1117_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%conv2_V_addr = getelementptr [2400 x i6]* @conv2_V, i64 0, i64 %zext_ln1117_3" [src/lenet.cpp:137]   --->   Operation 133 'getelementptr' 'conv2_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i12 %add_ln1116_1 to i64" [src/lenet.cpp:137]   --->   Operation 134 'zext' 'zext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%layer3_V_addr = getelementptr [1176 x i12]* @layer3_V, i64 0, i64 %zext_ln1116_4" [src/lenet.cpp:137]   --->   Operation 135 'getelementptr' 'layer3_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [2/2] (3.25ns)   --->   "%layer3_V_load = load i12* %layer3_V_addr, align 2" [src/lenet.cpp:137]   --->   Operation 136 'load' 'layer3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_8 : Operation 137 [2/2] (3.25ns)   --->   "%conv2_V_load = load i6* %conv2_V_addr, align 1" [src/lenet.cpp:137]   --->   Operation 137 'load' 'conv2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 138 [1/2] (3.25ns)   --->   "%layer3_V_load = load i12* %layer3_V_addr, align 2" [src/lenet.cpp:137]   --->   Operation 138 'load' 'layer3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_9 : Operation 139 [1/2] (3.25ns)   --->   "%conv2_V_load = load i6* %conv2_V_addr, align 1" [src/lenet.cpp:137]   --->   Operation 139 'load' 'conv2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str35) nounwind" [src/lenet.cpp:135]   --->   Operation 140 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1117_3 = sext i12 %layer3_V_load to i19" [src/lenet.cpp:137]   --->   Operation 141 'sext' 'sext_ln1117_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i6 %conv2_V_load to i19" [src/lenet.cpp:137]   --->   Operation 142 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i19 %sext_ln1118, %sext_ln1117_3" [src/lenet.cpp:137]   --->   Operation 143 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i.i.i_ifconv, label %_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv" [src/lenet.cpp:136]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [2/2] (3.25ns)   --->   "%p_Val2_21 = load i12* %layer4_V_addr_6, align 2" [src/lenet.cpp:140]   --->   Operation 145 'load' 'p_Val2_21' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>

State 11 <SV = 10> <Delay = 7.91>
ST_11 : Operation 146 [1/2] (3.25ns)   --->   "%p_Val2_21 = load i12* %layer4_V_addr_6, align 2" [src/lenet.cpp:140]   --->   Operation 146 'load' 'p_Val2_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_21, i6 0)" [src/lenet.cpp:140]   --->   Operation 147 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i18 %lhs_V_1 to i19" [src/lenet.cpp:140]   --->   Operation 148 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i19 %r_V to i18" [src/lenet.cpp:140]   --->   Operation 149 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (2.13ns)   --->   "%ret_V = add i19 %r_V, %sext_ln728" [src/lenet.cpp:140]   --->   Operation 150 'add' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (2.13ns)   --->   "%add_ln1192_3 = add i18 %lhs_V_1, %trunc_ln1192" [src/lenet.cpp:140]   --->   Operation 151 'add' 'add_ln1192_3' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [src/lenet.cpp:140]   --->   Operation 152 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%p_Val2_24 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %add_ln1192_3, i32 6, i32 17)" [src/lenet.cpp:140]   --->   Operation 153 'partselect' 'p_Val2_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i19 %r_V to i5" [src/lenet.cpp:140]   --->   Operation 154 'trunc' 'trunc_ln718_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (1.36ns)   --->   "%r_3 = icmp ne i5 %trunc_ln718_1, 0" [src/lenet.cpp:140]   --->   Operation 155 'icmp' 'r_3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_3, i32 17)" [src/lenet.cpp:140]   --->   Operation 156 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%or_ln406 = or i1 %p_Result_24, %r_3" [src/lenet.cpp:140]   --->   Operation 157 'or' 'or_ln406' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 5)" [src/lenet.cpp:140]   --->   Operation 158 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%and_ln415_1 = and i1 %tmp_58, %or_ln406" [src/lenet.cpp:140]   --->   Operation 159 'and' 'and_ln415_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%zext_ln415_1 = zext i1 %and_ln415_1 to i12" [src/lenet.cpp:140]   --->   Operation 160 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (1.54ns) (out node of the LUT)   --->   "%p_Val2_25 = add i12 %zext_ln415_1, %p_Val2_24" [src/lenet.cpp:140]   --->   Operation 161 'add' 'p_Val2_25' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_25, i32 11)" [src/lenet.cpp:140]   --->   Operation 162 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node carry_5)   --->   "%xor_ln416_7 = xor i1 %tmp_59, true" [src/lenet.cpp:140]   --->   Operation 163 'xor' 'xor_ln416_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_5 = and i1 %p_Result_25, %xor_ln416_7" [src/lenet.cpp:140]   --->   Operation 164 'and' 'carry_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_25, i32 11)" [src/lenet.cpp:140]   --->   Operation 165 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%Range2_all_ones_1 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [src/lenet.cpp:140]   --->   Operation 166 'bitselect' 'Range2_all_ones_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [src/lenet.cpp:140]   --->   Operation 167 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln779_1 = xor i1 %tmp_62, true" [src/lenet.cpp:140]   --->   Operation 168 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln416_8 = xor i1 %p_Result_25, true" [src/lenet.cpp:140]   --->   Operation 169 'xor' 'xor_ln416_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%or_ln416_5 = or i1 %tmp_59, %xor_ln416_8" [src/lenet.cpp:140]   --->   Operation 170 'or' 'or_ln416_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%or_ln416 = or i1 %or_ln416_5, %xor_ln779_1" [src/lenet.cpp:140]   --->   Operation 171 'or' 'or_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%deleted_ones_2 = and i1 %Range2_all_ones_1, %or_ln416" [src/lenet.cpp:140]   --->   Operation 172 'and' 'deleted_ones_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %p_Result_26, %deleted_ones_2" [src/lenet.cpp:140]   --->   Operation 173 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 174 [1/1] (3.25ns)   --->   "store i12 %p_Val2_25, i12* %layer4_V_addr_6, align 2" [src/lenet.cpp:140]   --->   Operation 174 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_12 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%and_ln781_1 = and i1 %carry_5, %Range2_all_ones_1" [src/lenet.cpp:140]   --->   Operation 175 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%xor_ln785_4 = xor i1 %Range2_all_ones_1, %carry_5" [src/lenet.cpp:140]   --->   Operation 176 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%or_ln785_1 = or i1 %p_Result_26, %xor_ln785_4" [src/lenet.cpp:140]   --->   Operation 177 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%xor_ln785_5 = xor i1 %p_Result_24, true" [src/lenet.cpp:140]   --->   Operation 178 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_1 = and i1 %or_ln785_1, %xor_ln785_5" [src/lenet.cpp:140]   --->   Operation 179 'and' 'overflow_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_4" [src/lenet.cpp:140]   --->   Operation 180 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_2 = xor i1 %or_ln786_1, true" [src/lenet.cpp:140]   --->   Operation 181 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %p_Result_24, %xor_ln786_2" [src/lenet.cpp:140]   --->   Operation 182 'and' 'underflow_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.97ns)   --->   "%or_ln340_4 = or i1 %underflow_2, %overflow_1" [src/lenet.cpp:140]   --->   Operation 183 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %or_ln340_4, label %8, label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/lenet.cpp:140]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %overflow_1, label %9, label %10" [src/lenet.cpp:140]   --->   Operation 185 'br' <Predicate = (or_ln340_4)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %underflow_2, label %11, label %._crit_edge424" [src/lenet.cpp:140]   --->   Operation 186 'br' <Predicate = (or_ln340_4 & !overflow_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 187 [1/1] (3.25ns)   --->   "store i12 -2048, i12* %layer4_V_addr_6, align 2" [src/lenet.cpp:140]   --->   Operation 187 'store' <Predicate = (!icmp_ln136 & or_ln340_4 & !overflow_1 & underflow_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "br label %._crit_edge424" [src/lenet.cpp:140]   --->   Operation 188 'br' <Predicate = (!icmp_ln136 & or_ln340_4 & !overflow_1 & underflow_2)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 189 'br' <Predicate = (!icmp_ln136 & or_ln340_4 & !overflow_1)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (3.25ns)   --->   "store i12 2047, i12* %layer4_V_addr_6, align 2" [src/lenet.cpp:140]   --->   Operation 190 'store' <Predicate = (!icmp_ln136 & or_ln340_4 & overflow_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/lenet.cpp:140]   --->   Operation 191 'br' <Predicate = (!icmp_ln136 & or_ln340_4 & overflow_1)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 192 'br' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "br label %6" [src/lenet.cpp:135]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 10> <Delay = 8.49>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 16)" [src/lenet.cpp:137]   --->   Operation 194 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%p_Val2_19 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %r_V, i32 6, i32 17)" [src/lenet.cpp:137]   --->   Operation 195 'partselect' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i19 %r_V to i5" [src/lenet.cpp:137]   --->   Operation 196 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (1.36ns)   --->   "%r_2 = icmp ne i5 %trunc_ln718, 0" [src/lenet.cpp:137]   --->   Operation 197 'icmp' 'r_2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 17)" [src/lenet.cpp:137]   --->   Operation 198 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%r = or i1 %p_Result_s, %r_2" [src/lenet.cpp:137]   --->   Operation 199 'or' 'r' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 5)" [src/lenet.cpp:137]   --->   Operation 200 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%and_ln415 = and i1 %tmp_51, %r" [src/lenet.cpp:137]   --->   Operation 201 'and' 'and_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%zext_ln415 = zext i1 %and_ln415 to i12" [src/lenet.cpp:137]   --->   Operation 202 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (1.54ns) (out node of the LUT)   --->   "%p_Val2_20 = add i12 %zext_ln415, %p_Val2_19" [src/lenet.cpp:137]   --->   Operation 203 'add' 'p_Val2_20' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_20, i32 11)" [src/lenet.cpp:137]   --->   Operation 204 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.97ns)   --->   "%xor_ln416_5 = xor i1 %tmp_52, true" [src/lenet.cpp:137]   --->   Operation 205 'xor' 'xor_ln416_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln781)   --->   "%carry_3 = and i1 %p_Result_22, %xor_ln416_5" [src/lenet.cpp:137]   --->   Operation 206 'and' 'carry_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_20, i32 11)" [src/lenet.cpp:137]   --->   Operation 207 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 18)" [src/lenet.cpp:137]   --->   Operation 208 'bitselect' 'Range2_all_ones' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%and_ln777 = and i1 %p_Result_22, %xor_ln416_5" [src/lenet.cpp:137]   --->   Operation 209 'and' 'and_ln777' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 18)" [src/lenet.cpp:137]   --->   Operation 210 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_55, true" [src/lenet.cpp:137]   --->   Operation 211 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln416_6 = xor i1 %p_Result_22, true" [src/lenet.cpp:137]   --->   Operation 212 'xor' 'xor_ln416_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416_3 = or i1 %tmp_52, %xor_ln416_6" [src/lenet.cpp:137]   --->   Operation 213 'or' 'or_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416_4 = or i1 %or_ln416_3, %xor_ln779" [src/lenet.cpp:137]   --->   Operation 214 'or' 'or_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = and i1 %Range2_all_ones, %or_ln416_4" [src/lenet.cpp:137]   --->   Operation 215 'and' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln781 = and i1 %carry_3, %Range2_all_ones" [src/lenet.cpp:137]   --->   Operation 216 'and' 'and_ln781' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%xor_ln785 = xor i1 %Range2_all_ones, %and_ln777" [src/lenet.cpp:137]   --->   Operation 217 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%or_ln785 = or i1 %p_Result_23, %xor_ln785" [src/lenet.cpp:137]   --->   Operation 218 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [1/1] (0.97ns)   --->   "%xor_ln785_3 = xor i1 %p_Result_s, true" [src/lenet.cpp:137]   --->   Operation 219 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_3" [src/lenet.cpp:137]   --->   Operation 220 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_23, %deleted_ones" [src/lenet.cpp:137]   --->   Operation 221 'and' 'and_ln786' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [src/lenet.cpp:137]   --->   Operation 222 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786_1 = xor i1 %or_ln786, true" [src/lenet.cpp:137]   --->   Operation 223 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_1" [src/lenet.cpp:137]   --->   Operation 224 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %underflow, %overflow" [src/lenet.cpp:137]   --->   Operation 225 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340_3 = or i1 %and_ln786, %xor_ln785_3" [src/lenet.cpp:137]   --->   Operation 226 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340_2 = or i1 %or_ln340_3, %and_ln781" [src/lenet.cpp:137]   --->   Operation 227 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340_1, i12 2047, i12 %p_Val2_20" [src/lenet.cpp:137]   --->   Operation 228 'select' 'select_ln340' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%select_ln388 = select i1 %underflow, i12 -2048, i12 %p_Val2_20" [src/lenet.cpp:137]   --->   Operation 229 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_2, i12 %select_ln340, i12 %select_ln388" [src/lenet.cpp:137]   --->   Operation 230 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 11> <Delay = 3.25>
ST_15 : Operation 231 [1/1] (3.25ns)   --->   "store i12 %select_ln340_3, i12* %layer4_V_addr_6, align 2" [src/lenet.cpp:137]   --->   Operation 231 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "br label %12" [src/lenet.cpp:138]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 1.76>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_3, %CONV2_BIAS_SIZE1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 233 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (1.30ns)   --->   "%icmp_ln149 = icmp eq i4 %i1_0, -6" [src/lenet.cpp:149]   --->   Operation 234 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 235 'speclooptripcount' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (1.73ns)   --->   "%i_3 = add i4 %i1_0, 1" [src/lenet.cpp:149]   --->   Operation 236 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %15, label %CONV2_BIAS_SIZE1_begin" [src/lenet.cpp:149]   --->   Operation 237 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str36) nounwind" [src/lenet.cpp:149]   --->   Operation 238 'specloopname' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str36) nounwind" [src/lenet.cpp:149]   --->   Operation 239 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i4 %i1_0 to i9" [src/lenet.cpp:151]   --->   Operation 240 'zext' 'zext_ln151' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (1.76ns)   --->   "br label %13" [src/lenet.cpp:151]   --->   Operation 241 'br' <Predicate = (!icmp_ln149)> <Delay = 1.76>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "ret void" [src/lenet.cpp:157]   --->   Operation 242 'ret' <Predicate = (icmp_ln149)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 1.76>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%j2_0 = phi i4 [ 0, %CONV2_BIAS_SIZE1_begin ], [ %j_1, %CONV2_BIAS_SIZE2_end ]"   --->   Operation 243 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (1.30ns)   --->   "%icmp_ln151 = icmp eq i4 %j2_0, -6" [src/lenet.cpp:151]   --->   Operation 244 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 245 'speclooptripcount' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (1.73ns)   --->   "%j_1 = add i4 %j2_0, 1" [src/lenet.cpp:151]   --->   Operation 246 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %CONV2_BIAS_SIZE1_end, label %CONV2_BIAS_SIZE2_begin" [src/lenet.cpp:151]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str37) nounwind" [src/lenet.cpp:151]   --->   Operation 248 'specloopname' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str37) nounwind" [src/lenet.cpp:151]   --->   Operation 249 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i4 %j2_0 to i12" [src/lenet.cpp:153]   --->   Operation 250 'zext' 'zext_ln153' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (1.76ns)   --->   "br label %14" [src/lenet.cpp:153]   --->   Operation 251 'br' <Predicate = (!icmp_ln151)> <Delay = 1.76>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str36, i32 %tmp_9) nounwind" [src/lenet.cpp:156]   --->   Operation 252 'specregionend' 'empty_169' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "br label %.preheader" [src/lenet.cpp:149]   --->   Operation 253 'br' <Predicate = (icmp_ln151)> <Delay = 0.00>

State 18 <SV = 4> <Delay = 7.48>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%out_d3_0 = phi i5 [ 0, %CONV2_BIAS_SIZE2_begin ], [ %out_d_1, %_ZN13ap_fixed_baseILi13ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ]"   --->   Operation 254 'phi' 'out_d3_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 255 [1/1] (1.36ns)   --->   "%icmp_ln153 = icmp eq i5 %out_d3_0, -16" [src/lenet.cpp:153]   --->   Operation 255 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 256 'speclooptripcount' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 257 [1/1] (1.78ns)   --->   "%out_d_1 = add i5 %out_d3_0, 1" [src/lenet.cpp:153]   --->   Operation 257 'add' 'out_d_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %CONV2_BIAS_SIZE2_end, label %_ZN13ap_fixed_baseILi13ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv" [src/lenet.cpp:153]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i5 %out_d3_0 to i64" [src/lenet.cpp:154]   --->   Operation 259 'zext' 'zext_ln154' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %out_d3_0, i3 0)" [src/lenet.cpp:154]   --->   Operation 260 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i8 %tmp_5 to i9" [src/lenet.cpp:154]   --->   Operation 261 'zext' 'zext_ln1265' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_d3_0, i1 false)" [src/lenet.cpp:154]   --->   Operation 262 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i6 %tmp_6 to i9" [src/lenet.cpp:154]   --->   Operation 263 'zext' 'zext_ln1265_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_18 : Operation 264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1265 = add i9 %zext_ln1265_1, %zext_ln1265" [src/lenet.cpp:154]   --->   Operation 264 'add' 'add_ln1265' <Predicate = (!icmp_ln153)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 265 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1265_1 = add i9 %add_ln1265, %zext_ln151" [src/lenet.cpp:154]   --->   Operation 265 'add' 'add_ln1265_1' <Predicate = (!icmp_ln153)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%p_shl12_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln1265_1, i3 0)" [src/lenet.cpp:154]   --->   Operation 266 'bitconcatenate' 'p_shl12_cast' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_43 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln1265_1, i1 false)" [src/lenet.cpp:154]   --->   Operation 267 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i10 %tmp_43 to i12" [src/lenet.cpp:154]   --->   Operation 268 'zext' 'zext_ln1265_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1265_2 = add i12 %zext_ln1265_2, %p_shl12_cast" [src/lenet.cpp:154]   --->   Operation 269 'add' 'add_ln1265_2' <Predicate = (!icmp_ln153)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 270 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1265_3 = add i12 %add_ln1265_2, %zext_ln153" [src/lenet.cpp:154]   --->   Operation 270 'add' 'add_ln1265_3' <Predicate = (!icmp_ln153)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln1265_3 = zext i12 %add_ln1265_3 to i64" [src/lenet.cpp:154]   --->   Operation 271 'zext' 'zext_ln1265_3' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (0.00ns)   --->   "%layer4_V_addr = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %zext_ln1265_3" [src/lenet.cpp:154]   --->   Operation 272 'getelementptr' 'layer4_V_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%conv2_bias_V_addr = getelementptr [16 x i3]* @conv2_bias_V, i64 0, i64 %zext_ln154" [src/lenet.cpp:154]   --->   Operation 273 'getelementptr' 'conv2_bias_V_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_18 : Operation 274 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i3* %conv2_bias_V_addr, align 1" [src/lenet.cpp:154]   --->   Operation 274 'load' 'p_Val2_15' <Predicate = (!icmp_ln153)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str37, i32 %tmp_1) nounwind" [src/lenet.cpp:155]   --->   Operation 275 'specregionend' 'empty_168' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "br label %13" [src/lenet.cpp:151]   --->   Operation 276 'br' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 3.25>
ST_19 : Operation 277 [2/2] (3.25ns)   --->   "%p_Val2_s = load i12* %layer4_V_addr, align 2" [src/lenet.cpp:154]   --->   Operation 277 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_19 : Operation 278 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i3* %conv2_bias_V_addr, align 1" [src/lenet.cpp:154]   --->   Operation 278 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>

State 20 <SV = 6> <Delay = 8.74>
ST_20 : Operation 279 [1/2] (3.25ns)   --->   "%p_Val2_s = load i12* %layer4_V_addr, align 2" [src/lenet.cpp:154]   --->   Operation 279 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "%lhs_V = sext i12 %p_Val2_s to i13" [src/lenet.cpp:154]   --->   Operation 280 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i3 %p_Val2_15 to i12" [src/lenet.cpp:154]   --->   Operation 281 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%rhs_V = sext i3 %p_Val2_15 to i13" [src/lenet.cpp:154]   --->   Operation 282 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 283 [1/1] (1.54ns)   --->   "%ret_V_2 = add nsw i13 %lhs_V, %rhs_V" [src/lenet.cpp:154]   --->   Operation 283 'add' 'ret_V_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_2, i32 12)" [src/lenet.cpp:154]   --->   Operation 284 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 285 [1/1] (1.54ns)   --->   "%p_Val2_17 = add i12 %sext_ln1265, %p_Val2_s" [src/lenet.cpp:154]   --->   Operation 285 'add' 'p_Val2_17' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_17, i32 11)" [src/lenet.cpp:154]   --->   Operation 286 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786 = xor i1 %p_Result_28, true" [src/lenet.cpp:154]   --->   Operation 287 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%underflow_1 = and i1 %p_Result_27, %xor_ln786" [src/lenet.cpp:154]   --->   Operation 288 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%xor_ln340 = xor i1 %p_Result_27, %p_Result_28" [src/lenet.cpp:154]   --->   Operation 289 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%xor_ln340_1 = xor i1 %p_Result_27, true" [src/lenet.cpp:154]   --->   Operation 290 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%or_ln340 = or i1 %p_Result_28, %xor_ln340_1" [src/lenet.cpp:154]   --->   Operation 291 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%select_ln340_1 = select i1 %xor_ln340, i12 2047, i12 %p_Val2_17" [src/lenet.cpp:154]   --->   Operation 292 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 293 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %underflow_1, i12 -2048, i12 %p_Val2_17" [src/lenet.cpp:154]   --->   Operation 293 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 294 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340, i12 %select_ln340_1, i12 %select_ln388_1" [src/lenet.cpp:154]   --->   Operation 294 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i12 %select_ln340_2 to i11" [src/lenet.cpp:46->src/lenet.cpp:154]   --->   Operation 295 'trunc' 'trunc_ln1494' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (1.99ns)   --->   "%icmp_ln1494 = icmp sgt i12 %select_ln340_2, 0" [src/lenet.cpp:46->src/lenet.cpp:154]   --->   Operation 296 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 7> <Delay = 3.94>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str38) nounwind" [src/lenet.cpp:154]   --->   Operation 297 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (0.69ns)   --->   "%select_ln46 = select i1 %icmp_ln1494, i11 %trunc_ln1494, i11 0" [src/lenet.cpp:46->src/lenet.cpp:154]   --->   Operation 298 'select' 'select_ln46' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i11 %select_ln46 to i12" [src/lenet.cpp:46->src/lenet.cpp:154]   --->   Operation 299 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (3.25ns)   --->   "store i12 %zext_ln46, i12* %layer4_V_addr, align 2" [src/lenet.cpp:154]   --->   Operation 300 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "br label %14" [src/lenet.cpp:153]   --->   Operation 301 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln124           (br               ) [ 0111111111111111000000]
i_0                (phi              ) [ 0010111111111111000000]
zext_ln124         (zext             ) [ 0001111111111111000000]
icmp_ln124         (icmp             ) [ 0011111111111111000000]
empty              (speclooptripcount) [ 0000000000000000000000]
i                  (add              ) [ 0111111111111111000000]
br_ln124           (br               ) [ 0000000000000000000000]
specloopname_ln124 (specloopname     ) [ 0000000000000000000000]
tmp                (specregionbegin  ) [ 0001111111111111000000]
zext_ln137         (zext             ) [ 0001111111111111000000]
br_ln126           (br               ) [ 0011111111111111000000]
br_ln149           (br               ) [ 0011111111111111111111]
j_0                (phi              ) [ 0001011111111111000000]
zext_ln126         (zext             ) [ 0000111111111111000000]
icmp_ln126         (icmp             ) [ 0011111111111111000000]
empty_155          (speclooptripcount) [ 0000000000000000000000]
j                  (add              ) [ 0011111111111111000000]
br_ln126           (br               ) [ 0000000000000000000000]
specloopname_ln126 (specloopname     ) [ 0000000000000000000000]
tmp_s              (specregionbegin  ) [ 0000111111111111000000]
zext_ln128         (zext             ) [ 0000111111111111000000]
br_ln128           (br               ) [ 0011111111111111000000]
empty_164          (specregionend    ) [ 0000000000000000000000]
br_ln124           (br               ) [ 0111111111111111000000]
row_0              (phi              ) [ 0000100000000000000000]
icmp_ln128         (icmp             ) [ 0011111111111111000000]
empty_156          (speclooptripcount) [ 0000000000000000000000]
row                (add              ) [ 0011111111111111000000]
br_ln128           (br               ) [ 0000000000000000000000]
specloopname_ln128 (specloopname     ) [ 0000000000000000000000]
tmp_2              (specregionbegin  ) [ 0000011111111111000000]
zext_ln137_1       (zext             ) [ 0000011111111111000000]
add_ln137          (add              ) [ 0000000000000000000000]
zext_ln130         (zext             ) [ 0000011111111111000000]
br_ln130           (br               ) [ 0011111111111111000000]
empty_163          (specregionend    ) [ 0000000000000000000000]
br_ln126           (br               ) [ 0011111111111111000000]
col_0              (phi              ) [ 0000010000000000000000]
icmp_ln130         (icmp             ) [ 0011111111111111000000]
empty_157          (speclooptripcount) [ 0000000000000000000000]
col                (add              ) [ 0011111111111111000000]
br_ln130           (br               ) [ 0000000000000000000000]
specloopname_ln130 (specloopname     ) [ 0000000000000000000000]
tmp_3              (specregionbegin  ) [ 0000001111111111000000]
zext_ln137_2       (zext             ) [ 0000001111111111000000]
add_ln137_1        (add              ) [ 0000000000000000000000]
zext_ln133         (zext             ) [ 0000001111111111000000]
br_ln133           (br               ) [ 0011111111111111000000]
empty_162          (specregionend    ) [ 0000000000000000000000]
br_ln128           (br               ) [ 0011111111111111000000]
out_d_0            (phi              ) [ 0000001000000000000000]
icmp_ln133         (icmp             ) [ 0011111111111111000000]
empty_158          (speclooptripcount) [ 0000000000000000000000]
out_d              (add              ) [ 0011111111111111000000]
br_ln133           (br               ) [ 0000000000000000000000]
specloopname_ln133 (specloopname     ) [ 0000000000000000000000]
tmp_4              (specregionbegin  ) [ 0000000111111111000000]
tmp_7              (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1117        (zext             ) [ 0000000000000000000000]
tmp_8              (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1117_1      (zext             ) [ 0000000000000000000000]
sub_ln1117         (sub              ) [ 0000000000000000000000]
sext_ln1117        (sext             ) [ 0000000111111111000000]
add_ln203          (add              ) [ 0000000000000000000000]
add_ln203_12       (add              ) [ 0000000000000000000000]
p_shl_cast         (bitconcatenate   ) [ 0000000000000000000000]
tmp_46             (bitconcatenate   ) [ 0000000000000000000000]
zext_ln203         (zext             ) [ 0000000000000000000000]
add_ln203_13       (add              ) [ 0000000000000000000000]
add_ln203_14       (add              ) [ 0000000000000000000000]
zext_ln203_13      (zext             ) [ 0000000000000000000000]
layer4_V_addr_6    (getelementptr    ) [ 0000000111111111000000]
br_ln135           (br               ) [ 0011111111111111000000]
empty_161          (specregionend    ) [ 0000000000000000000000]
br_ln130           (br               ) [ 0011111111111111000000]
in_d_0             (phi              ) [ 0000000100000000000000]
icmp_ln135         (icmp             ) [ 0011111111111111000000]
empty_159          (speclooptripcount) [ 0000000000000000000000]
in_d               (add              ) [ 0011111111111111000000]
br_ln135           (br               ) [ 0000000000000000000000]
or_ln136           (or               ) [ 0000000000000000000000]
or_ln136_1         (or               ) [ 0000000000000000000000]
icmp_ln136         (icmp             ) [ 0000000011111111000000]
zext_ln1117_2      (zext             ) [ 0000000000000000000000]
add_ln1117         (add              ) [ 0000000000000000000000]
sext_ln1117_1      (sext             ) [ 0000000000000000000000]
tmp_47             (bitconcatenate   ) [ 0000000000000000000000]
sext_ln1117_2      (sext             ) [ 0000000000000000000000]
add_ln1117_1       (add              ) [ 0000000000000000000000]
add_ln1117_2       (add              ) [ 0000000000000000000000]
trunc_ln1117       (trunc            ) [ 0000000010000000000000]
trunc_ln1117_1     (trunc            ) [ 0000000010000000000000]
tmp_10             (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1116        (zext             ) [ 0000000000000000000000]
tmp_11             (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1116_3      (zext             ) [ 0000000000000000000000]
sub_ln1116         (sub              ) [ 0000000000000000000000]
sext_ln1116        (sext             ) [ 0000000000000000000000]
add_ln1116         (add              ) [ 0000000000000000000000]
trunc_ln1116       (trunc            ) [ 0000000000000000000000]
p_shl6_cast        (bitconcatenate   ) [ 0000000000000000000000]
tmp_48             (bitconcatenate   ) [ 0000000000000000000000]
sext_ln1116_1      (sext             ) [ 0000000000000000000000]
sub_ln1116_1       (sub              ) [ 0000000000000000000000]
add_ln1116_1       (add              ) [ 0000000010000000000000]
empty_160          (specregionend    ) [ 0000000000000000000000]
br_ln133           (br               ) [ 0011111111111111000000]
p_shl10_cast       (bitconcatenate   ) [ 0000000000000000000000]
add_ln1117_3       (add              ) [ 0000000000000000000000]
add_ln1117_4       (add              ) [ 0000000000000000000000]
zext_ln1117_3      (zext             ) [ 0000000000000000000000]
conv2_V_addr       (getelementptr    ) [ 0000000001000000000000]
zext_ln1116_4      (zext             ) [ 0000000000000000000000]
layer3_V_addr      (getelementptr    ) [ 0000000001000000000000]
layer3_V_load      (load             ) [ 0000000000100000000000]
conv2_V_load       (load             ) [ 0000000000100000000000]
specloopname_ln135 (specloopname     ) [ 0000000000000000000000]
sext_ln1117_3      (sext             ) [ 0000000000000000000000]
sext_ln1118        (sext             ) [ 0000000000000000000000]
r_V                (mul              ) [ 0000000000010010000000]
br_ln136           (br               ) [ 0000000000000000000000]
p_Val2_21          (load             ) [ 0000000000000000000000]
lhs_V_1            (bitconcatenate   ) [ 0000000000000000000000]
sext_ln728         (sext             ) [ 0000000000000000000000]
trunc_ln1192       (trunc            ) [ 0000000000000000000000]
ret_V              (add              ) [ 0000000000000000000000]
add_ln1192_3       (add              ) [ 0000000000000000000000]
p_Result_24        (bitselect        ) [ 0000000000001000000000]
p_Val2_24          (partselect       ) [ 0000000000000000000000]
trunc_ln718_1      (trunc            ) [ 0000000000000000000000]
r_3                (icmp             ) [ 0000000000000000000000]
p_Result_25        (bitselect        ) [ 0000000000000000000000]
or_ln406           (or               ) [ 0000000000000000000000]
tmp_58             (bitselect        ) [ 0000000000000000000000]
and_ln415_1        (and              ) [ 0000000000000000000000]
zext_ln415_1       (zext             ) [ 0000000000000000000000]
p_Val2_25          (add              ) [ 0000000000001000000000]
tmp_59             (bitselect        ) [ 0000000000000000000000]
xor_ln416_7        (xor              ) [ 0000000000000000000000]
carry_5            (and              ) [ 0000000000001000000000]
p_Result_26        (bitselect        ) [ 0000000000001000000000]
Range2_all_ones_1  (bitselect        ) [ 0000000000001000000000]
tmp_62             (bitselect        ) [ 0000000000000000000000]
xor_ln779_1        (xor              ) [ 0000000000000000000000]
xor_ln416_8        (xor              ) [ 0000000000000000000000]
or_ln416_5         (or               ) [ 0000000000000000000000]
or_ln416           (or               ) [ 0000000000000000000000]
deleted_ones_2     (and              ) [ 0000000000000000000000]
and_ln786_4        (and              ) [ 0000000000001000000000]
store_ln140        (store            ) [ 0000000000000000000000]
and_ln781_1        (and              ) [ 0000000000000000000000]
xor_ln785_4        (xor              ) [ 0000000000000000000000]
or_ln785_1         (or               ) [ 0000000000000000000000]
xor_ln785_5        (xor              ) [ 0000000000000000000000]
overflow_1         (and              ) [ 0011111111111111000000]
or_ln786_1         (or               ) [ 0000000000000000000000]
xor_ln786_2        (xor              ) [ 0000000000000000000000]
underflow_2        (and              ) [ 0011111111100111000000]
or_ln340_4         (or               ) [ 0011111111111111000000]
br_ln140           (br               ) [ 0000000000000000000000]
br_ln140           (br               ) [ 0000000000000000000000]
br_ln140           (br               ) [ 0000000000000000000000]
store_ln140        (store            ) [ 0000000000000000000000]
br_ln140           (br               ) [ 0000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000]
store_ln140        (store            ) [ 0000000000000000000000]
br_ln140           (br               ) [ 0000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000]
br_ln135           (br               ) [ 0011111111111111000000]
p_Result_s         (bitselect        ) [ 0000000000000000000000]
p_Val2_19          (partselect       ) [ 0000000000000000000000]
trunc_ln718        (trunc            ) [ 0000000000000000000000]
r_2                (icmp             ) [ 0000000000000000000000]
p_Result_22        (bitselect        ) [ 0000000000000000000000]
r                  (or               ) [ 0000000000000000000000]
tmp_51             (bitselect        ) [ 0000000000000000000000]
and_ln415          (and              ) [ 0000000000000000000000]
zext_ln415         (zext             ) [ 0000000000000000000000]
p_Val2_20          (add              ) [ 0000000000000000000000]
tmp_52             (bitselect        ) [ 0000000000000000000000]
xor_ln416_5        (xor              ) [ 0000000000000000000000]
carry_3            (and              ) [ 0000000000000000000000]
p_Result_23        (bitselect        ) [ 0000000000000000000000]
Range2_all_ones    (bitselect        ) [ 0000000000000000000000]
and_ln777          (and              ) [ 0000000000000000000000]
tmp_55             (bitselect        ) [ 0000000000000000000000]
xor_ln779          (xor              ) [ 0000000000000000000000]
xor_ln416_6        (xor              ) [ 0000000000000000000000]
or_ln416_3         (or               ) [ 0000000000000000000000]
or_ln416_4         (or               ) [ 0000000000000000000000]
deleted_ones       (and              ) [ 0000000000000000000000]
and_ln781          (and              ) [ 0000000000000000000000]
xor_ln785          (xor              ) [ 0000000000000000000000]
or_ln785           (or               ) [ 0000000000000000000000]
xor_ln785_3        (xor              ) [ 0000000000000000000000]
overflow           (and              ) [ 0000000000000000000000]
and_ln786          (and              ) [ 0000000000000000000000]
or_ln786           (or               ) [ 0000000000000000000000]
xor_ln786_1        (xor              ) [ 0000000000000000000000]
underflow          (and              ) [ 0000000000000000000000]
or_ln340_1         (or               ) [ 0000000000000000000000]
or_ln340_3         (or               ) [ 0000000000000000000000]
or_ln340_2         (or               ) [ 0000000000000000000000]
select_ln340       (select           ) [ 0000000000000000000000]
select_ln388       (select           ) [ 0000000000000000000000]
select_ln340_3     (select           ) [ 0000000000000001000000]
store_ln137        (store            ) [ 0000000000000000000000]
br_ln138           (br               ) [ 0000000000000000000000]
i1_0               (phi              ) [ 0000000000000000100000]
icmp_ln149         (icmp             ) [ 0000000000000000111111]
empty_165          (speclooptripcount) [ 0000000000000000000000]
i_3                (add              ) [ 0010000000000000111111]
br_ln149           (br               ) [ 0000000000000000000000]
specloopname_ln149 (specloopname     ) [ 0000000000000000000000]
tmp_9              (specregionbegin  ) [ 0000000000000000011111]
zext_ln151         (zext             ) [ 0000000000000000011111]
br_ln151           (br               ) [ 0000000000000000111111]
ret_ln157          (ret              ) [ 0000000000000000000000]
j2_0               (phi              ) [ 0000000000000000010000]
icmp_ln151         (icmp             ) [ 0000000000000000111111]
empty_166          (speclooptripcount) [ 0000000000000000000000]
j_1                (add              ) [ 0000000000000000111111]
br_ln151           (br               ) [ 0000000000000000000000]
specloopname_ln151 (specloopname     ) [ 0000000000000000000000]
tmp_1              (specregionbegin  ) [ 0000000000000000001111]
zext_ln153         (zext             ) [ 0000000000000000001111]
br_ln153           (br               ) [ 0000000000000000111111]
empty_169          (specregionend    ) [ 0000000000000000000000]
br_ln149           (br               ) [ 0010000000000000111111]
out_d3_0           (phi              ) [ 0000000000000000001000]
icmp_ln153         (icmp             ) [ 0000000000000000111111]
empty_167          (speclooptripcount) [ 0000000000000000000000]
out_d_1            (add              ) [ 0000000000000000111111]
br_ln153           (br               ) [ 0000000000000000000000]
zext_ln154         (zext             ) [ 0000000000000000000000]
tmp_5              (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1265        (zext             ) [ 0000000000000000000000]
tmp_6              (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1265_1      (zext             ) [ 0000000000000000000000]
add_ln1265         (add              ) [ 0000000000000000000000]
add_ln1265_1       (add              ) [ 0000000000000000000000]
p_shl12_cast       (bitconcatenate   ) [ 0000000000000000000000]
tmp_43             (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1265_2      (zext             ) [ 0000000000000000000000]
add_ln1265_2       (add              ) [ 0000000000000000000000]
add_ln1265_3       (add              ) [ 0000000000000000000000]
zext_ln1265_3      (zext             ) [ 0000000000000000000000]
layer4_V_addr      (getelementptr    ) [ 0000000000000000000111]
conv2_bias_V_addr  (getelementptr    ) [ 0000000000000000000100]
empty_168          (specregionend    ) [ 0000000000000000000000]
br_ln151           (br               ) [ 0000000000000000111111]
p_Val2_15          (load             ) [ 0000000000000000000010]
p_Val2_s           (load             ) [ 0000000000000000000000]
lhs_V              (sext             ) [ 0000000000000000000000]
sext_ln1265        (sext             ) [ 0000000000000000000000]
rhs_V              (sext             ) [ 0000000000000000000000]
ret_V_2            (add              ) [ 0000000000000000000000]
p_Result_27        (bitselect        ) [ 0000000000000000000000]
p_Val2_17          (add              ) [ 0000000000000000000000]
p_Result_28        (bitselect        ) [ 0000000000000000000000]
xor_ln786          (xor              ) [ 0000000000000000000000]
underflow_1        (and              ) [ 0000000000000000000000]
xor_ln340          (xor              ) [ 0000000000000000000000]
xor_ln340_1        (xor              ) [ 0000000000000000000000]
or_ln340           (or               ) [ 0000000000000000000000]
select_ln340_1     (select           ) [ 0000000000000000000000]
select_ln388_1     (select           ) [ 0000000000000000000000]
select_ln340_2     (select           ) [ 0000000000000000000000]
trunc_ln1494       (trunc            ) [ 0000000000000000000001]
icmp_ln1494        (icmp             ) [ 0000000000000000000001]
specloopname_ln154 (specloopname     ) [ 0000000000000000000000]
select_ln46        (select           ) [ 0000000000000000000000]
zext_ln46          (zext             ) [ 0000000000000000000000]
store_ln154        (store            ) [ 0000000000000000000000]
br_ln153           (br               ) [ 0000000000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer3_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer4_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="layer4_V_addr_6_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="12" slack="0"/>
<pin id="130" dir="1" index="3" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer4_V_addr_6/6 "/>
</bind>
</comp>

<comp id="133" class="1004" name="conv2_V_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="13" slack="0"/>
<pin id="137" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_V_addr/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="layer3_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="12" slack="0"/>
<pin id="144" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_V_addr/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_V_load/8 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="12" slack="0"/>
<pin id="155" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_V_load/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="1"/>
<pin id="161" dir="0" index="1" bw="12" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_21/10 store_ln140/12 store_ln140/13 store_ln140/13 store_ln137/15 p_Val2_s/19 store_ln154/21 "/>
</bind>
</comp>

<comp id="166" class="1004" name="layer4_V_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="12" slack="0"/>
<pin id="170" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer4_V_addr/18 "/>
</bind>
</comp>

<comp id="173" class="1004" name="conv2_bias_V_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_bias_V_addr/18 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_15/18 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="1"/>
<pin id="188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_0_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="j_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="1"/>
<pin id="200" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="j_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="row_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="row_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/4 "/>
</bind>
</comp>

<comp id="221" class="1005" name="col_0_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="col_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/5 "/>
</bind>
</comp>

<comp id="232" class="1005" name="out_d_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="1"/>
<pin id="234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="out_d_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/6 "/>
</bind>
</comp>

<comp id="243" class="1005" name="in_d_0_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="in_d_0_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/7 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i1_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="1"/>
<pin id="256" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="i1_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/16 "/>
</bind>
</comp>

<comp id="265" class="1005" name="j2_0_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="1"/>
<pin id="267" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="j2_0_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/17 "/>
</bind>
</comp>

<comp id="276" class="1005" name="out_d3_0_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d3_0 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="out_d3_0_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d3_0/18 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln124_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln124_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln137_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln126_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln126_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="j_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln128_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln128_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="row_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln137_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_1/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln137_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="2"/>
<pin id="346" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln130_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln130_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="col_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln137_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_2/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln137_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="3" slack="2"/>
<pin id="371" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_1/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln133_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln133_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="5" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="out_d_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln1117_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_8_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln1117_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_1/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sub_ln1117_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="6" slack="0"/>
<pin id="416" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln1117_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="0"/>
<pin id="421" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln203_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="6" slack="0"/>
<pin id="426" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln203_12_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="2"/>
<pin id="431" dir="0" index="1" bw="9" slack="0"/>
<pin id="432" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_12/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_shl_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="0" index="1" bw="9" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_46_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="0" index="1" bw="9" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln203_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln203_13_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="12" slack="0"/>
<pin id="456" dir="0" index="1" bw="10" slack="0"/>
<pin id="457" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_13/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln203_14_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="1"/>
<pin id="462" dir="0" index="1" bw="12" slack="0"/>
<pin id="463" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_14/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln203_13_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="12" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_13/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln135_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="0"/>
<pin id="472" dir="0" index="1" bw="3" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="in_d_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="or_ln136_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="5"/>
<pin id="484" dir="0" index="1" bw="3" slack="0"/>
<pin id="485" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="or_ln136_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="0"/>
<pin id="490" dir="0" index="1" bw="3" slack="4"/>
<pin id="491" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_1/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln136_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln1117_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_2/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln1117_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="1"/>
<pin id="506" dir="0" index="1" bw="3" slack="0"/>
<pin id="507" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln1117_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117_1/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_47_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="12" slack="0"/>
<pin id="515" dir="0" index="1" bw="10" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln1117_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="12" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117_2/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln1117_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="0"/>
<pin id="527" dir="0" index="1" bw="12" slack="0"/>
<pin id="528" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_1/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln1117_2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="13" slack="0"/>
<pin id="533" dir="0" index="1" bw="3" slack="5"/>
<pin id="534" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_2/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln1117_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="15" slack="0"/>
<pin id="538" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln1117_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="15" slack="0"/>
<pin id="542" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117_1/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_10_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="0"/>
<pin id="546" dir="0" index="1" bw="3" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln1116_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_11_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln1116_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_3/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sub_ln1116_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="0" index="1" bw="4" slack="0"/>
<pin id="571" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sext_ln1116_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln1116_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="0" index="1" bw="4" slack="3"/>
<pin id="581" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="trunc_ln1116_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="9" slack="0"/>
<pin id="585" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_shl6_cast_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="12" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_48_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="0"/>
<pin id="597" dir="0" index="1" bw="9" slack="0"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sext_ln1116_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="10" slack="0"/>
<pin id="605" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sub_ln1116_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="12" slack="0"/>
<pin id="609" dir="0" index="1" bw="10" slack="0"/>
<pin id="610" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116_1/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln1116_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="0"/>
<pin id="615" dir="0" index="1" bw="4" slack="2"/>
<pin id="616" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="p_shl10_cast_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="13" slack="0"/>
<pin id="620" dir="0" index="1" bw="11" slack="1"/>
<pin id="621" dir="0" index="2" bw="1" slack="0"/>
<pin id="622" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_cast/8 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln1117_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="13" slack="1"/>
<pin id="627" dir="0" index="1" bw="13" slack="0"/>
<pin id="628" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_3/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln1117_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="13" slack="0"/>
<pin id="632" dir="0" index="1" bw="3" slack="5"/>
<pin id="633" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_4/8 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln1117_3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="13" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_3/8 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln1116_4_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="12" slack="1"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_4/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sext_ln1117_3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="12" slack="1"/>
<pin id="646" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117_3/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sext_ln1118_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="6" slack="1"/>
<pin id="649" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="lhs_V_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="18" slack="0"/>
<pin id="652" dir="0" index="1" bw="12" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/11 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sext_ln728_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="18" slack="0"/>
<pin id="660" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/11 "/>
</bind>
</comp>

<comp id="662" class="1004" name="trunc_ln1192_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="18" slack="1"/>
<pin id="664" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/11 "/>
</bind>
</comp>

<comp id="665" class="1004" name="ret_V_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="18" slack="1"/>
<pin id="667" dir="0" index="1" bw="18" slack="0"/>
<pin id="668" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/11 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln1192_3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="18" slack="0"/>
<pin id="672" dir="0" index="1" bw="18" slack="0"/>
<pin id="673" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/11 "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_Result_24_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="19" slack="0"/>
<pin id="679" dir="0" index="2" bw="6" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/11 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_Val2_24_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="0"/>
<pin id="686" dir="0" index="1" bw="18" slack="0"/>
<pin id="687" dir="0" index="2" bw="4" slack="0"/>
<pin id="688" dir="0" index="3" bw="6" slack="0"/>
<pin id="689" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_24/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln718_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="18" slack="1"/>
<pin id="696" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_1/11 "/>
</bind>
</comp>

<comp id="697" class="1004" name="r_3_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="0"/>
<pin id="699" dir="0" index="1" bw="5" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_3/11 "/>
</bind>
</comp>

<comp id="703" class="1004" name="p_Result_25_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="18" slack="0"/>
<pin id="706" dir="0" index="2" bw="6" slack="0"/>
<pin id="707" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/11 "/>
</bind>
</comp>

<comp id="711" class="1004" name="or_ln406_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln406/11 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_58_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="18" slack="1"/>
<pin id="720" dir="0" index="2" bw="4" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/11 "/>
</bind>
</comp>

<comp id="724" class="1004" name="and_ln415_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_1/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln415_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/11 "/>
</bind>
</comp>

<comp id="734" class="1004" name="p_Val2_25_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="12" slack="0"/>
<pin id="737" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_25/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_59_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="12" slack="0"/>
<pin id="743" dir="0" index="2" bw="5" slack="0"/>
<pin id="744" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/11 "/>
</bind>
</comp>

<comp id="748" class="1004" name="xor_ln416_7_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_7/11 "/>
</bind>
</comp>

<comp id="754" class="1004" name="carry_5_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_5/11 "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_Result_26_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="12" slack="0"/>
<pin id="763" dir="0" index="2" bw="5" slack="0"/>
<pin id="764" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_26/11 "/>
</bind>
</comp>

<comp id="768" class="1004" name="Range2_all_ones_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="19" slack="0"/>
<pin id="771" dir="0" index="2" bw="6" slack="0"/>
<pin id="772" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones_1/11 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_62_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="19" slack="0"/>
<pin id="779" dir="0" index="2" bw="6" slack="0"/>
<pin id="780" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_62/11 "/>
</bind>
</comp>

<comp id="784" class="1004" name="xor_ln779_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_1/11 "/>
</bind>
</comp>

<comp id="790" class="1004" name="xor_ln416_8_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_8/11 "/>
</bind>
</comp>

<comp id="796" class="1004" name="or_ln416_5_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_5/11 "/>
</bind>
</comp>

<comp id="802" class="1004" name="or_ln416_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416/11 "/>
</bind>
</comp>

<comp id="808" class="1004" name="deleted_ones_2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_ones_2/11 "/>
</bind>
</comp>

<comp id="814" class="1004" name="and_ln786_4_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_4/11 "/>
</bind>
</comp>

<comp id="820" class="1004" name="and_ln781_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="0" index="1" bw="1" slack="1"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_1/12 "/>
</bind>
</comp>

<comp id="824" class="1004" name="xor_ln785_4_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="0" index="1" bw="1" slack="1"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_4/12 "/>
</bind>
</comp>

<comp id="828" class="1004" name="or_ln785_1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_1/12 "/>
</bind>
</comp>

<comp id="833" class="1004" name="xor_ln785_5_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_5/12 "/>
</bind>
</comp>

<comp id="838" class="1004" name="overflow_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/12 "/>
</bind>
</comp>

<comp id="844" class="1004" name="or_ln786_1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="1"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_1/12 "/>
</bind>
</comp>

<comp id="849" class="1004" name="xor_ln786_2_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/12 "/>
</bind>
</comp>

<comp id="855" class="1004" name="underflow_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="1"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/12 "/>
</bind>
</comp>

<comp id="860" class="1004" name="or_ln340_4_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/12 "/>
</bind>
</comp>

<comp id="866" class="1004" name="p_Result_s_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="18" slack="1"/>
<pin id="869" dir="0" index="2" bw="6" slack="0"/>
<pin id="870" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/14 "/>
</bind>
</comp>

<comp id="873" class="1004" name="p_Val2_19_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="12" slack="0"/>
<pin id="875" dir="0" index="1" bw="18" slack="1"/>
<pin id="876" dir="0" index="2" bw="4" slack="0"/>
<pin id="877" dir="0" index="3" bw="6" slack="0"/>
<pin id="878" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_19/14 "/>
</bind>
</comp>

<comp id="882" class="1004" name="trunc_ln718_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="18" slack="1"/>
<pin id="884" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/14 "/>
</bind>
</comp>

<comp id="885" class="1004" name="r_2_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="5" slack="0"/>
<pin id="887" dir="0" index="1" bw="5" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_2/14 "/>
</bind>
</comp>

<comp id="891" class="1004" name="p_Result_22_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="18" slack="1"/>
<pin id="894" dir="0" index="2" bw="6" slack="0"/>
<pin id="895" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/14 "/>
</bind>
</comp>

<comp id="898" class="1004" name="r_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/14 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_51_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="18" slack="1"/>
<pin id="907" dir="0" index="2" bw="4" slack="0"/>
<pin id="908" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/14 "/>
</bind>
</comp>

<comp id="911" class="1004" name="and_ln415_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415/14 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln415_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/14 "/>
</bind>
</comp>

<comp id="921" class="1004" name="p_Val2_20_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="12" slack="0"/>
<pin id="924" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20/14 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_52_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="12" slack="0"/>
<pin id="930" dir="0" index="2" bw="5" slack="0"/>
<pin id="931" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/14 "/>
</bind>
</comp>

<comp id="935" class="1004" name="xor_ln416_5_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_5/14 "/>
</bind>
</comp>

<comp id="941" class="1004" name="carry_3_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_3/14 "/>
</bind>
</comp>

<comp id="947" class="1004" name="p_Result_23_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="12" slack="0"/>
<pin id="950" dir="0" index="2" bw="5" slack="0"/>
<pin id="951" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/14 "/>
</bind>
</comp>

<comp id="955" class="1004" name="Range2_all_ones_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="18" slack="1"/>
<pin id="958" dir="0" index="2" bw="6" slack="0"/>
<pin id="959" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones/14 "/>
</bind>
</comp>

<comp id="962" class="1004" name="and_ln777_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln777/14 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_55_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="18" slack="1"/>
<pin id="971" dir="0" index="2" bw="6" slack="0"/>
<pin id="972" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/14 "/>
</bind>
</comp>

<comp id="975" class="1004" name="xor_ln779_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/14 "/>
</bind>
</comp>

<comp id="981" class="1004" name="xor_ln416_6_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_6/14 "/>
</bind>
</comp>

<comp id="987" class="1004" name="or_ln416_3_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_3/14 "/>
</bind>
</comp>

<comp id="993" class="1004" name="or_ln416_4_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_4/14 "/>
</bind>
</comp>

<comp id="999" class="1004" name="deleted_ones_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_ones/14 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="and_ln781_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/14 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="xor_ln785_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/14 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="or_ln785_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/14 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="xor_ln785_3_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_3/14 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="overflow_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/14 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="and_ln786_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/14 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="or_ln786_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/14 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="xor_ln786_1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/14 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="underflow_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="1" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/14 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="or_ln340_1_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/14 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="or_ln340_3_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="1" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/14 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="or_ln340_2_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/14 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="select_ln340_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="12" slack="0"/>
<pin id="1080" dir="0" index="2" bw="12" slack="0"/>
<pin id="1081" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/14 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="select_ln388_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="0"/>
<pin id="1087" dir="0" index="1" bw="12" slack="0"/>
<pin id="1088" dir="0" index="2" bw="12" slack="0"/>
<pin id="1089" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/14 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="select_ln340_3_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="12" slack="0"/>
<pin id="1096" dir="0" index="2" bw="12" slack="0"/>
<pin id="1097" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/14 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="icmp_ln149_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="4" slack="0"/>
<pin id="1103" dir="0" index="1" bw="4" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/16 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="i_3_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="4" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/16 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="zext_ln151_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="4" slack="0"/>
<pin id="1115" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/16 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="icmp_ln151_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="4" slack="0"/>
<pin id="1119" dir="0" index="1" bw="4" slack="0"/>
<pin id="1120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/17 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="j_1_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="4" slack="0"/>
<pin id="1125" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/17 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="zext_ln153_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="4" slack="0"/>
<pin id="1131" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/17 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="icmp_ln153_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="5" slack="0"/>
<pin id="1135" dir="0" index="1" bw="5" slack="0"/>
<pin id="1136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/18 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="out_d_1_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="5" slack="0"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_1/18 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="zext_ln154_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="5" slack="0"/>
<pin id="1147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/18 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_5_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="0"/>
<pin id="1152" dir="0" index="1" bw="5" slack="0"/>
<pin id="1153" dir="0" index="2" bw="1" slack="0"/>
<pin id="1154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/18 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="zext_ln1265_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="0"/>
<pin id="1160" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/18 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="tmp_6_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="6" slack="0"/>
<pin id="1164" dir="0" index="1" bw="5" slack="0"/>
<pin id="1165" dir="0" index="2" bw="1" slack="0"/>
<pin id="1166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/18 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="zext_ln1265_1_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="6" slack="0"/>
<pin id="1172" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_1/18 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="add_ln1265_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="6" slack="0"/>
<pin id="1176" dir="0" index="1" bw="8" slack="0"/>
<pin id="1177" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265/18 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="add_ln1265_1_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="9" slack="0"/>
<pin id="1182" dir="0" index="1" bw="4" slack="2"/>
<pin id="1183" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265_1/18 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="p_shl12_cast_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="12" slack="0"/>
<pin id="1187" dir="0" index="1" bw="9" slack="0"/>
<pin id="1188" dir="0" index="2" bw="1" slack="0"/>
<pin id="1189" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl12_cast/18 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="tmp_43_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="10" slack="0"/>
<pin id="1195" dir="0" index="1" bw="9" slack="0"/>
<pin id="1196" dir="0" index="2" bw="1" slack="0"/>
<pin id="1197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/18 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="zext_ln1265_2_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="10" slack="0"/>
<pin id="1203" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_2/18 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln1265_2_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="10" slack="0"/>
<pin id="1207" dir="0" index="1" bw="12" slack="0"/>
<pin id="1208" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265_2/18 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="add_ln1265_3_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="12" slack="0"/>
<pin id="1213" dir="0" index="1" bw="4" slack="1"/>
<pin id="1214" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265_3/18 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="zext_ln1265_3_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="12" slack="0"/>
<pin id="1218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_3/18 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="lhs_V_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="12" slack="0"/>
<pin id="1223" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/20 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="sext_ln1265_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="3" slack="1"/>
<pin id="1227" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/20 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="rhs_V_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="3" slack="1"/>
<pin id="1230" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/20 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="ret_V_2_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="12" slack="0"/>
<pin id="1233" dir="0" index="1" bw="3" slack="0"/>
<pin id="1234" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/20 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="p_Result_27_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="13" slack="0"/>
<pin id="1240" dir="0" index="2" bw="5" slack="0"/>
<pin id="1241" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_27/20 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="p_Val2_17_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="3" slack="0"/>
<pin id="1247" dir="0" index="1" bw="12" slack="0"/>
<pin id="1248" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_17/20 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="p_Result_28_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="0"/>
<pin id="1253" dir="0" index="1" bw="12" slack="0"/>
<pin id="1254" dir="0" index="2" bw="5" slack="0"/>
<pin id="1255" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_28/20 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="xor_ln786_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="0"/>
<pin id="1261" dir="0" index="1" bw="1" slack="0"/>
<pin id="1262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/20 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="underflow_1_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="0"/>
<pin id="1267" dir="0" index="1" bw="1" slack="0"/>
<pin id="1268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/20 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="xor_ln340_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="0"/>
<pin id="1273" dir="0" index="1" bw="1" slack="0"/>
<pin id="1274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/20 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="xor_ln340_1_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="0"/>
<pin id="1279" dir="0" index="1" bw="1" slack="0"/>
<pin id="1280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/20 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="or_ln340_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="0"/>
<pin id="1285" dir="0" index="1" bw="1" slack="0"/>
<pin id="1286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/20 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="select_ln340_1_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="0"/>
<pin id="1291" dir="0" index="1" bw="12" slack="0"/>
<pin id="1292" dir="0" index="2" bw="12" slack="0"/>
<pin id="1293" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/20 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="select_ln388_1_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="0"/>
<pin id="1299" dir="0" index="1" bw="12" slack="0"/>
<pin id="1300" dir="0" index="2" bw="12" slack="0"/>
<pin id="1301" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/20 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="select_ln340_2_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="0"/>
<pin id="1307" dir="0" index="1" bw="12" slack="0"/>
<pin id="1308" dir="0" index="2" bw="12" slack="0"/>
<pin id="1309" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/20 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="trunc_ln1494_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="12" slack="0"/>
<pin id="1315" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/20 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="icmp_ln1494_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="12" slack="0"/>
<pin id="1319" dir="0" index="1" bw="12" slack="0"/>
<pin id="1320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/20 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="select_ln46_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="1"/>
<pin id="1325" dir="0" index="1" bw="11" slack="1"/>
<pin id="1326" dir="0" index="2" bw="11" slack="0"/>
<pin id="1327" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/21 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="zext_ln46_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="11" slack="0"/>
<pin id="1331" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/21 "/>
</bind>
</comp>

<comp id="1334" class="1007" name="r_V_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="6" slack="0"/>
<pin id="1336" dir="0" index="1" bw="12" slack="0"/>
<pin id="1337" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="zext_ln124_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="4" slack="2"/>
<pin id="1342" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln124 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="i_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="3" slack="0"/>
<pin id="1350" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1353" class="1005" name="zext_ln137_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="64" slack="5"/>
<pin id="1355" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln137 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="zext_ln126_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="4" slack="2"/>
<pin id="1360" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln126 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="j_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="3" slack="0"/>
<pin id="1368" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1371" class="1005" name="zext_ln128_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="13" slack="5"/>
<pin id="1373" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln128 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="row_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="4" slack="0"/>
<pin id="1381" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="1384" class="1005" name="zext_ln137_1_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="9" slack="2"/>
<pin id="1386" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln137_1 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="zext_ln130_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="9" slack="3"/>
<pin id="1391" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln130 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="col_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="4" slack="0"/>
<pin id="1399" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1402" class="1005" name="zext_ln137_2_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="12" slack="1"/>
<pin id="1404" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln137_2 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="zext_ln133_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="12" slack="2"/>
<pin id="1409" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln133 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="out_d_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="5" slack="0"/>
<pin id="1417" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1420" class="1005" name="sext_ln1117_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="10" slack="1"/>
<pin id="1422" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1117 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="layer4_V_addr_6_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="11" slack="4"/>
<pin id="1427" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="layer4_V_addr_6 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="in_d_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="3" slack="0"/>
<pin id="1435" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="1438" class="1005" name="icmp_ln136_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="1" slack="3"/>
<pin id="1440" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="trunc_ln1117_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="13" slack="1"/>
<pin id="1444" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1117 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="trunc_ln1117_1_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="11" slack="1"/>
<pin id="1449" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1117_1 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="add_ln1116_1_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="12" slack="1"/>
<pin id="1454" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116_1 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="conv2_V_addr_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="12" slack="1"/>
<pin id="1459" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv2_V_addr "/>
</bind>
</comp>

<comp id="1462" class="1005" name="layer3_V_addr_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="11" slack="1"/>
<pin id="1464" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="layer3_V_addr "/>
</bind>
</comp>

<comp id="1467" class="1005" name="layer3_V_load_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="12" slack="1"/>
<pin id="1469" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="layer3_V_load "/>
</bind>
</comp>

<comp id="1472" class="1005" name="conv2_V_load_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="6" slack="1"/>
<pin id="1474" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv2_V_load "/>
</bind>
</comp>

<comp id="1477" class="1005" name="r_V_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="19" slack="1"/>
<pin id="1479" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1492" class="1005" name="p_Result_24_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="1"/>
<pin id="1494" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="p_Val2_25_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="12" slack="1"/>
<pin id="1500" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_25 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="carry_5_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="1" slack="1"/>
<pin id="1505" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_5 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="p_Result_26_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="1" slack="1"/>
<pin id="1511" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_26 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="Range2_all_ones_1_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="1" slack="1"/>
<pin id="1516" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_1 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="and_ln786_4_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="1" slack="1"/>
<pin id="1522" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_4 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="overflow_1_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="1" slack="1"/>
<pin id="1527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="overflow_1 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="underflow_2_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="1" slack="1"/>
<pin id="1531" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="underflow_2 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="or_ln340_4_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="1" slack="1"/>
<pin id="1535" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln340_4 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="select_ln340_3_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="12" slack="1"/>
<pin id="1539" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln340_3 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="i_3_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="4" slack="0"/>
<pin id="1547" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="zext_ln151_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="9" slack="2"/>
<pin id="1552" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln151 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="j_1_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="4" slack="0"/>
<pin id="1560" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="zext_ln153_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="12" slack="1"/>
<pin id="1565" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln153 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="out_d_1_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="5" slack="0"/>
<pin id="1573" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_1 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="layer4_V_addr_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="11" slack="1"/>
<pin id="1578" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="layer4_V_addr "/>
</bind>
</comp>

<comp id="1581" class="1005" name="conv2_bias_V_addr_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="4" slack="1"/>
<pin id="1583" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv2_bias_V_addr "/>
</bind>
</comp>

<comp id="1586" class="1005" name="p_Val2_15_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="3" slack="1"/>
<pin id="1588" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="trunc_ln1494_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="11" slack="1"/>
<pin id="1594" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1494 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="icmp_ln1494_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="1" slack="1"/>
<pin id="1599" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="60" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="60" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="133" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="104" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="106" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="60" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="60" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="8" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="190" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="190" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="10" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="190" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="16" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="190" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="202" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="202" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="10" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="202" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="16" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="202" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="214" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="214" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="34" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="214" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="214" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="225" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="30" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="225" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="34" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="225" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="225" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="236" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="42" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="236" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="46" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="236" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="8" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="236" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="54" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="397" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="397" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="409" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="8" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="58" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="429" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="54" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="434" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="450" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="474"><net_src comp="247" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="62" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="247" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="16" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="186" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="247" pin="4"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="198" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="8" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="247" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="504" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="66" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="504" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="68" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="509" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="531" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="70" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="247" pin="4"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="28" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="72" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="247" pin="4"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="54" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="567"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="552" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="74" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="28" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="600"><net_src comp="58" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="578" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="54" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="595" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="587" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="603" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="76" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="68" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="618" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="643"><net_src comp="640" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="655"><net_src comp="80" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="159" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="82" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="661"><net_src comp="650" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="669"><net_src comp="658" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="650" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="662" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="84" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="665" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="86" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="690"><net_src comp="88" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="670" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="90" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="92" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="40" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="94" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="670" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="92" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="715"><net_src comp="676" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="697" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="84" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="96" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="717" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="711" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="730" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="684" pin="4"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="98" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="100" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="752"><net_src comp="740" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="102" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="703" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="748" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="765"><net_src comp="98" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="734" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="100" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="773"><net_src comp="84" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="665" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="86" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="781"><net_src comp="84" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="665" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="86" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="788"><net_src comp="776" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="102" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="703" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="102" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="740" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="790" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="784" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="768" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="802" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="760" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="832"><net_src comp="824" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="102" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="828" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="833" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="820" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="853"><net_src comp="844" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="102" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="849" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="855" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="838" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="871"><net_src comp="84" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="108" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="879"><net_src comp="110" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="90" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="881"><net_src comp="92" pin="0"/><net_sink comp="873" pin=3"/></net>

<net id="889"><net_src comp="882" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="40" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="84" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="92" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="902"><net_src comp="866" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="885" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="909"><net_src comp="84" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="96" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="915"><net_src comp="904" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="898" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="873" pin="4"/><net_sink comp="921" pin=1"/></net>

<net id="932"><net_src comp="98" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="921" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="100" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="939"><net_src comp="927" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="102" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="891" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="935" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="952"><net_src comp="98" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="921" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="954"><net_src comp="100" pin="0"/><net_sink comp="947" pin=2"/></net>

<net id="960"><net_src comp="84" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="86" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="966"><net_src comp="891" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="935" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="973"><net_src comp="84" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="86" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="979"><net_src comp="968" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="102" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="891" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="102" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="927" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="981" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="987" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="975" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="955" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="993" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="941" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="955" pin="3"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="955" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="962" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="947" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="866" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="102" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1033"><net_src comp="1017" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="947" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="999" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="1005" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="102" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="866" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1029" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="1035" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1023" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1075"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1005" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1082"><net_src comp="1059" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="106" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="921" pin="2"/><net_sink comp="1077" pin=2"/></net>

<net id="1090"><net_src comp="1053" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="104" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="921" pin="2"/><net_sink comp="1085" pin=2"/></net>

<net id="1098"><net_src comp="1071" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="1077" pin="3"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="1085" pin="3"/><net_sink comp="1093" pin=2"/></net>

<net id="1105"><net_src comp="258" pin="4"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="30" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1111"><net_src comp="258" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="34" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1116"><net_src comp="258" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1121"><net_src comp="269" pin="4"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="30" pin="0"/><net_sink comp="1117" pin=1"/></net>

<net id="1127"><net_src comp="269" pin="4"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="34" pin="0"/><net_sink comp="1123" pin=1"/></net>

<net id="1132"><net_src comp="269" pin="4"/><net_sink comp="1129" pin=0"/></net>

<net id="1137"><net_src comp="280" pin="4"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="42" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="280" pin="4"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="46" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1148"><net_src comp="280" pin="4"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="1155"><net_src comp="50" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="280" pin="4"/><net_sink comp="1150" pin=1"/></net>

<net id="1157"><net_src comp="8" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1161"><net_src comp="1150" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1167"><net_src comp="52" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="280" pin="4"/><net_sink comp="1162" pin=1"/></net>

<net id="1169"><net_src comp="54" pin="0"/><net_sink comp="1162" pin=2"/></net>

<net id="1173"><net_src comp="1162" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1178"><net_src comp="1170" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="1158" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="1174" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1190"><net_src comp="56" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1191"><net_src comp="1180" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1192"><net_src comp="8" pin="0"/><net_sink comp="1185" pin=2"/></net>

<net id="1198"><net_src comp="58" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="1180" pin="2"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="54" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1204"><net_src comp="1193" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1209"><net_src comp="1201" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="1185" pin="3"/><net_sink comp="1205" pin=1"/></net>

<net id="1215"><net_src comp="1205" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1219"><net_src comp="1211" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1224"><net_src comp="159" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1235"><net_src comp="1221" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1228" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1242"><net_src comp="116" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1243"><net_src comp="1231" pin="2"/><net_sink comp="1237" pin=1"/></net>

<net id="1244"><net_src comp="118" pin="0"/><net_sink comp="1237" pin=2"/></net>

<net id="1249"><net_src comp="1225" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="159" pin="3"/><net_sink comp="1245" pin=1"/></net>

<net id="1256"><net_src comp="98" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1257"><net_src comp="1245" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="1258"><net_src comp="100" pin="0"/><net_sink comp="1251" pin=2"/></net>

<net id="1263"><net_src comp="1251" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="102" pin="0"/><net_sink comp="1259" pin=1"/></net>

<net id="1269"><net_src comp="1237" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="1259" pin="2"/><net_sink comp="1265" pin=1"/></net>

<net id="1275"><net_src comp="1237" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="1251" pin="3"/><net_sink comp="1271" pin=1"/></net>

<net id="1281"><net_src comp="1237" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1282"><net_src comp="102" pin="0"/><net_sink comp="1277" pin=1"/></net>

<net id="1287"><net_src comp="1251" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="1277" pin="2"/><net_sink comp="1283" pin=1"/></net>

<net id="1294"><net_src comp="1271" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1295"><net_src comp="106" pin="0"/><net_sink comp="1289" pin=1"/></net>

<net id="1296"><net_src comp="1245" pin="2"/><net_sink comp="1289" pin=2"/></net>

<net id="1302"><net_src comp="1265" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1303"><net_src comp="104" pin="0"/><net_sink comp="1297" pin=1"/></net>

<net id="1304"><net_src comp="1245" pin="2"/><net_sink comp="1297" pin=2"/></net>

<net id="1310"><net_src comp="1283" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1311"><net_src comp="1289" pin="3"/><net_sink comp="1305" pin=1"/></net>

<net id="1312"><net_src comp="1297" pin="3"/><net_sink comp="1305" pin=2"/></net>

<net id="1316"><net_src comp="1305" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1321"><net_src comp="1305" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="120" pin="0"/><net_sink comp="1317" pin=1"/></net>

<net id="1328"><net_src comp="124" pin="0"/><net_sink comp="1323" pin=2"/></net>

<net id="1332"><net_src comp="1323" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="1338"><net_src comp="647" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1339"><net_src comp="644" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1343"><net_src comp="287" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1351"><net_src comp="297" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1356"><net_src comp="303" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1361"><net_src comp="307" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="1369"><net_src comp="317" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1374"><net_src comp="323" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1382"><net_src comp="333" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1387"><net_src comp="339" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1392"><net_src comp="348" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1400"><net_src comp="358" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1405"><net_src comp="364" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1410"><net_src comp="373" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1418"><net_src comp="383" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1423"><net_src comp="419" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1428"><net_src comp="126" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1436"><net_src comp="476" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1441"><net_src comp="494" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1445"><net_src comp="536" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1450"><net_src comp="540" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1455"><net_src comp="613" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1460"><net_src comp="133" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1465"><net_src comp="140" pin="3"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="1470"><net_src comp="147" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1475"><net_src comp="153" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1480"><net_src comp="1334" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1482"><net_src comp="1477" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1483"><net_src comp="1477" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1484"><net_src comp="1477" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1485"><net_src comp="1477" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1486"><net_src comp="1477" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1487"><net_src comp="1477" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1488"><net_src comp="1477" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1489"><net_src comp="1477" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1490"><net_src comp="1477" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1491"><net_src comp="1477" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1495"><net_src comp="676" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1497"><net_src comp="1492" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1501"><net_src comp="734" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="1506"><net_src comp="754" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1508"><net_src comp="1503" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1512"><net_src comp="760" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1517"><net_src comp="768" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1523"><net_src comp="814" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1528"><net_src comp="838" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1532"><net_src comp="855" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1536"><net_src comp="860" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1540"><net_src comp="1093" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="1548"><net_src comp="1107" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1553"><net_src comp="1113" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1561"><net_src comp="1123" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1566"><net_src comp="1129" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1574"><net_src comp="1139" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1579"><net_src comp="166" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1584"><net_src comp="173" pin="3"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1589"><net_src comp="180" pin="3"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1591"><net_src comp="1586" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1595"><net_src comp="1313" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1600"><net_src comp="1317" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="1323" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer3_V | {}
	Port: conv2_V | {}
	Port: layer4_V | {12 13 15 21 }
	Port: conv2_bias_V | {}
 - Input state : 
	Port: Conv2_Cal : layer3_V | {8 9 }
	Port: Conv2_Cal : conv2_V | {8 9 }
	Port: Conv2_Cal : layer4_V | {10 11 19 20 }
	Port: Conv2_Cal : conv2_bias_V | {18 19 }
  - Chain level:
	State 1
	State 2
		zext_ln124 : 1
		icmp_ln124 : 1
		i : 1
		br_ln124 : 2
		zext_ln137 : 1
	State 3
		zext_ln126 : 1
		icmp_ln126 : 1
		j : 1
		br_ln126 : 2
		zext_ln128 : 1
	State 4
		icmp_ln128 : 1
		row : 1
		br_ln128 : 2
		zext_ln137_1 : 1
		add_ln137 : 1
		zext_ln130 : 2
	State 5
		icmp_ln130 : 1
		col : 1
		br_ln130 : 2
		zext_ln137_2 : 1
		add_ln137_1 : 1
		zext_ln133 : 2
	State 6
		icmp_ln133 : 1
		out_d : 1
		br_ln133 : 2
		tmp_7 : 1
		zext_ln1117 : 2
		tmp_8 : 1
		zext_ln1117_1 : 2
		sub_ln1117 : 3
		sext_ln1117 : 4
		add_ln203 : 3
		add_ln203_12 : 4
		p_shl_cast : 5
		tmp_46 : 5
		zext_ln203 : 6
		add_ln203_13 : 7
		add_ln203_14 : 8
		zext_ln203_13 : 9
		layer4_V_addr_6 : 10
	State 7
		icmp_ln135 : 1
		in_d : 1
		br_ln135 : 2
		or_ln136 : 1
		or_ln136_1 : 1
		icmp_ln136 : 1
		zext_ln1117_2 : 1
		add_ln1117 : 2
		sext_ln1117_1 : 3
		tmp_47 : 3
		sext_ln1117_2 : 4
		add_ln1117_1 : 5
		add_ln1117_2 : 6
		trunc_ln1117 : 7
		trunc_ln1117_1 : 7
		tmp_10 : 1
		zext_ln1116 : 2
		tmp_11 : 1
		zext_ln1116_3 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		add_ln1116 : 5
		trunc_ln1116 : 6
		p_shl6_cast : 7
		tmp_48 : 6
		sext_ln1116_1 : 7
		sub_ln1116_1 : 8
		add_ln1116_1 : 9
	State 8
		add_ln1117_3 : 1
		add_ln1117_4 : 2
		zext_ln1117_3 : 3
		conv2_V_addr : 4
		layer3_V_addr : 1
		layer3_V_load : 2
		conv2_V_load : 5
	State 9
	State 10
		r_V : 1
	State 11
		lhs_V_1 : 1
		sext_ln728 : 2
		ret_V : 3
		add_ln1192_3 : 2
		p_Result_24 : 4
		p_Val2_24 : 3
		r_3 : 1
		p_Result_25 : 3
		or_ln406 : 5
		and_ln415_1 : 5
		zext_ln415_1 : 5
		p_Val2_25 : 6
		tmp_59 : 7
		xor_ln416_7 : 8
		carry_5 : 8
		p_Result_26 : 7
		Range2_all_ones_1 : 4
		tmp_62 : 4
		xor_ln779_1 : 5
		xor_ln416_8 : 4
		or_ln416_5 : 8
		or_ln416 : 8
		deleted_ones_2 : 8
		and_ln786_4 : 8
	State 12
	State 13
	State 14
		r_2 : 1
		r : 2
		and_ln415 : 2
		zext_ln415 : 2
		p_Val2_20 : 3
		tmp_52 : 4
		xor_ln416_5 : 5
		carry_3 : 5
		p_Result_23 : 4
		and_ln777 : 5
		xor_ln779 : 1
		xor_ln416_6 : 1
		or_ln416_3 : 5
		or_ln416_4 : 5
		deleted_ones : 5
		and_ln781 : 5
		xor_ln785 : 5
		or_ln785 : 5
		xor_ln785_3 : 1
		overflow : 5
		and_ln786 : 5
		or_ln786 : 5
		xor_ln786_1 : 5
		underflow : 5
		or_ln340_1 : 5
		or_ln340_3 : 5
		or_ln340_2 : 5
		select_ln340 : 5
		select_ln388 : 5
		select_ln340_3 : 6
	State 15
	State 16
		icmp_ln149 : 1
		i_3 : 1
		br_ln149 : 2
		zext_ln151 : 1
	State 17
		icmp_ln151 : 1
		j_1 : 1
		br_ln151 : 2
		zext_ln153 : 1
	State 18
		icmp_ln153 : 1
		out_d_1 : 1
		br_ln153 : 2
		zext_ln154 : 1
		tmp_5 : 1
		zext_ln1265 : 2
		tmp_6 : 1
		zext_ln1265_1 : 2
		add_ln1265 : 3
		add_ln1265_1 : 4
		p_shl12_cast : 5
		tmp_43 : 5
		zext_ln1265_2 : 6
		add_ln1265_2 : 7
		add_ln1265_3 : 8
		zext_ln1265_3 : 9
		layer4_V_addr : 10
		conv2_bias_V_addr : 2
		p_Val2_15 : 3
	State 19
	State 20
		lhs_V : 1
		ret_V_2 : 2
		p_Result_27 : 3
		p_Val2_17 : 1
		p_Result_28 : 2
		xor_ln786 : 3
		underflow_1 : 3
		xor_ln340 : 4
		xor_ln340_1 : 4
		or_ln340 : 4
		select_ln340_1 : 4
		select_ln388_1 : 3
		select_ln340_2 : 4
		trunc_ln1494 : 5
		icmp_ln1494 : 5
	State 21
		zext_ln46 : 1
		store_ln154 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |         i_fu_297         |    0    |    0    |    12   |
|          |         j_fu_317         |    0    |    0    |    12   |
|          |        row_fu_333        |    0    |    0    |    13   |
|          |     add_ln137_fu_343     |    0    |    0    |    13   |
|          |        col_fu_358        |    0    |    0    |    13   |
|          |    add_ln137_1_fu_368    |    0    |    0    |    13   |
|          |       out_d_fu_383       |    0    |    0    |    15   |
|          |     add_ln203_fu_423     |    0    |    0    |    12   |
|          |    add_ln203_12_fu_429   |    0    |    0    |    12   |
|          |    add_ln203_13_fu_454   |    0    |    0    |    12   |
|          |    add_ln203_14_fu_460   |    0    |    0    |    12   |
|          |        in_d_fu_476       |    0    |    0    |    12   |
|          |     add_ln1117_fu_504    |    0    |    0    |    15   |
|          |    add_ln1117_1_fu_525   |    0    |    0    |    12   |
|          |    add_ln1117_2_fu_531   |    0    |    0    |    12   |
|    add   |     add_ln1116_fu_578    |    0    |    0    |    15   |
|          |    add_ln1116_1_fu_613   |    0    |    0    |    12   |
|          |    add_ln1117_3_fu_625   |    0    |    0    |    12   |
|          |    add_ln1117_4_fu_630   |    0    |    0    |    12   |
|          |       ret_V_fu_665       |    0    |    0    |    25   |
|          |    add_ln1192_3_fu_670   |    0    |    0    |    25   |
|          |     p_Val2_25_fu_734     |    0    |    0    |    12   |
|          |     p_Val2_20_fu_921     |    0    |    0    |    12   |
|          |        i_3_fu_1107       |    0    |    0    |    13   |
|          |        j_1_fu_1123       |    0    |    0    |    13   |
|          |      out_d_1_fu_1139     |    0    |    0    |    15   |
|          |    add_ln1265_fu_1174    |    0    |    0    |    12   |
|          |   add_ln1265_1_fu_1180   |    0    |    0    |    12   |
|          |   add_ln1265_2_fu_1205   |    0    |    0    |    12   |
|          |   add_ln1265_3_fu_1211   |    0    |    0    |    12   |
|          |      ret_V_2_fu_1231     |    0    |    0    |    12   |
|          |     p_Val2_17_fu_1245    |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln124_fu_291    |    0    |    0    |    9    |
|          |     icmp_ln126_fu_311    |    0    |    0    |    9    |
|          |     icmp_ln128_fu_327    |    0    |    0    |    9    |
|          |     icmp_ln130_fu_352    |    0    |    0    |    9    |
|          |     icmp_ln133_fu_377    |    0    |    0    |    11   |
|          |     icmp_ln135_fu_470    |    0    |    0    |    9    |
|   icmp   |     icmp_ln136_fu_494    |    0    |    0    |    9    |
|          |        r_3_fu_697        |    0    |    0    |    11   |
|          |        r_2_fu_885        |    0    |    0    |    11   |
|          |    icmp_ln149_fu_1101    |    0    |    0    |    9    |
|          |    icmp_ln151_fu_1117    |    0    |    0    |    9    |
|          |    icmp_ln153_fu_1133    |    0    |    0    |    11   |
|          |    icmp_ln1494_fu_1317   |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|          |   select_ln340_fu_1077   |    0    |    0    |    12   |
|          |   select_ln388_fu_1085   |    0    |    0    |    12   |
|          |  select_ln340_3_fu_1093  |    0    |    0    |    12   |
|  select  |  select_ln340_1_fu_1289  |    0    |    0    |    12   |
|          |  select_ln388_1_fu_1297  |    0    |    0    |    12   |
|          |  select_ln340_2_fu_1305  |    0    |    0    |    12   |
|          |    select_ln46_fu_1323   |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |     sub_ln1117_fu_413    |    0    |    0    |    15   |
|    sub   |     sub_ln1116_fu_568    |    0    |    0    |    15   |
|          |    sub_ln1116_1_fu_607   |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln136_fu_482     |    0    |    0    |    3    |
|          |     or_ln136_1_fu_488    |    0    |    0    |    3    |
|          |      or_ln406_fu_711     |    0    |    0    |    2    |
|          |     or_ln416_5_fu_796    |    0    |    0    |    2    |
|          |      or_ln416_fu_802     |    0    |    0    |    2    |
|          |     or_ln785_1_fu_828    |    0    |    0    |    2    |
|          |     or_ln786_1_fu_844    |    0    |    0    |    2    |
|          |     or_ln340_4_fu_860    |    0    |    0    |    2    |
|    or    |         r_fu_898         |    0    |    0    |    2    |
|          |     or_ln416_3_fu_987    |    0    |    0    |    2    |
|          |     or_ln416_4_fu_993    |    0    |    0    |    2    |
|          |     or_ln785_fu_1017     |    0    |    0    |    2    |
|          |     or_ln786_fu_1041     |    0    |    0    |    2    |
|          |    or_ln340_1_fu_1059    |    0    |    0    |    2    |
|          |    or_ln340_3_fu_1065    |    0    |    0    |    2    |
|          |    or_ln340_2_fu_1071    |    0    |    0    |    2    |
|          |     or_ln340_fu_1283     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |    and_ln415_1_fu_724    |    0    |    0    |    2    |
|          |      carry_5_fu_754      |    0    |    0    |    2    |
|          |   deleted_ones_2_fu_808  |    0    |    0    |    2    |
|          |    and_ln786_4_fu_814    |    0    |    0    |    2    |
|          |    and_ln781_1_fu_820    |    0    |    0    |    2    |
|          |     overflow_1_fu_838    |    0    |    0    |    2    |
|          |    underflow_2_fu_855    |    0    |    0    |    2    |
|    and   |     and_ln415_fu_911     |    0    |    0    |    2    |
|          |      carry_3_fu_941      |    0    |    0    |    2    |
|          |     and_ln777_fu_962     |    0    |    0    |    2    |
|          |    deleted_ones_fu_999   |    0    |    0    |    2    |
|          |     and_ln781_fu_1005    |    0    |    0    |    2    |
|          |     overflow_fu_1029     |    0    |    0    |    2    |
|          |     and_ln786_fu_1035    |    0    |    0    |    2    |
|          |     underflow_fu_1053    |    0    |    0    |    2    |
|          |    underflow_1_fu_1265   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |    xor_ln416_7_fu_748    |    0    |    0    |    2    |
|          |    xor_ln779_1_fu_784    |    0    |    0    |    2    |
|          |    xor_ln416_8_fu_790    |    0    |    0    |    2    |
|          |    xor_ln785_4_fu_824    |    0    |    0    |    2    |
|          |    xor_ln785_5_fu_833    |    0    |    0    |    2    |
|          |    xor_ln786_2_fu_849    |    0    |    0    |    2    |
|          |    xor_ln416_5_fu_935    |    0    |    0    |    2    |
|    xor   |     xor_ln779_fu_975     |    0    |    0    |    2    |
|          |    xor_ln416_6_fu_981    |    0    |    0    |    2    |
|          |     xor_ln785_fu_1011    |    0    |    0    |    2    |
|          |    xor_ln785_3_fu_1023   |    0    |    0    |    2    |
|          |    xor_ln786_1_fu_1047   |    0    |    0    |    2    |
|          |     xor_ln786_fu_1259    |    0    |    0    |    2    |
|          |     xor_ln340_fu_1271    |    0    |    0    |    2    |
|          |    xor_ln340_1_fu_1277   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    mul   |        r_V_fu_1334       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln124_fu_287    |    0    |    0    |    0    |
|          |     zext_ln137_fu_303    |    0    |    0    |    0    |
|          |     zext_ln126_fu_307    |    0    |    0    |    0    |
|          |     zext_ln128_fu_323    |    0    |    0    |    0    |
|          |    zext_ln137_1_fu_339   |    0    |    0    |    0    |
|          |     zext_ln130_fu_348    |    0    |    0    |    0    |
|          |    zext_ln137_2_fu_364   |    0    |    0    |    0    |
|          |     zext_ln133_fu_373    |    0    |    0    |    0    |
|          |    zext_ln1117_fu_397    |    0    |    0    |    0    |
|          |   zext_ln1117_1_fu_409   |    0    |    0    |    0    |
|          |     zext_ln203_fu_450    |    0    |    0    |    0    |
|          |   zext_ln203_13_fu_465   |    0    |    0    |    0    |
|          |   zext_ln1117_2_fu_500   |    0    |    0    |    0    |
|   zext   |    zext_ln1116_fu_552    |    0    |    0    |    0    |
|          |   zext_ln1116_3_fu_564   |    0    |    0    |    0    |
|          |   zext_ln1117_3_fu_635   |    0    |    0    |    0    |
|          |   zext_ln1116_4_fu_640   |    0    |    0    |    0    |
|          |    zext_ln415_1_fu_730   |    0    |    0    |    0    |
|          |     zext_ln415_fu_917    |    0    |    0    |    0    |
|          |    zext_ln151_fu_1113    |    0    |    0    |    0    |
|          |    zext_ln153_fu_1129    |    0    |    0    |    0    |
|          |    zext_ln154_fu_1145    |    0    |    0    |    0    |
|          |    zext_ln1265_fu_1158   |    0    |    0    |    0    |
|          |   zext_ln1265_1_fu_1170  |    0    |    0    |    0    |
|          |   zext_ln1265_2_fu_1201  |    0    |    0    |    0    |
|          |   zext_ln1265_3_fu_1216  |    0    |    0    |    0    |
|          |     zext_ln46_fu_1329    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_7_fu_389       |    0    |    0    |    0    |
|          |       tmp_8_fu_401       |    0    |    0    |    0    |
|          |     p_shl_cast_fu_434    |    0    |    0    |    0    |
|          |       tmp_46_fu_442      |    0    |    0    |    0    |
|          |       tmp_47_fu_513      |    0    |    0    |    0    |
|          |       tmp_10_fu_544      |    0    |    0    |    0    |
|          |       tmp_11_fu_556      |    0    |    0    |    0    |
|bitconcatenate|    p_shl6_cast_fu_587    |    0    |    0    |    0    |
|          |       tmp_48_fu_595      |    0    |    0    |    0    |
|          |    p_shl10_cast_fu_618   |    0    |    0    |    0    |
|          |      lhs_V_1_fu_650      |    0    |    0    |    0    |
|          |       tmp_5_fu_1150      |    0    |    0    |    0    |
|          |       tmp_6_fu_1162      |    0    |    0    |    0    |
|          |   p_shl12_cast_fu_1185   |    0    |    0    |    0    |
|          |      tmp_43_fu_1193      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1117_fu_419    |    0    |    0    |    0    |
|          |   sext_ln1117_1_fu_509   |    0    |    0    |    0    |
|          |   sext_ln1117_2_fu_521   |    0    |    0    |    0    |
|          |    sext_ln1116_fu_574    |    0    |    0    |    0    |
|          |   sext_ln1116_1_fu_603   |    0    |    0    |    0    |
|   sext   |   sext_ln1117_3_fu_644   |    0    |    0    |    0    |
|          |    sext_ln1118_fu_647    |    0    |    0    |    0    |
|          |     sext_ln728_fu_658    |    0    |    0    |    0    |
|          |       lhs_V_fu_1221      |    0    |    0    |    0    |
|          |    sext_ln1265_fu_1225   |    0    |    0    |    0    |
|          |       rhs_V_fu_1228      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    trunc_ln1117_fu_536   |    0    |    0    |    0    |
|          |   trunc_ln1117_1_fu_540  |    0    |    0    |    0    |
|          |    trunc_ln1116_fu_583   |    0    |    0    |    0    |
|   trunc  |    trunc_ln1192_fu_662   |    0    |    0    |    0    |
|          |   trunc_ln718_1_fu_694   |    0    |    0    |    0    |
|          |    trunc_ln718_fu_882    |    0    |    0    |    0    |
|          |   trunc_ln1494_fu_1313   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_Result_24_fu_676    |    0    |    0    |    0    |
|          |    p_Result_25_fu_703    |    0    |    0    |    0    |
|          |       tmp_58_fu_717      |    0    |    0    |    0    |
|          |       tmp_59_fu_740      |    0    |    0    |    0    |
|          |    p_Result_26_fu_760    |    0    |    0    |    0    |
|          | Range2_all_ones_1_fu_768 |    0    |    0    |    0    |
|          |       tmp_62_fu_776      |    0    |    0    |    0    |
| bitselect|     p_Result_s_fu_866    |    0    |    0    |    0    |
|          |    p_Result_22_fu_891    |    0    |    0    |    0    |
|          |       tmp_51_fu_904      |    0    |    0    |    0    |
|          |       tmp_52_fu_927      |    0    |    0    |    0    |
|          |    p_Result_23_fu_947    |    0    |    0    |    0    |
|          |  Range2_all_ones_fu_955  |    0    |    0    |    0    |
|          |       tmp_55_fu_968      |    0    |    0    |    0    |
|          |    p_Result_27_fu_1237   |    0    |    0    |    0    |
|          |    p_Result_28_fu_1251   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|     p_Val2_24_fu_684     |    0    |    0    |    0    |
|          |     p_Val2_19_fu_873     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   780   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|Range2_all_ones_1_reg_1514|    1   |
|   add_ln1116_1_reg_1452  |   12   |
|   and_ln786_4_reg_1520   |    1   |
|     carry_5_reg_1503     |    1   |
|       col_0_reg_221      |    4   |
|       col_reg_1397       |    4   |
|   conv2_V_addr_reg_1457  |   12   |
|   conv2_V_load_reg_1472  |    6   |
|conv2_bias_V_addr_reg_1581|    4   |
|       i1_0_reg_254       |    4   |
|        i_0_reg_186       |    3   |
|       i_3_reg_1545       |    4   |
|        i_reg_1348        |    3   |
|    icmp_ln136_reg_1438   |    1   |
|   icmp_ln1494_reg_1597   |    1   |
|      in_d_0_reg_243      |    3   |
|       in_d_reg_1433      |    3   |
|       j2_0_reg_265       |    4   |
|        j_0_reg_198       |    3   |
|       j_1_reg_1558       |    4   |
|        j_reg_1366        |    3   |
|  layer3_V_addr_reg_1462  |   11   |
|  layer3_V_load_reg_1467  |   12   |
| layer4_V_addr_6_reg_1425 |   11   |
|  layer4_V_addr_reg_1576  |   11   |
|    or_ln340_4_reg_1533   |    1   |
|     out_d3_0_reg_276     |    5   |
|      out_d_0_reg_232     |    5   |
|     out_d_1_reg_1571     |    5   |
|      out_d_reg_1415      |    5   |
|    overflow_1_reg_1525   |    1   |
|   p_Result_24_reg_1492   |    1   |
|   p_Result_26_reg_1509   |    1   |
|    p_Val2_15_reg_1586    |    3   |
|    p_Val2_25_reg_1498    |   12   |
|       r_V_reg_1477       |   19   |
|       row_0_reg_210      |    4   |
|       row_reg_1379       |    4   |
|  select_ln340_3_reg_1537 |   12   |
|   sext_ln1117_reg_1420   |   10   |
|  trunc_ln1117_1_reg_1447 |   11   |
|   trunc_ln1117_reg_1442  |   13   |
|   trunc_ln1494_reg_1592  |   11   |
|   underflow_2_reg_1529   |    1   |
|    zext_ln124_reg_1340   |    4   |
|    zext_ln126_reg_1358   |    4   |
|    zext_ln128_reg_1371   |   13   |
|    zext_ln130_reg_1389   |    9   |
|    zext_ln133_reg_1407   |   12   |
|   zext_ln137_1_reg_1384  |    9   |
|   zext_ln137_2_reg_1402  |   12   |
|    zext_ln137_reg_1353   |   64   |
|    zext_ln151_reg_1550   |    9   |
|    zext_ln153_reg_1563   |   12   |
+--------------------------+--------+
|           Total          |   398  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_147 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_153 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_159 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_159 |  p1  |   5  |  12  |   60   ||    21   |
| grp_access_fu_180 |  p0  |   2  |   4  |    8   ||    9    |
|    i_0_reg_186    |  p0  |   2  |   3  |    6   ||    9    |
|    j_0_reg_198    |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   148  || 12.5202 ||    75   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   780  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   75   |
|  Register |    -   |    -   |   398  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   12   |   398  |   855  |
+-----------+--------+--------+--------+--------+
