;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	MOV -1, <-26
	SUB 421, 1
	SUB 421, 1
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, #400
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SUB 12, @10
	ADD 15, -6
	SUB 12, @10
	SUB 1, <0
	SUB 1, <-1
	SLT 1, <0
	JMP 0, #0
	SPL 0, #400
	SUB 421, 1
	SUB -700, @300
	SUB 1, <0
	SUB #72, @200
	SUB 421, 1
	SLT 721, 0
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	MOV 106, @806
	MOV @105, @802
	SLT 1, <0
	SLT 1, <0
	MOV 721, 0
	MOV 105, @802
	MOV -537, <-58
	DJN -1, @-20
	MOV -27, <-20
	ADD 15, -6
	SUB 12, @10
	MOV -840, -742
	MOV -27, <-20
	SUB 421, 1
	MOV 721, 0
	MOV -77, <-20
	MOV -7, <-20
	MOV -1, <-26
	MOV -7, <-20
