==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 16.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.26 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.63 seconds; current allocated memory: 343.621 MB.
INFO: [HLS 200-10] Analyzing design file 'sha3_256.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fips202.c' ... 
WARNING: [HLS 207-5589] '#pragma HLS loop_flatten' can only be applied inside loop body (fips202.c:478:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.67 seconds. Elapsed time: 1.6 seconds; current allocated memory: 345.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,288 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,321 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,203 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,189 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,188 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,191 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,191 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,191 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,191 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,258 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,256 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,202 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,202 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,202 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,207 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,224 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls_solution/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load64' into 'keccak_absorb_once' (fips202.c:469:0)
INFO: [HLS 214-178] Inlining function 'keccak_absorb_once' into 'pqcrystals_kyber_fips202_ref_sha3_256' (fips202.c:755:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'pqcrystals_kyber_fips202_ref_sha3_256' (fips202.c:755:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_kyber_fips202_ref_sha3_256' into 'sha3_256_hw' (sha3_256.c:4:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'in' (fips202.c:27:20)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at fips202.c:26:20 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_479_2'(fips202.c:479:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fips202.c:479:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'absorb_loop3'(fips202.c:488:16) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fips202.c:488:16)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 8 in loop 'VITIS_LOOP_761_1'(fips202.c:761:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fips202.c:761:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.7 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.68 seconds; current allocated memory: 347.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 347.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 348.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 348.934 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (fips202.c:83:1)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 372.676 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'absorb_loop2'(fips202.c:480:14) and 'VITIS_LOOP_26_1'(fips202.c:26:20) in function 'sha3_256_hw' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_761_1'(fips202.c:761:21) and 'VITIS_LOOP_43_1'(fips202.c:43:20) in function 'sha3_256_hw' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'absorb_loop2' (fips202.c:480:14) in function 'sha3_256_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_761_1' (fips202.c:761:21) in function 'sha3_256_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 393.262 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha3_256_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hw_Pipeline_VITIS_LOOP_472_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_472_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 394.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 394.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 405.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 405.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_761_1_VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_761_1_VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 405.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 405.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'absorb_loop2_VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'absorb_loop2_VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 405.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 405.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hw_Pipeline_VITIS_LOOP_472_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hw_Pipeline_VITIS_LOOP_472_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 405.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [RTMG 210-279] Implementing memory 'sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 405.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_761_1_VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 414.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/inlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha3_256_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inlen' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'out_r' and 'in_r' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_9ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_9ns_8_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hw'.
INFO: [RTMG 210-278] Implementing memory 'sha3_256_hw_s_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 417.117 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 422.156 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 432.551 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha3_256_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for sha3_256_hw.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 105.328 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:00:52; Allocated memory: 11.816 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file sha3_hls_solution/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:24; Allocated memory: 6.258 MB.
