{
 "builder": {
  "_version": "2020.1",
  "_modelsim_ini": {
   "name": "/home/swd/asic-design/.hdl_checker/modelsim.ini",
   "__class__": "Path"
  },
  "_logger": "hdl_checker.builders.msim",
  "_database": {
   "sources": [
    {
     "path": {
      "name": "/home/swd/asic-design/src/testbench_564.sv",
      "__class__": "Path"
     },
     "mtime": 1603753774.2587893,
     "flags": {
      "source_specific": [],
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/swd/asic-design/src/testbench_564.sv",
        "__class__": "Path"
       },
       "name": {
        "name": "sram.sv",
        "case_sensitive": true,
        "__class__": "VerilogIdentifier"
       },
       "locations": [
        [
         1,
         8
        ]
       ],
       "__class__": "IncludedPath"
      },
      {
       "owner": {
        "name": "/home/swd/asic-design/src/testbench_564.sv",
        "__class__": "Path"
       },
       "name": {
        "name": "project.v",
        "case_sensitive": true,
        "__class__": "VerilogIdentifier"
       },
       "locations": [
        [
         0,
         8
        ]
       ],
       "__class__": "IncludedPath"
      }
     ],
     "diags": []
    },
    {
     "path": {
      "name": "/home/swd/asic-design/src/project.v",
      "__class__": "Path"
     },
     "mtime": 1603996512.25,
     "flags": {
      "source_specific": [],
      "single": [],
      "dependencies": []
     },
     "dependencies": [],
     "diags": []
    },
    {
     "path": {
      "name": "/home/swd/asic-design/src/sram.sv",
      "__class__": "Path"
     },
     "mtime": 1603225950.5495415,
     "flags": {
      "source_specific": [],
      "single": [],
      "dependencies": []
     },
     "dependencies": [
      {
       "owner": {
        "name": "/home/swd/asic-design/src/sram.sv",
        "__class__": "Path"
       },
       "name": {
        "name": "INFO",
        "case_sensitive": true,
        "__class__": "VerilogIdentifier"
       },
       "library": null,
       "locations": [
        [
         85,
         26
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/swd/asic-design/src/sram.sv",
        "__class__": "Path"
       },
       "name": {
        "name": "INFO",
        "case_sensitive": true,
        "__class__": "VerilogIdentifier"
       },
       "library": null,
       "locations": [
        [
         80,
         20
        ]
       ],
       "__class__": "RequiredDesignUnit"
      },
      {
       "owner": {
        "name": "/home/swd/asic-design/src/sram.sv",
        "__class__": "Path"
       },
       "name": {
        "name": "ERROR",
        "case_sensitive": true,
        "__class__": "VerilogIdentifier"
       },
       "library": null,
       "locations": [
        [
         77,
         24
        ]
       ],
       "__class__": "RequiredDesignUnit"
      }
     ],
     "diags": []
    }
   ],
   "inferred_libraries": [
    {
     "name": "/tmp/tmpsg1mmsnj.v",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpu4hs9ih5.v",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpfe8akcyc.v",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpjv5z84iu.v",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpbvs664h4.v",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpdsuuh84k.v",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpyv9h6oe6.v",
     "__class__": "Path"
    },
    {
     "name": "/home/swd/asic-design/src/project.v",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpvmiqn8n1.v",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmp3j9kwzt2.v",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpjn7e8i78.v",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpdvj5dcv0.v",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpamlo7h52.v",
     "__class__": "Path"
    },
    {
     "name": "/tmp/tmpkywfj0gt.v",
     "__class__": "Path"
    }
   ],
   "design_units": [
    {
     "owner": {
      "name": "/home/swd/asic-design/src/testbench_564.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "tb_top",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       2,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/swd/asic-design/src/sram.sv",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "sram",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       3,
       7
      ]
     ],
     "__class__": "VerilogDesignUnit"
    },
    {
     "owner": {
      "name": "/home/swd/asic-design/src/project.v",
      "__class__": "Path"
     },
     "type_": "entity",
     "name": {
      "name": "project",
      "case_sensitive": true,
      "__class__": "VerilogIdentifier"
     },
     "locations": [
      [
       0,
       6
      ]
     ],
     "__class__": "VerilogDesignUnit"
    }
   ],
   "__class__": "Database"
  },
  "_work_folder": "/home/swd/asic-design/.hdl_checker",
  "_builtin_libraries": [
   {
    "name": "cycloneive",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "synopsys",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "220model",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneive_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "verilog",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_mf",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "lpm_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "fiftyfivenm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sv_std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclone10lp_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "lpm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxii",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sgate",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "maxv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaii_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std_developerskit",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "220model_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_lnsim_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "modelsim_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_mf_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vital2000",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixv_hssi",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_pcie_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "stratixiv_pcie_hip",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "altera_lnsim",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriaiigz_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cycloneiv",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclonev_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriavgz_hssi_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "twentynm_hip_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "cyclone10lp",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "arriav",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sgate_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "fiftyfivenm_ver",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "MSim"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid10561.json",
   "__class__": "Path"
  },
  1603995993.17,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/swd/asic-design/src/testbench_564.sv",
     "__class__": "Path"
    },
    "mtime": 1603753774.2587893,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/swd/asic-design/src/testbench_564.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        1,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/swd/asic-design/src/testbench_564.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "project.v",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        0,
        8
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/swd/asic-design/src/project.v",
     "__class__": "Path"
    },
    "mtime": 1603996512.25,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/swd/asic-design/src/sram.sv",
     "__class__": "Path"
    },
    "mtime": 1603225950.5495415,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/swd/asic-design/src/sram.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "INFO",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        85,
        26
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/swd/asic-design/src/sram.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "INFO",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        80,
        20
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/swd/asic-design/src/sram.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "ERROR",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        77,
        24
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmpsg1mmsnj.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu4hs9ih5.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfe8akcyc.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjv5z84iu.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbvs664h4.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdsuuh84k.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyv9h6oe6.v",
    "__class__": "Path"
   },
   {
    "name": "/home/swd/asic-design/src/project.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvmiqn8n1.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3j9kwzt2.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjn7e8i78.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdvj5dcv0.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpamlo7h52.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkywfj0gt.v",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/swd/asic-design/src/testbench_564.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_top",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/swd/asic-design/src/sram.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sram",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/swd/asic-design/src/project.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "project",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.6.14"
}