#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Oct 19 20:34:27 2019
# Process ID: 1872
# Current directory: /home/ebrahim/vivado/Lab1
# Command line: vivado
# Log file: /home/ebrahim/vivado/Lab1/vivado.log
# Journal file: /home/ebrahim/vivado/Lab1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.xpr
update_compile_order -fileset sources_1
open_run impl_1
save_project_as mixed_approach /home/ebrahim/vivado/Lab1/mixed_approach -force
open_bd_design {/home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/Lab1_sf.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:tmr_comparator:1.0 tmr_comparator_0
endgroup
delete_bd_objs [get_bd_cells tmr_comparator_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:screen_object:1.0 screen_object_0
endgroup
set_property location {4 1410 349} [get_bd_cells screen_object_0]
delete_bd_objs [get_bd_nets RGB_gpio_io_o]
connect_bd_net [get_bd_pins VGA_SYNC_0/color_in] [get_bd_pins screen_object_0/pixel_color]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {3 1192 460} [get_bd_cells xlconstant_0]
set_property name COMPARATOR [get_bd_cells screen_object_0]
set_property name ROW_POSITION [get_bd_cells xlconstant_0]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {4} CONFIG.CONST_VAL {7}] [get_bd_cells ROW_POSITION]
endgroup
connect_bd_net [get_bd_pins COMPARATOR/cy] [get_bd_pins ROW_POSITION/dout]
delete_bd_objs [get_bd_nets VGA_SYNC_0_pixel_column]
connect_bd_net [get_bd_pins VGA_SYNC_0/pixel_column] [get_bd_pins COMPARATOR/pixel_column]
delete_bd_objs [get_bd_nets VGA_SYNC_0_pixel_row]
connect_bd_net [get_bd_pins VGA_SYNC_0/pixel_row] [get_bd_pins COMPARATOR/pixel_row]
delete_bd_objs [get_bd_nets SliceCol_Dout] [get_bd_cells SliceCol]
delete_bd_objs [get_bd_nets SliceRow_Dout] [get_bd_cells SliceRow]
copy_bd_objs /  [get_bd_cells {readRow}]
set_property location {2 1053 378} [get_bd_cells readRow1]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells readRow1]
endgroup
connect_bd_net [get_bd_pins COMPARATOR/cx] [get_bd_pins readRow1/gpio_io_o]
set_property name xpos [get_bd_cells readRow1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_cells readRow]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells readCol]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells RGB]
set_property location {1 660 136} [get_bd_cells processing_system7_0]
set_property location {3 1373 26} [get_bd_cells leds]
set_property location {1 627 -117} [get_bd_cells rst_ps7_0_50M]
set_property location {3 1516 -104} [get_bd_cells buttons]
set_property location {2 1058 108} [get_bd_cells ps7_0_axi_periph]
set_property location {2 1066 6} [get_bd_cells ps7_0_axi_periph]
set_property location {1 594 -296} [get_bd_cells rst_ps7_0_50M]
set_property location {1 622 178} [get_bd_cells processing_system7_0]
set_property location {2225 98} [get_bd_intf_ports leds_4bits]
set_property location {2057 42} [get_bd_intf_ports leds_4bits]
set_property location {2057 30} [get_bd_intf_ports leds_4bits]
set_property location {2048 204} [get_bd_intf_ports FIXED_IO]
set_property location {1 527 278} [get_bd_cells processing_system7_0]
set_property location {2063 236} [get_bd_intf_ports FIXED_IO]
set_property location {2072 270} [get_bd_intf_ports FIXED_IO]
set_property location {2065 251} [get_bd_intf_ports FIXED_IO]
set_property location {2059 274} [get_bd_intf_ports DDR]
set_property location {2059 230} [get_bd_intf_ports DDR]
set_property location {2068 -100} [get_bd_intf_ports btns_4bits]
set_property location {1 492 -81} [get_bd_cells rst_ps7_0_50M]
set_property location {1 563 -113} [get_bd_cells rst_ps7_0_50M]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins xpos/S_AXI]
save_bd_design
make_wrapper -files [get_files /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.srcs/sources_1/bd/Lab1_sf/Lab1_sf.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
write_hwdef -force  -file /home/ebrahim/vivado/Lab1/mixed_approach/mixed_approach.sdk/Lab1_sf_wrapper.hdf
