\BOOKMARK [0][-]{chapter.1}{Technology and Components}{}% 1
\BOOKMARK [1][-]{section.1.1}{Transistor}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Resistor}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{Capacitor}{chapter.1}% 4
\BOOKMARK [0][-]{chapter.2}{Design overview of current version}{}% 5
\BOOKMARK [1][-]{section.2.1}{Front-end}{chapter.2}% 6
\BOOKMARK [1][-]{section.2.2}{Analog-to-digital converter}{chapter.2}% 7
\BOOKMARK [1][-]{section.2.3}{Digital parts}{chapter.2}% 8
\BOOKMARK [0][-]{chapter.3}{Optimization on mismatch}{}% 9
\BOOKMARK [1][-]{section.3.1}{Mismatch of components}{chapter.3}% 10
\BOOKMARK [1][-]{section.3.2}{Mismatch of building blocks}{chapter.3}% 11
\BOOKMARK [2][-]{subsection.3.2.1}{Current mirror}{section.3.2}% 12
\BOOKMARK [2][-]{subsection.3.2.2}{Operational amplifier}{section.3.2}% 13
\BOOKMARK [1][-]{section.3.3}{Optimization of uniformity}{chapter.3}% 14
\BOOKMARK [0][-]{chapter.4}{Optimization on noise}{}% 15
\BOOKMARK [1][-]{section.4.1}{Noise components of the transistor}{chapter.4}% 16
\BOOKMARK [1][-]{section.4.2}{Noise analysis for the ASIC}{chapter.4}% 17
\BOOKMARK [2][-]{subsection.4.2.1}{Input stage}{section.4.2}% 18
\BOOKMARK [2][-]{subsection.4.2.2}{Integration and shaper stage}{section.4.2}% 19
\BOOKMARK [2][-]{subsection.4.2.3}{Baseline hold}{section.4.2}% 20
\BOOKMARK [1][-]{section.4.3}{Optimization for the Noise}{chapter.4}% 21
\BOOKMARK [0][-]{chapter.5}{Optimization on noise coupling}{}% 22
\BOOKMARK [1][-]{section.5.1}{Power supply rejection ratio}{chapter.5}% 23
\BOOKMARK [1][-]{section.5.2}{Substrate noise}{chapter.5}% 24
\BOOKMARK [-1][-]{part.1}{Appendix}{}% 25
\BOOKMARK [0][-]{appendix.A}{Lists}{part.1}% 26
\BOOKMARK [1][-]{section.A.1}{List of Figures}{appendix.A}% 27
\BOOKMARK [1][-]{section.A.2}{List of Tables}{appendix.A}% 28
\BOOKMARK [0][-]{appendix.B}{Bibliography}{part.1}% 29
