Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 16 20:25:12 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-16  Warning           Large setup violation          64          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_tdc/u_EdgeDetector/edge_detector_ffd0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tdc/u_EdgeDetector/edge_detector_ffd1/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uart_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.128     -115.582                     86                 2048        0.146        0.000                      0                 2048        1.100        0.000                       0                   929  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_p                               {0.000 2.500}        5.000           200.000         
  clk_out2_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out3_block_clock_clk_wiz_0_0  {0.625 3.125}        5.000           200.000         
  clk_out4_block_clock_clk_wiz_0_0  {1.094 3.594}        5.000           200.000         
  clk_out_block_clock_clk_wiz_0_0   {0.000 68.125}       136.250         7.339           
  clkfbout_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out2_block_clock_clk_wiz_0_0       -2.128      -34.399                     30                 1179        0.146        0.000                      0                 1179        2.000        0.000                       0                   813  
  clk_out3_block_clock_clk_wiz_0_0        2.034        0.000                      0                   50        0.159        0.000                      0                   50        2.000        0.000                       0                    38  
  clk_out4_block_clock_clk_wiz_0_0        3.028        0.000                      0                   32        0.185        0.000                      0                   32        2.000        0.000                       0                    34  
  clk_out_block_clock_clk_wiz_0_0       134.023        0.000                      0                   11        0.197        0.000                      0                   11       23.750        0.000                       0                    40  
  clkfbout_block_clock_clk_wiz_0_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0       -0.413       -3.314                     13                   16        0.529        0.000                      0                   16  
clk_out4_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0       -0.850       -9.837                     16                   16        1.806        0.000                      0                   16  
clk_out2_block_clock_clk_wiz_0_0  clk_out3_block_clock_clk_wiz_0_0       -1.975      -30.905                     16                   16        4.474        0.000                      0                   16  
clk_out2_block_clock_clk_wiz_0_0  clk_out4_block_clock_clk_wiz_0_0       -1.487      -22.166                     16                   16        3.903        0.000                      0                   16  
clk_out3_block_clock_clk_wiz_0_0  clk_out4_block_clock_clk_wiz_0_0       -1.375      -21.565                     16                   16        4.555        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0       -0.051       -0.204                      4                  724        0.593        0.000                      0                  724  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out3_block_clock_clk_wiz_0_0       -1.586       -6.343                      4                    4        4.438        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                                                                
(none)                            clk_out2_block_clock_clk_wiz_0_0                                    
(none)                            clk_out_block_clock_clk_wiz_0_0                                     
(none)                            clkfbout_block_clock_clk_wiz_0_0                                    
(none)                                                              clk_out2_block_clock_clk_wiz_0_0  
(none)                                                              clk_out3_block_clock_clk_wiz_0_0  
(none)                                                              clk_out4_block_clock_clk_wiz_0_0  
(none)                                                              clk_out_block_clock_clk_wiz_0_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :           30  Failing Endpoints,  Worst Slack       -2.128ns,  Total Violation      -34.399ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.128ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[116].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.137ns (30.160%)  route 4.948ns (69.840%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 2.850 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.607ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.414    -2.607    u_tdc/u_FineDelay/clk
    SLICE_X127Y121       FDCE                                         r  u_tdc/u_FineDelay/genblk4[116].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y121       FDCE (Prop_fdce_C_Q)         0.379    -2.228 r  u_tdc/u_FineDelay/genblk4[116].StopFF/Q
                         net (fo=6, routed)           1.063    -1.165    u_tdc/u_DecStop/wDecoStoptIn[116]
    SLICE_X128Y120       LUT6 (Prop_lut6_I1_O)        0.105    -1.060 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26/O
                         net (fo=3, routed)           0.547    -0.513    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26_n_0
    SLICE_X128Y120       LUT3 (Prop_lut3_I1_O)        0.105    -0.408 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.700     0.292    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7_n_0
    SLICE_X127Y120       LUT5 (Prop_lut5_I0_O)        0.105     0.397 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20/O
                         net (fo=4, routed)           0.679     1.076    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20_n_0
    SLICE_X122Y119       LUT6 (Prop_lut6_I0_O)        0.105     1.181 f  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.684     1.865    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5_n_0
    SLICE_X121Y116       LUT6 (Prop_lut6_I5_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0/O
                         net (fo=2, routed)           0.805     2.775    u_tdc/DecodedStop[5]
    SLICE_X121Y116       LUT6 (Prop_lut6_I0_O)        0.105     2.880 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.122     3.002    u_tdc/u_merge_i_27_n_0
    SLICE_X121Y116       LUT3 (Prop_lut3_I2_O)        0.105     3.107 r  u_tdc/u_merge_i_23/O
                         net (fo=1, routed)           0.348     3.456    u_tdc/u_merge_i_23_n_0
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     3.561 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     3.561    u_tdc/u_merge_i_21_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.018 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.018    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.116 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.116    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.214 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.214    u_tdc/u_merge_i_3_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.479 r  u_tdc/u_merge_i_2/O[1]
                         net (fo=1, routed)           0.000     4.479    u_tdc/u_merge/Coarse[13]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.308     2.850    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[29]/C
                         clock pessimism             -0.497     2.353    
                         clock uncertainty           -0.061     2.292    
    SLICE_X121Y120       FDRE (Setup_fdre_C_D)        0.059     2.351    u_tdc/u_merge/out_reg[29]
  -------------------------------------------------------------------
                         required time                          2.351    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.123ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[116].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.132ns (30.111%)  route 4.948ns (69.889%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 2.850 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.607ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.414    -2.607    u_tdc/u_FineDelay/clk
    SLICE_X127Y121       FDCE                                         r  u_tdc/u_FineDelay/genblk4[116].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y121       FDCE (Prop_fdce_C_Q)         0.379    -2.228 r  u_tdc/u_FineDelay/genblk4[116].StopFF/Q
                         net (fo=6, routed)           1.063    -1.165    u_tdc/u_DecStop/wDecoStoptIn[116]
    SLICE_X128Y120       LUT6 (Prop_lut6_I1_O)        0.105    -1.060 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26/O
                         net (fo=3, routed)           0.547    -0.513    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26_n_0
    SLICE_X128Y120       LUT3 (Prop_lut3_I1_O)        0.105    -0.408 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.700     0.292    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7_n_0
    SLICE_X127Y120       LUT5 (Prop_lut5_I0_O)        0.105     0.397 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20/O
                         net (fo=4, routed)           0.679     1.076    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20_n_0
    SLICE_X122Y119       LUT6 (Prop_lut6_I0_O)        0.105     1.181 f  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.684     1.865    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5_n_0
    SLICE_X121Y116       LUT6 (Prop_lut6_I5_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0/O
                         net (fo=2, routed)           0.805     2.775    u_tdc/DecodedStop[5]
    SLICE_X121Y116       LUT6 (Prop_lut6_I0_O)        0.105     2.880 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.122     3.002    u_tdc/u_merge_i_27_n_0
    SLICE_X121Y116       LUT3 (Prop_lut3_I2_O)        0.105     3.107 r  u_tdc/u_merge_i_23/O
                         net (fo=1, routed)           0.348     3.456    u_tdc/u_merge_i_23_n_0
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     3.561 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     3.561    u_tdc/u_merge_i_21_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.018 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.018    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.116 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.116    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.214 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.214    u_tdc/u_merge_i_3_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.474 r  u_tdc/u_merge_i_2/O[3]
                         net (fo=1, routed)           0.000     4.474    u_tdc/u_merge/Coarse[15]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.308     2.850    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[31]/C
                         clock pessimism             -0.497     2.353    
                         clock uncertainty           -0.061     2.292    
    SLICE_X121Y120       FDRE (Setup_fdre_C_D)        0.059     2.351    u_tdc/u_merge/out_reg[31]
  -------------------------------------------------------------------
                         required time                          2.351    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                 -2.123    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[116].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 2.072ns (29.514%)  route 4.948ns (70.486%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 2.850 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.607ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.414    -2.607    u_tdc/u_FineDelay/clk
    SLICE_X127Y121       FDCE                                         r  u_tdc/u_FineDelay/genblk4[116].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y121       FDCE (Prop_fdce_C_Q)         0.379    -2.228 r  u_tdc/u_FineDelay/genblk4[116].StopFF/Q
                         net (fo=6, routed)           1.063    -1.165    u_tdc/u_DecStop/wDecoStoptIn[116]
    SLICE_X128Y120       LUT6 (Prop_lut6_I1_O)        0.105    -1.060 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26/O
                         net (fo=3, routed)           0.547    -0.513    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26_n_0
    SLICE_X128Y120       LUT3 (Prop_lut3_I1_O)        0.105    -0.408 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.700     0.292    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7_n_0
    SLICE_X127Y120       LUT5 (Prop_lut5_I0_O)        0.105     0.397 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20/O
                         net (fo=4, routed)           0.679     1.076    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20_n_0
    SLICE_X122Y119       LUT6 (Prop_lut6_I0_O)        0.105     1.181 f  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.684     1.865    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5_n_0
    SLICE_X121Y116       LUT6 (Prop_lut6_I5_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0/O
                         net (fo=2, routed)           0.805     2.775    u_tdc/DecodedStop[5]
    SLICE_X121Y116       LUT6 (Prop_lut6_I0_O)        0.105     2.880 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.122     3.002    u_tdc/u_merge_i_27_n_0
    SLICE_X121Y116       LUT3 (Prop_lut3_I2_O)        0.105     3.107 r  u_tdc/u_merge_i_23/O
                         net (fo=1, routed)           0.348     3.456    u_tdc/u_merge_i_23_n_0
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     3.561 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     3.561    u_tdc/u_merge_i_21_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.018 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.018    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.116 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.116    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.214 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.214    u_tdc/u_merge_i_3_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.414 r  u_tdc/u_merge_i_2/O[2]
                         net (fo=1, routed)           0.000     4.414    u_tdc/u_merge/Coarse[14]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.308     2.850    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[30]/C
                         clock pessimism             -0.497     2.353    
                         clock uncertainty           -0.061     2.292    
    SLICE_X121Y120       FDRE (Setup_fdre_C_D)        0.059     2.351    u_tdc/u_merge/out_reg[30]
  -------------------------------------------------------------------
                         required time                          2.351    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -2.044ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[116].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 2.053ns (29.322%)  route 4.948ns (70.678%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 2.850 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.607ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.414    -2.607    u_tdc/u_FineDelay/clk
    SLICE_X127Y121       FDCE                                         r  u_tdc/u_FineDelay/genblk4[116].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y121       FDCE (Prop_fdce_C_Q)         0.379    -2.228 r  u_tdc/u_FineDelay/genblk4[116].StopFF/Q
                         net (fo=6, routed)           1.063    -1.165    u_tdc/u_DecStop/wDecoStoptIn[116]
    SLICE_X128Y120       LUT6 (Prop_lut6_I1_O)        0.105    -1.060 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26/O
                         net (fo=3, routed)           0.547    -0.513    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26_n_0
    SLICE_X128Y120       LUT3 (Prop_lut3_I1_O)        0.105    -0.408 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.700     0.292    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7_n_0
    SLICE_X127Y120       LUT5 (Prop_lut5_I0_O)        0.105     0.397 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20/O
                         net (fo=4, routed)           0.679     1.076    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20_n_0
    SLICE_X122Y119       LUT6 (Prop_lut6_I0_O)        0.105     1.181 f  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.684     1.865    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5_n_0
    SLICE_X121Y116       LUT6 (Prop_lut6_I5_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0/O
                         net (fo=2, routed)           0.805     2.775    u_tdc/DecodedStop[5]
    SLICE_X121Y116       LUT6 (Prop_lut6_I0_O)        0.105     2.880 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.122     3.002    u_tdc/u_merge_i_27_n_0
    SLICE_X121Y116       LUT3 (Prop_lut3_I2_O)        0.105     3.107 r  u_tdc/u_merge_i_23/O
                         net (fo=1, routed)           0.348     3.456    u_tdc/u_merge_i_23_n_0
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     3.561 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     3.561    u_tdc/u_merge_i_21_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.018 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.018    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.116 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.116    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.214 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.214    u_tdc/u_merge_i_3_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.395 r  u_tdc/u_merge_i_2/O[0]
                         net (fo=1, routed)           0.000     4.395    u_tdc/u_merge/Coarse[12]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.308     2.850    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[28]/C
                         clock pessimism             -0.497     2.353    
                         clock uncertainty           -0.061     2.292    
    SLICE_X121Y120       FDRE (Setup_fdre_C_D)        0.059     2.351    u_tdc/u_merge/out_reg[28]
  -------------------------------------------------------------------
                         required time                          2.351    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                 -2.044    

Slack (VIOLATED) :        -2.029ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[116].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.039ns (29.181%)  route 4.948ns (70.819%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.607ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.414    -2.607    u_tdc/u_FineDelay/clk
    SLICE_X127Y121       FDCE                                         r  u_tdc/u_FineDelay/genblk4[116].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y121       FDCE (Prop_fdce_C_Q)         0.379    -2.228 r  u_tdc/u_FineDelay/genblk4[116].StopFF/Q
                         net (fo=6, routed)           1.063    -1.165    u_tdc/u_DecStop/wDecoStoptIn[116]
    SLICE_X128Y120       LUT6 (Prop_lut6_I1_O)        0.105    -1.060 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26/O
                         net (fo=3, routed)           0.547    -0.513    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26_n_0
    SLICE_X128Y120       LUT3 (Prop_lut3_I1_O)        0.105    -0.408 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.700     0.292    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7_n_0
    SLICE_X127Y120       LUT5 (Prop_lut5_I0_O)        0.105     0.397 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20/O
                         net (fo=4, routed)           0.679     1.076    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20_n_0
    SLICE_X122Y119       LUT6 (Prop_lut6_I0_O)        0.105     1.181 f  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.684     1.865    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5_n_0
    SLICE_X121Y116       LUT6 (Prop_lut6_I5_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0/O
                         net (fo=2, routed)           0.805     2.775    u_tdc/DecodedStop[5]
    SLICE_X121Y116       LUT6 (Prop_lut6_I0_O)        0.105     2.880 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.122     3.002    u_tdc/u_merge_i_27_n_0
    SLICE_X121Y116       LUT3 (Prop_lut3_I2_O)        0.105     3.107 r  u_tdc/u_merge_i_23/O
                         net (fo=1, routed)           0.348     3.456    u_tdc/u_merge_i_23_n_0
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     3.561 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     3.561    u_tdc/u_merge_i_21_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.018 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.018    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.116 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.116    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.381 r  u_tdc/u_merge_i_3/O[1]
                         net (fo=1, routed)           0.000     4.381    u_tdc/u_merge/Coarse[9]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.309     2.851    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[25]/C
                         clock pessimism             -0.497     2.354    
                         clock uncertainty           -0.061     2.293    
    SLICE_X121Y119       FDRE (Setup_fdre_C_D)        0.059     2.352    u_tdc/u_merge/out_reg[25]
  -------------------------------------------------------------------
                         required time                          2.352    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                 -2.029    

Slack (VIOLATED) :        -2.024ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[116].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 2.034ns (29.130%)  route 4.948ns (70.870%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.607ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.414    -2.607    u_tdc/u_FineDelay/clk
    SLICE_X127Y121       FDCE                                         r  u_tdc/u_FineDelay/genblk4[116].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y121       FDCE (Prop_fdce_C_Q)         0.379    -2.228 r  u_tdc/u_FineDelay/genblk4[116].StopFF/Q
                         net (fo=6, routed)           1.063    -1.165    u_tdc/u_DecStop/wDecoStoptIn[116]
    SLICE_X128Y120       LUT6 (Prop_lut6_I1_O)        0.105    -1.060 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26/O
                         net (fo=3, routed)           0.547    -0.513    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26_n_0
    SLICE_X128Y120       LUT3 (Prop_lut3_I1_O)        0.105    -0.408 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.700     0.292    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7_n_0
    SLICE_X127Y120       LUT5 (Prop_lut5_I0_O)        0.105     0.397 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20/O
                         net (fo=4, routed)           0.679     1.076    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20_n_0
    SLICE_X122Y119       LUT6 (Prop_lut6_I0_O)        0.105     1.181 f  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.684     1.865    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5_n_0
    SLICE_X121Y116       LUT6 (Prop_lut6_I5_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0/O
                         net (fo=2, routed)           0.805     2.775    u_tdc/DecodedStop[5]
    SLICE_X121Y116       LUT6 (Prop_lut6_I0_O)        0.105     2.880 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.122     3.002    u_tdc/u_merge_i_27_n_0
    SLICE_X121Y116       LUT3 (Prop_lut3_I2_O)        0.105     3.107 r  u_tdc/u_merge_i_23/O
                         net (fo=1, routed)           0.348     3.456    u_tdc/u_merge_i_23_n_0
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     3.561 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     3.561    u_tdc/u_merge_i_21_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.018 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.018    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.116 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.116    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.376 r  u_tdc/u_merge_i_3/O[3]
                         net (fo=1, routed)           0.000     4.376    u_tdc/u_merge/Coarse[11]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.309     2.851    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[27]/C
                         clock pessimism             -0.497     2.354    
                         clock uncertainty           -0.061     2.293    
    SLICE_X121Y119       FDRE (Setup_fdre_C_D)        0.059     2.352    u_tdc/u_merge/out_reg[27]
  -------------------------------------------------------------------
                         required time                          2.352    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 -2.024    

Slack (VIOLATED) :        -1.964ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[116].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 1.974ns (28.516%)  route 4.948ns (71.484%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.607ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.414    -2.607    u_tdc/u_FineDelay/clk
    SLICE_X127Y121       FDCE                                         r  u_tdc/u_FineDelay/genblk4[116].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y121       FDCE (Prop_fdce_C_Q)         0.379    -2.228 r  u_tdc/u_FineDelay/genblk4[116].StopFF/Q
                         net (fo=6, routed)           1.063    -1.165    u_tdc/u_DecStop/wDecoStoptIn[116]
    SLICE_X128Y120       LUT6 (Prop_lut6_I1_O)        0.105    -1.060 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26/O
                         net (fo=3, routed)           0.547    -0.513    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26_n_0
    SLICE_X128Y120       LUT3 (Prop_lut3_I1_O)        0.105    -0.408 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.700     0.292    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7_n_0
    SLICE_X127Y120       LUT5 (Prop_lut5_I0_O)        0.105     0.397 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20/O
                         net (fo=4, routed)           0.679     1.076    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20_n_0
    SLICE_X122Y119       LUT6 (Prop_lut6_I0_O)        0.105     1.181 f  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.684     1.865    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5_n_0
    SLICE_X121Y116       LUT6 (Prop_lut6_I5_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0/O
                         net (fo=2, routed)           0.805     2.775    u_tdc/DecodedStop[5]
    SLICE_X121Y116       LUT6 (Prop_lut6_I0_O)        0.105     2.880 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.122     3.002    u_tdc/u_merge_i_27_n_0
    SLICE_X121Y116       LUT3 (Prop_lut3_I2_O)        0.105     3.107 r  u_tdc/u_merge_i_23/O
                         net (fo=1, routed)           0.348     3.456    u_tdc/u_merge_i_23_n_0
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     3.561 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     3.561    u_tdc/u_merge_i_21_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.018 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.018    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.116 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.116    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.316 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     4.316    u_tdc/u_merge/Coarse[10]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.309     2.851    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism             -0.497     2.354    
                         clock uncertainty           -0.061     2.293    
    SLICE_X121Y119       FDRE (Setup_fdre_C_D)        0.059     2.352    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                          2.352    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                 -1.964    

Slack (VIOLATED) :        -1.945ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[116].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.955ns (28.319%)  route 4.948ns (71.681%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.607ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.414    -2.607    u_tdc/u_FineDelay/clk
    SLICE_X127Y121       FDCE                                         r  u_tdc/u_FineDelay/genblk4[116].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y121       FDCE (Prop_fdce_C_Q)         0.379    -2.228 r  u_tdc/u_FineDelay/genblk4[116].StopFF/Q
                         net (fo=6, routed)           1.063    -1.165    u_tdc/u_DecStop/wDecoStoptIn[116]
    SLICE_X128Y120       LUT6 (Prop_lut6_I1_O)        0.105    -1.060 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26/O
                         net (fo=3, routed)           0.547    -0.513    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26_n_0
    SLICE_X128Y120       LUT3 (Prop_lut3_I1_O)        0.105    -0.408 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.700     0.292    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7_n_0
    SLICE_X127Y120       LUT5 (Prop_lut5_I0_O)        0.105     0.397 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20/O
                         net (fo=4, routed)           0.679     1.076    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20_n_0
    SLICE_X122Y119       LUT6 (Prop_lut6_I0_O)        0.105     1.181 f  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.684     1.865    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5_n_0
    SLICE_X121Y116       LUT6 (Prop_lut6_I5_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0/O
                         net (fo=2, routed)           0.805     2.775    u_tdc/DecodedStop[5]
    SLICE_X121Y116       LUT6 (Prop_lut6_I0_O)        0.105     2.880 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.122     3.002    u_tdc/u_merge_i_27_n_0
    SLICE_X121Y116       LUT3 (Prop_lut3_I2_O)        0.105     3.107 r  u_tdc/u_merge_i_23/O
                         net (fo=1, routed)           0.348     3.456    u_tdc/u_merge_i_23_n_0
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     3.561 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     3.561    u_tdc/u_merge_i_21_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.018 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.018    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.116 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.116    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.297 r  u_tdc/u_merge_i_3/O[0]
                         net (fo=1, routed)           0.000     4.297    u_tdc/u_merge/Coarse[8]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.309     2.851    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[24]/C
                         clock pessimism             -0.497     2.354    
                         clock uncertainty           -0.061     2.293    
    SLICE_X121Y119       FDRE (Setup_fdre_C_D)        0.059     2.352    u_tdc/u_merge/out_reg[24]
  -------------------------------------------------------------------
                         required time                          2.352    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                 -1.945    

Slack (VIOLATED) :        -1.930ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[116].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.941ns (28.173%)  route 4.948ns (71.827%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.607ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.414    -2.607    u_tdc/u_FineDelay/clk
    SLICE_X127Y121       FDCE                                         r  u_tdc/u_FineDelay/genblk4[116].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y121       FDCE (Prop_fdce_C_Q)         0.379    -2.228 r  u_tdc/u_FineDelay/genblk4[116].StopFF/Q
                         net (fo=6, routed)           1.063    -1.165    u_tdc/u_DecStop/wDecoStoptIn[116]
    SLICE_X128Y120       LUT6 (Prop_lut6_I1_O)        0.105    -1.060 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26/O
                         net (fo=3, routed)           0.547    -0.513    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26_n_0
    SLICE_X128Y120       LUT3 (Prop_lut3_I1_O)        0.105    -0.408 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.700     0.292    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7_n_0
    SLICE_X127Y120       LUT5 (Prop_lut5_I0_O)        0.105     0.397 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20/O
                         net (fo=4, routed)           0.679     1.076    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20_n_0
    SLICE_X122Y119       LUT6 (Prop_lut6_I0_O)        0.105     1.181 f  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.684     1.865    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5_n_0
    SLICE_X121Y116       LUT6 (Prop_lut6_I5_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0/O
                         net (fo=2, routed)           0.805     2.775    u_tdc/DecodedStop[5]
    SLICE_X121Y116       LUT6 (Prop_lut6_I0_O)        0.105     2.880 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.122     3.002    u_tdc/u_merge_i_27_n_0
    SLICE_X121Y116       LUT3 (Prop_lut3_I2_O)        0.105     3.107 r  u_tdc/u_merge_i_23/O
                         net (fo=1, routed)           0.348     3.456    u_tdc/u_merge_i_23_n_0
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     3.561 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     3.561    u_tdc/u_merge_i_21_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.018 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.018    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.283 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     4.283    u_tdc/u_merge/Coarse[5]
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.310     2.852    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism             -0.497     2.355    
                         clock uncertainty           -0.061     2.294    
    SLICE_X121Y118       FDRE (Setup_fdre_C_D)        0.059     2.353    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                          2.353    
                         arrival time                          -4.283    
  -------------------------------------------------------------------
                         slack                                 -1.930    

Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[116].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.936ns (28.121%)  route 4.948ns (71.879%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.607ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.414    -2.607    u_tdc/u_FineDelay/clk
    SLICE_X127Y121       FDCE                                         r  u_tdc/u_FineDelay/genblk4[116].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y121       FDCE (Prop_fdce_C_Q)         0.379    -2.228 r  u_tdc/u_FineDelay/genblk4[116].StopFF/Q
                         net (fo=6, routed)           1.063    -1.165    u_tdc/u_DecStop/wDecoStoptIn[116]
    SLICE_X128Y120       LUT6 (Prop_lut6_I1_O)        0.105    -1.060 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26/O
                         net (fo=3, routed)           0.547    -0.513    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_26_n_0
    SLICE_X128Y120       LUT3 (Prop_lut3_I1_O)        0.105    -0.408 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7/O
                         net (fo=5, routed)           0.700     0.292    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_7_n_0
    SLICE_X127Y120       LUT5 (Prop_lut5_I0_O)        0.105     0.397 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20/O
                         net (fo=4, routed)           0.679     1.076    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_20_n_0
    SLICE_X122Y119       LUT6 (Prop_lut6_I0_O)        0.105     1.181 f  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.684     1.865    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_5_n_0
    SLICE_X121Y116       LUT6 (Prop_lut6_I5_O)        0.105     1.970 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0/O
                         net (fo=2, routed)           0.805     2.775    u_tdc/DecodedStop[5]
    SLICE_X121Y116       LUT6 (Prop_lut6_I0_O)        0.105     2.880 r  u_tdc/u_merge_i_27/O
                         net (fo=3, routed)           0.122     3.002    u_tdc/u_merge_i_27_n_0
    SLICE_X121Y116       LUT3 (Prop_lut3_I2_O)        0.105     3.107 r  u_tdc/u_merge_i_23/O
                         net (fo=1, routed)           0.348     3.456    u_tdc/u_merge_i_23_n_0
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     3.561 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     3.561    u_tdc/u_merge_i_21_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.018 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.018    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.278 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     4.278    u_tdc/u_merge/Coarse[7]
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.310     2.852    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism             -0.497     2.355    
                         clock uncertainty           -0.061     2.294    
    SLICE_X121Y118       FDRE (Setup_fdre_C_D)        0.059     2.353    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                          2.353    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 -1.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/StartEdge_stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.956%)  route 0.116ns (45.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.585    -0.520    u_tdc/u_merge/clk
    SLICE_X109Y117       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  u_tdc/u_merge/StartEdge_stored_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.263    u_tdc/u_merge/StartEdge_stored[0]
    SLICE_X107Y117       FDRE                                         r  u_tdc/u_merge/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.852    -0.451    u_tdc/u_merge/clk
    SLICE_X107Y117       FDRE                                         r  u_tdc/u_merge/out_reg[8]/C
                         clock pessimism             -0.036    -0.487    
    SLICE_X107Y117       FDRE (Hold_fdre_C_D)         0.078    -0.409    u_tdc/u_merge/out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_0/stored_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.357%)  route 0.068ns (32.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.579    -0.526    u_tdc/u_Coarse_0/clk
    SLICE_X107Y121       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_tdc/u_Coarse_0/count_reg[11]/Q
                         net (fo=2, routed)           0.068    -0.316    u_tdc/u_Coarse_0/count[11]
    SLICE_X106Y121       FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.848    -0.455    u_tdc/u_Coarse_0/clk
    SLICE_X106Y121       FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[11]/C
                         clock pessimism             -0.058    -0.513    
    SLICE_X106Y121       FDRE (Hold_fdre_C_D)         0.047    -0.466    u_tdc/u_Coarse_0/stored_reg[11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[25]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.666%)  route 0.388ns (73.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.585    -0.520    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  u_tdc/u_merge/out_reg[25]/Q
                         net (fo=1, routed)           0.388     0.009    u_memory/oTDC[25]
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.887    -0.415    u_memory/clk_out2_0
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.451    
    RAMB36_X6Y23         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[25])
                                                      0.296    -0.155    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[23]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.672%)  route 0.388ns (73.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.586    -0.519    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  u_tdc/u_merge/out_reg[23]/Q
                         net (fo=1, routed)           0.388     0.010    u_memory/oTDC[23]
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.887    -0.415    u_memory/clk_out2_0
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.451    
    RAMB36_X6Y23         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[23])
                                                      0.296    -0.155    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[27]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.547%)  route 0.390ns (73.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.585    -0.520    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  u_tdc/u_merge/out_reg[27]/Q
                         net (fo=1, routed)           0.390     0.011    u_memory/oTDC[27]
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.887    -0.415    u_memory/clk_out2_0
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.451    
    RAMB36_X6Y23         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[27])
                                                      0.296    -0.155    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[31]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.495%)  route 0.391ns (73.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.584    -0.521    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  u_tdc/u_merge/out_reg[31]/Q
                         net (fo=1, routed)           0.391     0.011    u_memory/oTDC[31]
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.887    -0.415    u_memory/clk_out2_0
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.451    
    RAMB36_X6Y23         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[31])
                                                      0.296    -0.155    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[28]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.462%)  route 0.392ns (73.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.584    -0.521    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  u_tdc/u_merge/out_reg[28]/Q
                         net (fo=1, routed)           0.392     0.012    u_memory/oTDC[28]
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.887    -0.415    u_memory/clk_out2_0
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.451    
    RAMB36_X6Y23         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[28])
                                                      0.296    -0.155    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_0/stored_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.579    -0.526    u_tdc/u_Coarse_0/clk
    SLICE_X107Y121       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_tdc/u_Coarse_0/count_reg[9]/Q
                         net (fo=2, routed)           0.116    -0.268    u_tdc/u_Coarse_0/count[9]
    SLICE_X106Y121       FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.848    -0.455    u_tdc/u_Coarse_0/clk
    SLICE_X106Y121       FDRE                                         r  u_tdc/u_Coarse_0/stored_reg[9]/C
                         clock pessimism             -0.058    -0.513    
    SLICE_X106Y121       FDRE (Hold_fdre_C_D)         0.076    -0.437    u_tdc/u_Coarse_0/stored_reg[9]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[17]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.530%)  route 0.390ns (73.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.587    -0.518    u_tdc/u_merge/clk
    SLICE_X121Y117       FDRE                                         r  u_tdc/u_merge/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  u_tdc/u_merge/out_reg[17]/Q
                         net (fo=1, routed)           0.390     0.014    u_memory/oTDC[17]
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.887    -0.415    u_memory/clk_out2_0
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.451    
    RAMB36_X6Y23         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[17])
                                                      0.296    -0.155    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[29]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.339%)  route 0.394ns (73.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.584    -0.521    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  u_tdc/u_merge/out_reg[29]/Q
                         net (fo=1, routed)           0.394     0.015    u_memory/oTDC[29]
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.887    -0.415    u_memory/clk_out2_0
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.451    
    RAMB36_X6Y23         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[29])
                                                      0.296    -0.155    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         5.000       2.830      RAMB36_X6Y23    u_memory/u_FIFO36E1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0   u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y115  ledRE_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X102Y115  ledWR_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X105Y122  u_tdc/FFDelayStart_1/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X105Y123  u_tdc/FFDelayStart_2/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y118  u_tdc/u_Coarse_0/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y121  u_tdc/u_Coarse_0/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y121  u_tdc/u_Coarse_0/count_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y115  ledRE_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y115  ledRE_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y115  ledWR_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y115  ledWR_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y122  u_tdc/FFDelayStart_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y122  u_tdc/FFDelayStart_1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y123  u_tdc/FFDelayStart_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y123  u_tdc/FFDelayStart_2/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y118  u_tdc/u_Coarse_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y118  u_tdc/u_Coarse_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y115  ledRE_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y115  ledRE_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y115  ledWR_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y115  ledWR_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y122  u_tdc/FFDelayStart_1/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y122  u_tdc/FFDelayStart_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y123  u_tdc/FFDelayStart_2/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y123  u_tdc/FFDelayStart_2/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y118  u_tdc/u_Coarse_0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y118  u_tdc/u_Coarse_0/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.680ns  (logic 1.093ns (40.782%)  route 1.587ns (59.218%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( 3.466 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.616ns = ( -1.991 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.405    -1.991    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.348    -1.643 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.060    -0.582    u_tdc/u_Coarse_1/count[1]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.745     0.163 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.527     0.689    u_tdc/u_Coarse_1/p_0_in__0[4]
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299     3.466    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C
                         clock pessimism             -0.457     3.009    
                         clock uncertainty           -0.061     2.948    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)       -0.225     2.723    u_tdc/u_Coarse_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                          2.723    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.662ns  (logic 1.043ns (39.181%)  route 1.619ns (60.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( 3.466 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.616ns = ( -1.991 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.405    -1.991    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.348    -1.643 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.060    -0.582    u_tdc/u_Coarse_1/count[1]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.695     0.113 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.559     0.671    u_tdc/u_Coarse_1/p_0_in__0[3]
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299     3.466    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C
                         clock pessimism             -0.457     3.009    
                         clock uncertainty           -0.061     2.948    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)       -0.180     2.768    u_tdc/u_Coarse_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.500ns  (logic 0.797ns (31.876%)  route 1.703ns (68.124%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( 3.466 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.616ns = ( -1.991 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.405    -1.991    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.348    -1.643 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.060    -0.582    u_tdc/u_Coarse_1/count[1]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.449    -0.133 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.643     0.510    u_tdc/u_Coarse_1/p_0_in__0[1]
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299     3.466    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
                         clock pessimism             -0.457     3.009    
                         clock uncertainty           -0.061     2.948    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)       -0.168     2.780    u_tdc/u_Coarse_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          2.780    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.440ns  (logic 0.933ns (38.235%)  route 1.507ns (61.765%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( 3.466 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.616ns = ( -1.991 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.405    -1.991    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.348    -1.643 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.060    -0.582    u_tdc/u_Coarse_1/count[1]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.585     0.003 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.447     0.450    u_tdc/u_Coarse_1/p_0_in__0[2]
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299     3.466    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C
                         clock pessimism             -0.457     3.009    
                         clock uncertainty           -0.061     2.948    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)       -0.172     2.776    u_tdc/u_Coarse_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          2.776    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.559ns  (logic 1.491ns (58.255%)  route 1.068ns (41.745%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 3.467 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.616ns = ( -1.991 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.405    -1.991    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.348    -1.643 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.060    -0.582    u_tdc/u_Coarse_1/count[1]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.100 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.100    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.198 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.198    u_tdc/u_Coarse_1/count_reg[8]_i_1_n_0
    SLICE_X113Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.296 r  u_tdc/u_Coarse_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.304    u_tdc/u_Coarse_1/count_reg[12]_i_1_n_0
    SLICE_X113Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.569 r  u_tdc/u_Coarse_1/count_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.569    u_tdc/u_Coarse_1/p_0_in__0[14]
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.300     3.467    u_tdc/u_Coarse_1/clk
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/C
                         clock pessimism             -0.497     2.970    
                         clock uncertainty           -0.061     2.909    
    SLICE_X113Y125       FDRE (Setup_fdre_C_D)        0.059     2.968    u_tdc/u_Coarse_1/count_reg[14]
  -------------------------------------------------------------------
                         required time                          2.968    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.494ns  (logic 1.426ns (57.167%)  route 1.068ns (42.833%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 3.467 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.616ns = ( -1.991 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.405    -1.991    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.348    -1.643 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.060    -0.582    u_tdc/u_Coarse_1/count[1]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.100 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.100    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.198 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.198    u_tdc/u_Coarse_1/count_reg[8]_i_1_n_0
    SLICE_X113Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.296 r  u_tdc/u_Coarse_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.304    u_tdc/u_Coarse_1/count_reg[12]_i_1_n_0
    SLICE_X113Y125       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.504 r  u_tdc/u_Coarse_1/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.504    u_tdc/u_Coarse_1/p_0_in__0[15]
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.300     3.467    u_tdc/u_Coarse_1/clk
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[15]/C
                         clock pessimism             -0.497     2.970    
                         clock uncertainty           -0.061     2.909    
    SLICE_X113Y125       FDRE (Setup_fdre_C_D)        0.059     2.968    u_tdc/u_Coarse_1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          2.968    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.475ns  (logic 1.407ns (56.838%)  route 1.068ns (43.162%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 3.467 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.616ns = ( -1.991 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.405    -1.991    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.348    -1.643 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.060    -0.582    u_tdc/u_Coarse_1/count[1]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.100 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.100    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.198 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.198    u_tdc/u_Coarse_1/count_reg[8]_i_1_n_0
    SLICE_X113Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.296 r  u_tdc/u_Coarse_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.304    u_tdc/u_Coarse_1/count_reg[12]_i_1_n_0
    SLICE_X113Y125       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     0.485 r  u_tdc/u_Coarse_1/count_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.485    u_tdc/u_Coarse_1/p_0_in__0[13]
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.300     3.467    u_tdc/u_Coarse_1/clk
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/C
                         clock pessimism             -0.497     2.970    
                         clock uncertainty           -0.061     2.909    
    SLICE_X113Y125       FDRE (Setup_fdre_C_D)        0.059     2.968    u_tdc/u_Coarse_1/count_reg[13]
  -------------------------------------------------------------------
                         required time                          2.968    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.453ns  (logic 1.393ns (56.778%)  route 1.060ns (43.222%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 3.467 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.616ns = ( -1.991 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.405    -1.991    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.348    -1.643 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.060    -0.582    u_tdc/u_Coarse_1/count[1]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.100 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.100    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.198 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.198    u_tdc/u_Coarse_1/count_reg[8]_i_1_n_0
    SLICE_X113Y124       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.463 r  u_tdc/u_Coarse_1/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.463    u_tdc/u_Coarse_1/p_0_in__0[10]
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.300     3.467    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C
                         clock pessimism             -0.497     2.970    
                         clock uncertainty           -0.061     2.909    
    SLICE_X113Y124       FDRE (Setup_fdre_C_D)        0.059     2.968    u_tdc/u_Coarse_1/count_reg[10]
  -------------------------------------------------------------------
                         required time                          2.968    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.448ns  (logic 1.388ns (56.690%)  route 1.060ns (43.310%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 3.467 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.616ns = ( -1.991 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.405    -1.991    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.348    -1.643 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.060    -0.582    u_tdc/u_Coarse_1/count[1]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.100 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.100    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.198 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.198    u_tdc/u_Coarse_1/count_reg[8]_i_1_n_0
    SLICE_X113Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     0.458 r  u_tdc/u_Coarse_1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.458    u_tdc/u_Coarse_1/p_0_in__0[12]
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.300     3.467    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/C
                         clock pessimism             -0.497     2.970    
                         clock uncertainty           -0.061     2.909    
    SLICE_X113Y124       FDRE (Setup_fdre_C_D)        0.059     2.968    u_tdc/u_Coarse_1/count_reg[12]
  -------------------------------------------------------------------
                         required time                          2.968    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.388ns  (logic 1.328ns (55.602%)  route 1.060ns (44.398%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 3.467 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.616ns = ( -1.991 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.405    -1.991    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.348    -1.643 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           1.060    -0.582    u_tdc/u_Coarse_1/count[1]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.100 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.100    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X113Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.198 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.198    u_tdc/u_Coarse_1/count_reg[8]_i_1_n_0
    SLICE_X113Y124       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.398 r  u_tdc/u_Coarse_1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.398    u_tdc/u_Coarse_1/p_0_in__0[11]
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.300     3.467    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
                         clock pessimism             -0.497     2.970    
                         clock uncertainty           -0.061     2.909    
    SLICE_X113Y124       FDRE (Setup_fdre_C_D)        0.059     2.968    u_tdc/u_Coarse_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          2.968    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  2.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.619%)  route 0.127ns (47.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.526ns = ( 0.099 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.579     0.099    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     0.240 r  u_tdc/u_Coarse_1/count_reg[12]/Q
                         net (fo=2, routed)           0.127     0.367    u_tdc/u_Coarse_1/count[12]
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/C
                         clock pessimism             -0.036     0.132    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.076     0.208    u_tdc/u_Coarse_1/stored_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.361%)  route 0.128ns (47.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 0.100 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.580     0.100    u_tdc/u_Coarse_1/clk
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     0.241 r  u_tdc/u_Coarse_1/count_reg[6]/Q
                         net (fo=2, routed)           0.128     0.370    u_tdc/u_Coarse_1/count[6]
    SLICE_X111Y123       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X111Y123       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
                         clock pessimism             -0.036     0.133    
    SLICE_X111Y123       FDRE (Hold_fdre_C_D)         0.071     0.204    u_tdc/u_Coarse_1/stored_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.728%)  route 0.121ns (46.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 0.100 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.580     0.100    u_tdc/u_Coarse_1/clk
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     0.241 r  u_tdc/u_Coarse_1/count_reg[5]/Q
                         net (fo=2, routed)           0.121     0.363    u_tdc/u_Coarse_1/count[5]
    SLICE_X111Y123       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X111Y123       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/C
                         clock pessimism             -0.036     0.133    
    SLICE_X111Y123       FDRE (Hold_fdre_C_D)         0.047     0.180    u_tdc/u_Coarse_1/stored_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.493%)  route 0.150ns (51.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.526ns = ( 0.099 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.579     0.099    u_tdc/u_Coarse_1/clk
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141     0.240 r  u_tdc/u_Coarse_1/count_reg[14]/Q
                         net (fo=2, routed)           0.150     0.390    u_tdc/u_Coarse_1/count[14]
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[14]/C
                         clock pessimism             -0.036     0.132    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.047     0.179    u_tdc/u_Coarse_1/stored_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.076%)  route 0.179ns (55.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.526ns = ( 0.099 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.579     0.099    u_tdc/u_Coarse_1/clk
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141     0.240 r  u_tdc/u_Coarse_1/count_reg[13]/Q
                         net (fo=2, routed)           0.179     0.419    u_tdc/u_Coarse_1/count[13]
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[13]/C
                         clock pessimism             -0.036     0.132    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.072     0.204    u_tdc/u_Coarse_1/stored_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.337%)  route 0.184ns (56.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns = ( 0.171 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.526ns = ( 0.099 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.579     0.099    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     0.240 r  u_tdc/u_Coarse_1/count_reg[11]/Q
                         net (fo=2, routed)           0.184     0.425    u_tdc/u_Coarse_1/count[11]
    SLICE_X110Y122       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849     0.171    u_tdc/u_Coarse_1/clk
    SLICE_X110Y122       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
                         clock pessimism             -0.036     0.135    
    SLICE_X110Y122       FDRE (Hold_fdre_C_D)         0.072     0.207    u_tdc/u_Coarse_1/stored_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.910%)  route 0.180ns (56.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns = ( 0.171 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.526ns = ( 0.099 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.579     0.099    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     0.240 r  u_tdc/u_Coarse_1/count_reg[10]/Q
                         net (fo=2, routed)           0.180     0.420    u_tdc/u_Coarse_1/count[10]
    SLICE_X111Y122       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.849     0.171    u_tdc/u_Coarse_1/clk
    SLICE_X111Y122       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[10]/C
                         clock pessimism             -0.036     0.135    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.066     0.201    u_tdc/u_Coarse_1/stored_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.343%)  route 0.184ns (56.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 0.100 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.580     0.100    u_tdc/u_Coarse_1/clk
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     0.241 r  u_tdc/u_Coarse_1/count_reg[7]/Q
                         net (fo=2, routed)           0.184     0.426    u_tdc/u_Coarse_1/count[7]
    SLICE_X111Y123       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X111Y123       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/C
                         clock pessimism             -0.036     0.133    
    SLICE_X111Y123       FDRE (Hold_fdre_C_D)         0.070     0.203    u_tdc/u_Coarse_1/stored_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.630%)  route 0.126ns (43.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 0.098 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     0.098    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.164     0.262 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.126     0.388    u_tdc/u_EdgeDetector_1/wEDGE_0
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.846     0.168    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism             -0.070     0.098    
    SLICE_X108Y124       FDCE (Hold_fdce_C_D)         0.059     0.157    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.339%)  route 0.122ns (42.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 0.098 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     0.098    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.164     0.262 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.122     0.384    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.846     0.168    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism             -0.070     0.098    
    SLICE_X108Y124       FDCE (Hold_fdce_C_D)         0.052     0.150    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2   u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y124  u_tdc/u_Coarse_1/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X113Y125  u_tdc/u_Coarse_1/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X113Y125  u_tdc/u_Coarse_1/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X113Y125  u_tdc/u_Coarse_1/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X111Y126  u_tdc/u_Coarse_1/count_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y124  u_tdc/u_Coarse_1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y124  u_tdc/u_Coarse_1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y125  u_tdc/u_Coarse_1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y125  u_tdc/u_Coarse_1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y124  u_tdc/u_Coarse_1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y124  u_tdc/u_Coarse_1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y124  u_tdc/u_Coarse_1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y125  u_tdc/u_Coarse_1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y125  u_tdc/u_Coarse_1/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.930ns  (logic 1.277ns (66.179%)  route 0.653ns (33.821%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 3.934 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.645    -0.499    u_tdc/u_Coarse_2/count[3]
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.437    -0.062 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.062    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.036 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.044    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.142 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.142    u_tdc/u_Coarse_2/count_reg[12]_i_1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.407 r  u_tdc/u_Coarse_2/count_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.407    u_tdc/u_Coarse_2/p_0_in__0[14]
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298     3.934    u_tdc/u_Coarse_2/clk
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/C
                         clock pessimism             -0.497     3.437    
                         clock uncertainty           -0.061     3.376    
    SLICE_X106Y126       FDRE (Setup_fdre_C_D)        0.059     3.435    u_tdc/u_Coarse_2/count_reg[14]
  -------------------------------------------------------------------
                         required time                          3.435    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.865ns  (logic 1.212ns (65.000%)  route 0.653ns (35.000%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 3.934 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.645    -0.499    u_tdc/u_Coarse_2/count[3]
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.437    -0.062 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.062    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.036 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.044    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.142 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.142    u_tdc/u_Coarse_2/count_reg[12]_i_1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.342 r  u_tdc/u_Coarse_2/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.342    u_tdc/u_Coarse_2/p_0_in__0[15]
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298     3.934    u_tdc/u_Coarse_2/clk
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/C
                         clock pessimism             -0.497     3.437    
                         clock uncertainty           -0.061     3.376    
    SLICE_X106Y126       FDRE (Setup_fdre_C_D)        0.059     3.435    u_tdc/u_Coarse_2/count_reg[15]
  -------------------------------------------------------------------
                         required time                          3.435    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.846ns  (logic 1.193ns (64.640%)  route 0.653ns (35.360%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 3.934 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.645    -0.499    u_tdc/u_Coarse_2/count[3]
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.437    -0.062 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.062    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.036 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.044    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.142 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.142    u_tdc/u_Coarse_2/count_reg[12]_i_1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     0.323 r  u_tdc/u_Coarse_2/count_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.323    u_tdc/u_Coarse_2/p_0_in__0[13]
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298     3.934    u_tdc/u_Coarse_2/clk
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/C
                         clock pessimism             -0.497     3.437    
                         clock uncertainty           -0.061     3.376    
    SLICE_X106Y126       FDRE (Setup_fdre_C_D)        0.059     3.435    u_tdc/u_Coarse_2/count_reg[13]
  -------------------------------------------------------------------
                         required time                          3.435    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.832ns  (logic 1.179ns (64.369%)  route 0.653ns (35.631%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 3.933 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.645    -0.499    u_tdc/u_Coarse_2/count[3]
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.437    -0.062 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.062    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.036 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.044    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.309 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.309    u_tdc/u_Coarse_2/p_0_in__0[10]
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297     3.933    u_tdc/u_Coarse_2/clk
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism             -0.497     3.436    
                         clock uncertainty           -0.061     3.375    
    SLICE_X106Y125       FDRE (Setup_fdre_C_D)        0.059     3.434    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.434    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.827ns  (logic 1.174ns (64.272%)  route 0.653ns (35.728%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 3.933 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.645    -0.499    u_tdc/u_Coarse_2/count[3]
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.437    -0.062 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.062    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.036 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.044    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     0.304 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.304    u_tdc/u_Coarse_2/p_0_in__0[12]
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297     3.933    u_tdc/u_Coarse_2/clk
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/C
                         clock pessimism             -0.497     3.436    
                         clock uncertainty           -0.061     3.375    
    SLICE_X106Y125       FDRE (Setup_fdre_C_D)        0.059     3.434    u_tdc/u_Coarse_2/count_reg[12]
  -------------------------------------------------------------------
                         required time                          3.434    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.767ns  (logic 1.114ns (63.058%)  route 0.653ns (36.942%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 3.933 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.645    -0.499    u_tdc/u_Coarse_2/count[3]
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.437    -0.062 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.062    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.036 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.044    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.244 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.244    u_tdc/u_Coarse_2/p_0_in__0[11]
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297     3.933    u_tdc/u_Coarse_2/clk
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism             -0.497     3.436    
                         clock uncertainty           -0.061     3.375    
    SLICE_X106Y125       FDRE (Setup_fdre_C_D)        0.059     3.434    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.434    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.748ns  (logic 1.095ns (62.657%)  route 0.653ns (37.343%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 3.933 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.645    -0.499    u_tdc/u_Coarse_2/count[3]
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.437    -0.062 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.062    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.036 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.044    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     0.225 r  u_tdc/u_Coarse_2/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.225    u_tdc/u_Coarse_2/p_0_in__0[9]
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297     3.933    u_tdc/u_Coarse_2/clk
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/C
                         clock pessimism             -0.497     3.436    
                         clock uncertainty           -0.061     3.375    
    SLICE_X106Y125       FDRE (Setup_fdre_C_D)        0.059     3.434    u_tdc/u_Coarse_2/count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.434    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.726ns  (logic 1.081ns (62.646%)  route 0.645ns (37.354%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 3.933 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.645    -0.499    u_tdc/u_Coarse_2/count[3]
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.437    -0.062 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.062    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.203 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.203    u_tdc/u_Coarse_2/p_0_in__0[6]
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297     3.933    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism             -0.481     3.452    
                         clock uncertainty           -0.061     3.391    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)        0.059     3.450    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.450    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.721ns  (logic 1.076ns (62.538%)  route 0.645ns (37.462%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 3.933 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.645    -0.499    u_tdc/u_Coarse_2/count[3]
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.437    -0.062 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.062    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     0.198 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.198    u_tdc/u_Coarse_2/p_0_in__0[8]
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297     3.933    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
                         clock pessimism             -0.481     3.452    
                         clock uncertainty           -0.061     3.391    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)        0.059     3.450    u_tdc/u_Coarse_2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          3.450    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.661ns  (logic 1.016ns (61.184%)  route 0.645ns (38.816%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 3.933 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.645    -0.499    u_tdc/u_Coarse_2/count[3]
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.437    -0.062 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.062    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.138 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.138    u_tdc/u_Coarse_2/p_0_in__0[7]
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297     3.933    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
                         clock pessimism             -0.481     3.452    
                         clock uncertainty           -0.061     3.391    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)        0.059     3.450    u_tdc/u_Coarse_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                          3.450    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  3.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.492%)  route 0.150ns (51.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 0.565 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.576     0.565    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_tdc/u_Coarse_2/count_reg[8]/Q
                         net (fo=2, routed)           0.150     0.856    u_tdc/u_Coarse_2/count[8]
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
                         clock pessimism             -0.036     0.599    
    SLICE_X107Y125       FDRE (Hold_fdre_C_D)         0.072     0.671    u_tdc/u_Coarse_2/stored_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 0.565 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.576     0.565    u_tdc/u_Coarse_2/clk
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y125       FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_tdc/u_Coarse_2/count_reg[12]/Q
                         net (fo=2, routed)           0.158     0.864    u_tdc/u_Coarse_2/count[12]
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[12]/C
                         clock pessimism             -0.036     0.601    
    SLICE_X109Y124       FDRE (Hold_fdre_C_D)         0.072     0.673    u_tdc/u_Coarse_2/stored_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.314%)  route 0.119ns (45.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 0.566 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.577     0.566    u_tdc/u_Coarse_2/clk
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y126       FDRE (Prop_fdre_C_Q)         0.141     0.707 r  u_tdc/u_Coarse_2/count_reg[14]/Q
                         net (fo=2, routed)           0.119     0.826    u_tdc/u_Coarse_2/count[14]
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
                         clock pessimism             -0.057     0.578    
    SLICE_X107Y125       FDRE (Hold_fdre_C_D)         0.046     0.624    u_tdc/u_Coarse_2/stored_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.639%)  route 0.182ns (56.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 0.566 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.577     0.566    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.141     0.707 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           0.182     0.889    u_tdc/u_Coarse_2/count[4]
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
                         clock pessimism             -0.036     0.601    
    SLICE_X109Y124       FDRE (Hold_fdre_C_D)         0.066     0.667    u_tdc/u_Coarse_2/stored_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.533%)  route 0.207ns (59.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 0.566 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.577     0.566    u_tdc/u_Coarse_2/clk
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y126       FDRE (Prop_fdre_C_Q)         0.141     0.707 r  u_tdc/u_Coarse_2/count_reg[13]/Q
                         net (fo=2, routed)           0.207     0.914    u_tdc/u_Coarse_2/count[13]
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
                         clock pessimism             -0.036     0.601    
    SLICE_X109Y124       FDRE (Hold_fdre_C_D)         0.070     0.671    u_tdc/u_Coarse_2/stored_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.287%)  route 0.209ns (59.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 0.565 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.576     0.565    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_tdc/u_Coarse_2/count_reg[6]/Q
                         net (fo=2, routed)           0.209     0.915    u_tdc/u_Coarse_2/count[6]
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/C
                         clock pessimism             -0.036     0.599    
    SLICE_X107Y125       FDRE (Hold_fdre_C_D)         0.070     0.669    u_tdc/u_Coarse_2/stored_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.435%)  route 0.226ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 0.565 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.576     0.565    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_tdc/u_Coarse_2/count_reg[5]/Q
                         net (fo=2, routed)           0.226     0.932    u_tdc/u_Coarse_2/count[5]
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[5]/C
                         clock pessimism             -0.036     0.605    
    SLICE_X111Y121       FDRE (Hold_fdre_C_D)         0.078     0.683    u_tdc/u_Coarse_2/stored_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.654%)  route 0.224ns (61.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 0.566 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.577     0.566    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.141     0.707 r  u_tdc/u_Coarse_2/count_reg[2]/Q
                         net (fo=2, routed)           0.224     0.931    u_tdc/u_Coarse_2/count[2]
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
                         clock pessimism             -0.036     0.605    
    SLICE_X111Y121       FDRE (Hold_fdre_C_D)         0.076     0.681    u_tdc/u_Coarse_2/stored_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.876%)  route 0.188ns (57.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 0.566 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.577     0.566    u_tdc/u_Coarse_2/clk
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y126       FDRE (Prop_fdre_C_Q)         0.141     0.707 r  u_tdc/u_Coarse_2/count_reg[15]/Q
                         net (fo=2, routed)           0.188     0.895    u_tdc/u_Coarse_2/count[15]
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[15]/C
                         clock pessimism             -0.057     0.578    
    SLICE_X107Y125       FDRE (Hold_fdre_C_D)         0.066     0.644    u_tdc/u_Coarse_2/stored_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.964%)  route 0.230ns (62.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 0.566 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.577     0.566    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.141     0.707 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.230     0.937    u_tdc/u_Coarse_2/count[3]
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/C
                         clock pessimism             -0.036     0.605    
    SLICE_X111Y121       FDRE (Hold_fdre_C_D)         0.075     0.680    u_tdc/u_Coarse_2/stored_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_block_clock_clk_wiz_0_0
Waveform(ns):       { 1.094 3.594 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3   u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y124  u_tdc/u_Coarse_2/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y126  u_tdc/u_Coarse_2/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y126  u_tdc/u_Coarse_2/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y126  u_tdc/u_Coarse_2/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y123  u_tdc/u_Coarse_2/count_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y124  u_tdc/u_Coarse_2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y124  u_tdc/u_Coarse_2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y126  u_tdc/u_Coarse_2/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y126  u_tdc/u_Coarse_2/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y124  u_tdc/u_Coarse_2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y124  u_tdc/u_Coarse_2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y125  u_tdc/u_Coarse_2/count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y126  u_tdc/u_Coarse_2/count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y126  u_tdc/u_Coarse_2/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      134.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.023ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.538ns (31.635%)  route 1.163ns (68.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 134.088 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.403    -2.618    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.433    -2.185 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.729    -1.456    counter_reg[3]
    SLICE_X102Y120       LUT5 (Prop_lut5_I3_O)        0.105    -1.351 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.917    TOP_COUNTER
    SLICE_X102Y120       FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.296   134.088    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.456   133.632    
                         clock uncertainty           -0.103   133.529    
    SLICE_X102Y120       FDRE (Setup_fdre_C_R)       -0.423   133.106    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        133.107    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                134.023    

Slack (MET) :             134.023ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.538ns (31.635%)  route 1.163ns (68.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 134.088 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.403    -2.618    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.433    -2.185 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.729    -1.456    counter_reg[3]
    SLICE_X102Y120       LUT5 (Prop_lut5_I3_O)        0.105    -1.351 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.917    TOP_COUNTER
    SLICE_X102Y120       FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.296   134.088    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.456   133.632    
                         clock uncertainty           -0.103   133.529    
    SLICE_X102Y120       FDRE (Setup_fdre_C_R)       -0.423   133.106    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        133.107    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                134.023    

Slack (MET) :             134.023ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.538ns (31.635%)  route 1.163ns (68.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 134.088 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.403    -2.618    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.433    -2.185 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.729    -1.456    counter_reg[3]
    SLICE_X102Y120       LUT5 (Prop_lut5_I3_O)        0.105    -1.351 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.917    TOP_COUNTER
    SLICE_X102Y120       FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.296   134.088    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.456   133.632    
                         clock uncertainty           -0.103   133.529    
    SLICE_X102Y120       FDRE (Setup_fdre_C_R)       -0.423   133.106    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        133.107    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                134.023    

Slack (MET) :             134.023ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.538ns (31.635%)  route 1.163ns (68.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 134.088 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.403    -2.618    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.433    -2.185 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.729    -1.456    counter_reg[3]
    SLICE_X102Y120       LUT5 (Prop_lut5_I3_O)        0.105    -1.351 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.917    TOP_COUNTER
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.296   134.088    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.456   133.632    
                         clock uncertainty           -0.103   133.529    
    SLICE_X102Y120       FDRE (Setup_fdre_C_R)       -0.423   133.106    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        133.107    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                134.023    

Slack (MET) :             134.023ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.538ns (31.635%)  route 1.163ns (68.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 134.088 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.403    -2.618    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.433    -2.185 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.729    -1.456    counter_reg[3]
    SLICE_X102Y120       LUT5 (Prop_lut5_I3_O)        0.105    -1.351 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.434    -0.917    TOP_COUNTER
    SLICE_X102Y120       FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.296   134.088    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.456   133.632    
                         clock uncertainty           -0.103   133.529    
    SLICE_X102Y120       FDRE (Setup_fdre_C_R)       -0.423   133.106    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        133.107    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                134.023    

Slack (MET) :             134.752ns  (required time - arrival time)
  Source:                 uart_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.484ns (33.957%)  route 0.941ns (66.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 134.088 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.403    -2.618    clkWizard
    SLICE_X103Y120       FDRE                                         r  uart_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  uart_clk_reg/Q
                         net (fo=15, routed)          0.941    -1.297    uart_clk
    SLICE_X103Y120       LUT6 (Prop_lut6_I5_O)        0.105    -1.192 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -1.192    uart_clk_i_1_n_0
    SLICE_X103Y120       FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.296   134.088    clkWizard
    SLICE_X103Y120       FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.456   133.632    
                         clock uncertainty           -0.103   133.529    
    SLICE_X103Y120       FDRE (Setup_fdre_C_D)        0.030   133.559    uart_clk_reg
  -------------------------------------------------------------------
                         required time                        133.560    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                134.752    

Slack (MET) :             134.877ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.630ns (46.789%)  route 0.716ns (53.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 134.088 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.403    -2.618    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.398    -2.220 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.716    -1.503    counter_reg[2]
    SLICE_X102Y120       LUT4 (Prop_lut4_I2_O)        0.232    -1.271 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.271    counter[3]_i_1_n_0
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.296   134.088    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.456   133.632    
                         clock uncertainty           -0.103   133.529    
    SLICE_X102Y120       FDRE (Setup_fdre_C_D)        0.076   133.605    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        133.606    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                134.877    

Slack (MET) :             134.891ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.640ns (46.973%)  route 0.722ns (53.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 134.088 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.403    -2.618    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.398    -2.220 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.722    -1.497    counter_reg[2]
    SLICE_X102Y120       LUT3 (Prop_lut3_I2_O)        0.242    -1.255 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.255    counter[2]_i_1_n_0
    SLICE_X102Y120       FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.296   134.088    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.456   133.632    
                         clock uncertainty           -0.103   133.529    
    SLICE_X102Y120       FDRE (Setup_fdre_C_D)        0.106   133.635    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        133.636    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                134.891    

Slack (MET) :             134.896ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.641ns (47.220%)  route 0.716ns (52.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 134.088 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.403    -2.618    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.398    -2.220 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.716    -1.503    counter_reg[2]
    SLICE_X102Y120       LUT5 (Prop_lut5_I0_O)        0.243    -1.260 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -1.260    counter[4]_i_2_n_0
    SLICE_X102Y120       FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.296   134.088    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.456   133.632    
                         clock uncertainty           -0.103   133.529    
    SLICE_X102Y120       FDRE (Setup_fdre_C_D)        0.106   133.635    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        133.636    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                134.896    

Slack (MET) :             134.936ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.538ns (41.943%)  route 0.745ns (58.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 134.088 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.403    -2.618    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.433    -2.185 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.745    -1.440    counter_reg[0]
    SLICE_X102Y120       LUT2 (Prop_lut2_I0_O)        0.105    -1.335 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.335    counter[1]_i_1_n_0
    SLICE_X102Y120       FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.296   134.088    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.456   133.632    
                         clock uncertainty           -0.103   133.529    
    SLICE_X102Y120       FDRE (Setup_fdre_C_D)        0.072   133.602    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        133.602    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                134.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.461%)  route 0.092ns (30.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.577    -0.528    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.092    -0.272    counter_reg[0]
    SLICE_X103Y120       LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.227    uart_clk_i_1_n_0
    SLICE_X103Y120       FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.845    -0.458    clkWizard
    SLICE_X103Y120       FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.057    -0.515    
    SLICE_X103Y120       FDRE (Hold_fdre_C_D)         0.091    -0.424    uart_clk_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.212ns (55.683%)  route 0.169ns (44.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.577    -0.528    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.169    -0.195    counter_reg[3]
    SLICE_X102Y120       LUT5 (Prop_lut5_I3_O)        0.048    -0.147 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    counter[4]_i_2_n_0
    SLICE_X102Y120       FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.845    -0.458    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.070    -0.528    
    SLICE_X102Y120       FDRE (Hold_fdre_C_D)         0.131    -0.397    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.331%)  route 0.169ns (44.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.577    -0.528    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.169    -0.195    counter_reg[3]
    SLICE_X102Y120       LUT4 (Prop_lut4_I3_O)        0.045    -0.150 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    counter[3]_i_1_n_0
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.845    -0.458    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.070    -0.528    
    SLICE_X102Y120       FDRE (Hold_fdre_C_D)         0.121    -0.407    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.577    -0.528    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.179    counter_reg[1]
    SLICE_X102Y120       LUT3 (Prop_lut3_I0_O)        0.043    -0.136 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    counter[2]_i_1_n_0
    SLICE_X102Y120       FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.845    -0.458    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.070    -0.528    
    SLICE_X102Y120       FDRE (Hold_fdre_C_D)         0.131    -0.397    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.577    -0.528    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.179    counter_reg[1]
    SLICE_X102Y120       LUT2 (Prop_lut2_I1_O)        0.045    -0.134 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    counter[1]_i_1_n_0
    SLICE_X102Y120       FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.845    -0.458    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.070    -0.528    
    SLICE_X102Y120       FDRE (Hold_fdre_C_D)         0.120    -0.408    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.384%)  route 0.262ns (55.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.577    -0.528    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.164    -0.364 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.262    -0.102    counter_reg[0]
    SLICE_X102Y120       LUT1 (Prop_lut1_I0_O)        0.045    -0.057 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    counter[0]_i_1_n_0
    SLICE_X102Y120       FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.845    -0.458    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.070    -0.528    
    SLICE_X102Y120       FDRE (Hold_fdre_C_D)         0.121    -0.407    counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.247ns (46.602%)  route 0.283ns (53.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.577    -0.528    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.108    -0.272    counter_reg[4]
    SLICE_X102Y120       LUT5 (Prop_lut5_I4_O)        0.099    -0.173 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.175     0.002    TOP_COUNTER
    SLICE_X102Y120       FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.845    -0.458    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.070    -0.528    
    SLICE_X102Y120       FDRE (Hold_fdre_C_R)         0.009    -0.519    counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.247ns (46.602%)  route 0.283ns (53.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.577    -0.528    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.108    -0.272    counter_reg[4]
    SLICE_X102Y120       LUT5 (Prop_lut5_I4_O)        0.099    -0.173 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.175     0.002    TOP_COUNTER
    SLICE_X102Y120       FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.845    -0.458    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.070    -0.528    
    SLICE_X102Y120       FDRE (Hold_fdre_C_R)         0.009    -0.519    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.247ns (46.602%)  route 0.283ns (53.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.577    -0.528    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.108    -0.272    counter_reg[4]
    SLICE_X102Y120       LUT5 (Prop_lut5_I4_O)        0.099    -0.173 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.175     0.002    TOP_COUNTER
    SLICE_X102Y120       FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.845    -0.458    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.070    -0.528    
    SLICE_X102Y120       FDRE (Hold_fdre_C_R)         0.009    -0.519    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.247ns (46.602%)  route 0.283ns (53.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.577    -0.528    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.148    -0.380 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.108    -0.272    counter_reg[4]
    SLICE_X102Y120       LUT5 (Prop_lut5_I4_O)        0.099    -0.173 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.175     0.002    TOP_COUNTER
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.845    -0.458    clkWizard
    SLICE_X102Y120       FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.070    -0.528    
    SLICE_X102Y120       FDRE (Hold_fdre_C_R)         0.009    -0.519    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.521    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 68.125 }
Period(ns):         136.250
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         136.250     134.658    BUFGCTRL_X0Y1   u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         136.250     135.001    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X102Y120  counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X102Y120  counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X102Y120  counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X102Y120  counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X102Y120  counter_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X104Y114  mem_buffer_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X104Y114  mem_buffer_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X105Y119  mem_buffer_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       136.250     23.750     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X102Y120  counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  clkfbout_block_clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4   u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :           13  Failing Endpoints,  Worst Slack       -0.413ns,  Total Violation       -3.314ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.413ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.493ns  (logic 2.249ns (50.053%)  route 2.244ns (49.947%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 2.850 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.348    -1.644 r  u_tdc/u_Coarse_1/stored_reg[12]/Q
                         net (fo=4, routed)           0.884    -0.760    u_tdc/CoarseStamp_1[12]
    SLICE_X110Y124       LUT6 (Prop_lut6_I2_O)        0.240    -0.520 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000    -0.520    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380    -0.140 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     0.869    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.144 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.496    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     1.601 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.601    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.041 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.041    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.139 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.139    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.237 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.237    u_tdc/u_merge_i_3_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.502 r  u_tdc/u_merge_i_2/O[1]
                         net (fo=1, routed)           0.000     2.502    u_tdc/u_merge/Coarse[13]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.308     2.850    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[29]/C
                         clock pessimism             -0.639     2.211    
                         clock uncertainty           -0.181     2.030    
    SLICE_X121Y120       FDRE (Setup_fdre_C_D)        0.059     2.089    u_tdc/u_merge/out_reg[29]
  -------------------------------------------------------------------
                         required time                          2.089    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 -0.413    

Slack (VIOLATED) :        -0.408ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.488ns  (logic 2.244ns (49.997%)  route 2.244ns (50.003%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 2.850 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.348    -1.644 r  u_tdc/u_Coarse_1/stored_reg[12]/Q
                         net (fo=4, routed)           0.884    -0.760    u_tdc/CoarseStamp_1[12]
    SLICE_X110Y124       LUT6 (Prop_lut6_I2_O)        0.240    -0.520 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000    -0.520    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380    -0.140 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     0.869    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.144 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.496    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     1.601 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.601    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.041 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.041    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.139 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.139    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.237 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.237    u_tdc/u_merge_i_3_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.497 r  u_tdc/u_merge_i_2/O[3]
                         net (fo=1, routed)           0.000     2.497    u_tdc/u_merge/Coarse[15]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.308     2.850    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[31]/C
                         clock pessimism             -0.639     2.211    
                         clock uncertainty           -0.181     2.030    
    SLICE_X121Y120       FDRE (Setup_fdre_C_D)        0.059     2.089    u_tdc/u_merge/out_reg[31]
  -------------------------------------------------------------------
                         required time                          2.089    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                 -0.408    

Slack (VIOLATED) :        -0.348ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.428ns  (logic 2.184ns (49.320%)  route 2.244ns (50.680%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 2.850 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.348    -1.644 r  u_tdc/u_Coarse_1/stored_reg[12]/Q
                         net (fo=4, routed)           0.884    -0.760    u_tdc/CoarseStamp_1[12]
    SLICE_X110Y124       LUT6 (Prop_lut6_I2_O)        0.240    -0.520 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000    -0.520    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380    -0.140 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     0.869    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.144 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.496    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     1.601 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.601    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.041 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.041    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.139 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.139    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.237 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.237    u_tdc/u_merge_i_3_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.437 r  u_tdc/u_merge_i_2/O[2]
                         net (fo=1, routed)           0.000     2.437    u_tdc/u_merge/Coarse[14]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.308     2.850    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[30]/C
                         clock pessimism             -0.639     2.211    
                         clock uncertainty           -0.181     2.030    
    SLICE_X121Y120       FDRE (Setup_fdre_C_D)        0.059     2.089    u_tdc/u_merge/out_reg[30]
  -------------------------------------------------------------------
                         required time                          2.089    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                 -0.348    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.409ns  (logic 2.165ns (49.101%)  route 2.244ns (50.899%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 2.850 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.348    -1.644 r  u_tdc/u_Coarse_1/stored_reg[12]/Q
                         net (fo=4, routed)           0.884    -0.760    u_tdc/CoarseStamp_1[12]
    SLICE_X110Y124       LUT6 (Prop_lut6_I2_O)        0.240    -0.520 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000    -0.520    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380    -0.140 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     0.869    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.144 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.496    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     1.601 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.601    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.041 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.041    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.139 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.139    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.237 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.237    u_tdc/u_merge_i_3_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.418 r  u_tdc/u_merge_i_2/O[0]
                         net (fo=1, routed)           0.000     2.418    u_tdc/u_merge/Coarse[12]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.308     2.850    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[28]/C
                         clock pessimism             -0.639     2.211    
                         clock uncertainty           -0.181     2.030    
    SLICE_X121Y120       FDRE (Setup_fdre_C_D)        0.059     2.089    u_tdc/u_merge/out_reg[28]
  -------------------------------------------------------------------
                         required time                          2.089    
                         arrival time                          -2.418    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.395ns  (logic 2.151ns (48.939%)  route 2.244ns (51.061%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.348    -1.644 r  u_tdc/u_Coarse_1/stored_reg[12]/Q
                         net (fo=4, routed)           0.884    -0.760    u_tdc/CoarseStamp_1[12]
    SLICE_X110Y124       LUT6 (Prop_lut6_I2_O)        0.240    -0.520 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000    -0.520    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380    -0.140 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     0.869    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.144 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.496    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     1.601 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.601    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.041 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.041    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.139 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.139    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.404 r  u_tdc/u_merge_i_3/O[1]
                         net (fo=1, routed)           0.000     2.404    u_tdc/u_merge/Coarse[9]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.309     2.851    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[25]/C
                         clock pessimism             -0.639     2.212    
                         clock uncertainty           -0.181     2.031    
    SLICE_X121Y119       FDRE (Setup_fdre_C_D)        0.059     2.090    u_tdc/u_merge/out_reg[25]
  -------------------------------------------------------------------
                         required time                          2.090    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.390ns  (logic 2.146ns (48.881%)  route 2.244ns (51.119%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.348    -1.644 r  u_tdc/u_Coarse_1/stored_reg[12]/Q
                         net (fo=4, routed)           0.884    -0.760    u_tdc/CoarseStamp_1[12]
    SLICE_X110Y124       LUT6 (Prop_lut6_I2_O)        0.240    -0.520 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000    -0.520    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380    -0.140 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     0.869    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.144 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.496    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     1.601 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.601    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.041 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.041    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.139 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.139    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.399 r  u_tdc/u_merge_i_3/O[3]
                         net (fo=1, routed)           0.000     2.399    u_tdc/u_merge/Coarse[11]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.309     2.851    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[27]/C
                         clock pessimism             -0.639     2.212    
                         clock uncertainty           -0.181     2.031    
    SLICE_X121Y119       FDRE (Setup_fdre_C_D)        0.059     2.090    u_tdc/u_merge/out_reg[27]
  -------------------------------------------------------------------
                         required time                          2.090    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.249ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.330ns  (logic 2.086ns (48.173%)  route 2.244ns (51.827%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.348    -1.644 r  u_tdc/u_Coarse_1/stored_reg[12]/Q
                         net (fo=4, routed)           0.884    -0.760    u_tdc/CoarseStamp_1[12]
    SLICE_X110Y124       LUT6 (Prop_lut6_I2_O)        0.240    -0.520 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000    -0.520    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380    -0.140 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     0.869    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.144 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.496    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     1.601 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.601    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.041 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.041    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.139 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.139    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.339 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     2.339    u_tdc/u_merge/Coarse[10]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.309     2.851    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism             -0.639     2.212    
                         clock uncertainty           -0.181     2.031    
    SLICE_X121Y119       FDRE (Setup_fdre_C_D)        0.059     2.090    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                          2.090    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                 -0.249    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.311ns  (logic 2.067ns (47.944%)  route 2.244ns (52.056%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.348    -1.644 r  u_tdc/u_Coarse_1/stored_reg[12]/Q
                         net (fo=4, routed)           0.884    -0.760    u_tdc/CoarseStamp_1[12]
    SLICE_X110Y124       LUT6 (Prop_lut6_I2_O)        0.240    -0.520 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000    -0.520    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380    -0.140 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     0.869    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.144 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.496    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     1.601 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.601    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.041 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.041    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.139 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.139    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.320 r  u_tdc/u_merge_i_3/O[0]
                         net (fo=1, routed)           0.000     2.320    u_tdc/u_merge/Coarse[8]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.309     2.851    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[24]/C
                         clock pessimism             -0.639     2.212    
                         clock uncertainty           -0.181     2.031    
    SLICE_X121Y119       FDRE (Setup_fdre_C_D)        0.059     2.090    u_tdc/u_merge/out_reg[24]
  -------------------------------------------------------------------
                         required time                          2.090    
                         arrival time                          -2.320    
  -------------------------------------------------------------------
                         slack                                 -0.230    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.297ns  (logic 2.053ns (47.775%)  route 2.244ns (52.225%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.348    -1.644 r  u_tdc/u_Coarse_1/stored_reg[12]/Q
                         net (fo=4, routed)           0.884    -0.760    u_tdc/CoarseStamp_1[12]
    SLICE_X110Y124       LUT6 (Prop_lut6_I2_O)        0.240    -0.520 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000    -0.520    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380    -0.140 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     0.869    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.144 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.496    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     1.601 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.601    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.041 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.041    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.306 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     2.306    u_tdc/u_merge/Coarse[5]
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.310     2.852    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism             -0.639     2.213    
                         clock uncertainty           -0.181     2.032    
    SLICE_X121Y118       FDRE (Setup_fdre_C_D)        0.059     2.091    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                          2.091    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.292ns  (logic 2.048ns (47.714%)  route 2.244ns (52.286%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.348    -1.644 r  u_tdc/u_Coarse_1/stored_reg[12]/Q
                         net (fo=4, routed)           0.884    -0.760    u_tdc/CoarseStamp_1[12]
    SLICE_X110Y124       LUT6 (Prop_lut6_I2_O)        0.240    -0.520 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000    -0.520    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380    -0.140 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     0.869    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.144 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.496    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     1.601 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.601    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.041 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.041    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.301 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     2.301    u_tdc/u_merge/Coarse[7]
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.310     2.852    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism             -0.639     2.213    
                         clock uncertainty           -0.181     2.032    
    SLICE_X121Y118       FDRE (Setup_fdre_C_D)        0.059     2.091    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                          2.091    
                         arrival time                          -2.301    
  -------------------------------------------------------------------
                         slack                                 -0.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.517ns  (logic 0.252ns (48.788%)  route 0.265ns (51.212%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.098 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     0.098    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.141     0.239 r  u_tdc/u_Coarse_1/stored_reg[14]/Q
                         net (fo=3, routed)           0.265     0.504    u_tdc/CoarseStamp_1[14]
    SLICE_X121Y120       LUT2 (Prop_lut2_I1_O)        0.045     0.549 r  u_tdc/u_merge_i_7/O
                         net (fo=1, routed)           0.000     0.549    u_tdc/u_merge_i_7_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.615 r  u_tdc/u_merge_i_2/O[2]
                         net (fo=1, routed)           0.000     0.615    u_tdc/u_merge/Coarse[14]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.853    -0.450    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[30]/C
                         clock pessimism              0.250    -0.200    
                         clock uncertainty            0.181    -0.019    
    SLICE_X121Y120       FDRE (Hold_fdre_C_D)         0.105     0.086    u_tdc/u_merge/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.517ns  (logic 0.249ns (48.207%)  route 0.268ns (51.793%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.098 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     0.098    u_tdc/u_Coarse_1/clk
    SLICE_X111Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.141     0.239 r  u_tdc/u_Coarse_1/stored_reg[14]/Q
                         net (fo=3, routed)           0.268     0.507    u_tdc/CoarseStamp_1[14]
    SLICE_X121Y120       LUT2 (Prop_lut2_I0_O)        0.045     0.552 r  u_tdc/u_merge_i_6/O
                         net (fo=1, routed)           0.000     0.552    u_tdc/u_merge_i_6_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.615 r  u_tdc/u_merge_i_2/O[3]
                         net (fo=1, routed)           0.000     0.615    u_tdc/u_merge/Coarse[15]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.853    -0.450    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[31]/C
                         clock pessimism              0.250    -0.200    
                         clock uncertainty            0.181    -0.019    
    SLICE_X121Y120       FDRE (Hold_fdre_C_D)         0.105     0.086    u_tdc/u_merge/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.527ns  (logic 0.251ns (47.653%)  route 0.276ns (52.347%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.526ns = ( 0.099 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.579     0.099    u_tdc/u_Coarse_1/clk
    SLICE_X111Y123       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     0.240 r  u_tdc/u_Coarse_1/stored_reg[5]/Q
                         net (fo=4, routed)           0.276     0.516    u_tdc/CoarseStamp_1[5]
    SLICE_X121Y118       LUT2 (Prop_lut2_I1_O)        0.045     0.561 r  u_tdc/u_merge_i_16/O
                         net (fo=1, routed)           0.000     0.561    u_tdc/u_merge_i_16_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.626 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     0.626    u_tdc/u_merge/Coarse[5]
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.855    -0.448    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism              0.250    -0.198    
                         clock uncertainty            0.181    -0.017    
    SLICE_X121Y118       FDRE (Hold_fdre_C_D)         0.105     0.088    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.526ns  (logic 0.256ns (48.629%)  route 0.270ns (51.371%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.524ns = ( 0.101 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.581     0.101    u_tdc/u_Coarse_1/clk
    SLICE_X110Y122       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141     0.242 r  u_tdc/u_Coarse_1/stored_reg[11]/Q
                         net (fo=4, routed)           0.270     0.513    u_tdc/CoarseStamp_1[11]
    SLICE_X121Y120       LUT2 (Prop_lut2_I0_O)        0.045     0.558 r  u_tdc/u_merge_i_9/O
                         net (fo=1, routed)           0.000     0.558    u_tdc/u_merge_i_9_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.628 r  u_tdc/u_merge_i_2/O[0]
                         net (fo=1, routed)           0.000     0.628    u_tdc/u_merge/Coarse[12]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.853    -0.450    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[28]/C
                         clock pessimism              0.250    -0.200    
                         clock uncertainty            0.181    -0.019    
    SLICE_X121Y120       FDRE (Hold_fdre_C_D)         0.105     0.086    u_tdc/u_merge/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.550ns  (logic 0.268ns (48.751%)  route 0.282ns (51.249%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.526ns = ( 0.099 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.579     0.099    u_tdc/u_Coarse_1/clk
    SLICE_X111Y123       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     0.240 r  u_tdc/u_Coarse_1/stored_reg[5]/Q
                         net (fo=4, routed)           0.282     0.522    u_tdc/CoarseStamp_1[5]
    SLICE_X121Y118       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.649 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     0.649    u_tdc/u_merge/Coarse[7]
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.855    -0.448    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism              0.250    -0.198    
                         clock uncertainty            0.181    -0.017    
    SLICE_X121Y118       FDRE (Hold_fdre_C_D)         0.105     0.088    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.562ns  (logic 0.292ns (51.917%)  route 0.270ns (48.083%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.524ns = ( 0.101 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.581     0.101    u_tdc/u_Coarse_1/clk
    SLICE_X110Y122       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141     0.242 r  u_tdc/u_Coarse_1/stored_reg[11]/Q
                         net (fo=4, routed)           0.270     0.513    u_tdc/CoarseStamp_1[11]
    SLICE_X121Y120       LUT2 (Prop_lut2_I0_O)        0.045     0.558 r  u_tdc/u_merge_i_9/O
                         net (fo=1, routed)           0.000     0.558    u_tdc/u_merge_i_9_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.664 r  u_tdc/u_merge_i_2/O[1]
                         net (fo=1, routed)           0.000     0.664    u_tdc/u_merge/Coarse[13]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.853    -0.450    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[29]/C
                         clock pessimism              0.250    -0.200    
                         clock uncertainty            0.181    -0.019    
    SLICE_X121Y120       FDRE (Hold_fdre_C_D)         0.105     0.086    u_tdc/u_merge/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.568ns  (logic 0.287ns (50.520%)  route 0.281ns (49.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.526ns = ( 0.099 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.579     0.099    u_tdc/u_Coarse_1/clk
    SLICE_X111Y123       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     0.240 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=4, routed)           0.281     0.521    u_tdc/CoarseStamp_1[4]
    SLICE_X121Y118       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.667 r  u_tdc/u_merge_i_4/O[2]
                         net (fo=1, routed)           0.000     0.667    u_tdc/u_merge/Coarse[6]
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.855    -0.448    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[22]/C
                         clock pessimism              0.250    -0.198    
                         clock uncertainty            0.181    -0.017    
    SLICE_X121Y118       FDRE (Hold_fdre_C_D)         0.105     0.088    u_tdc/u_merge/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.570ns  (logic 0.287ns (50.364%)  route 0.283ns (49.636%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.098 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     0.098    u_tdc/u_Coarse_1/clk
    SLICE_X110Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141     0.239 r  u_tdc/u_Coarse_1/stored_reg[8]/Q
                         net (fo=4, routed)           0.283     0.522    u_tdc/CoarseStamp_1[8]
    SLICE_X121Y119       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.668 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     0.668    u_tdc/u_merge/Coarse[10]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.854    -0.449    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism              0.250    -0.199    
                         clock uncertainty            0.181    -0.018    
    SLICE_X121Y119       FDRE (Hold_fdre_C_D)         0.105     0.087    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.586ns  (logic 0.265ns (45.226%)  route 0.321ns (54.774%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.526ns = ( 0.099 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.579     0.099    u_tdc/u_Coarse_1/clk
    SLICE_X111Y123       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     0.240 r  u_tdc/u_Coarse_1/stored_reg[7]/Q
                         net (fo=4, routed)           0.321     0.561    u_tdc/CoarseStamp_1[7]
    SLICE_X121Y119       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.685 r  u_tdc/u_merge_i_3/O[1]
                         net (fo=1, routed)           0.000     0.685    u_tdc/u_merge/Coarse[9]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.854    -0.449    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[25]/C
                         clock pessimism              0.250    -0.199    
                         clock uncertainty            0.181    -0.018    
    SLICE_X121Y119       FDRE (Hold_fdre_C_D)         0.105     0.087    u_tdc/u_merge/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.591ns  (logic 0.308ns (52.128%)  route 0.283ns (47.872%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.098 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     0.098    u_tdc/u_Coarse_1/clk
    SLICE_X110Y124       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141     0.239 r  u_tdc/u_Coarse_1/stored_reg[8]/Q
                         net (fo=4, routed)           0.283     0.522    u_tdc/CoarseStamp_1[8]
    SLICE_X121Y119       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     0.689 r  u_tdc/u_merge_i_3/O[3]
                         net (fo=1, routed)           0.000     0.689    u_tdc/u_merge/Coarse[11]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.854    -0.449    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[27]/C
                         clock pessimism              0.250    -0.199    
                         clock uncertainty            0.181    -0.018    
    SLICE_X121Y119       FDRE (Hold_fdre_C_D)         0.105     0.087    u_tdc/u_merge/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.602    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -0.850ns,  Total Violation       -9.837ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.806ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.850ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.458ns  (logic 2.337ns (52.427%)  route 2.121ns (47.573%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 2.850 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.613ns = ( -1.519 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.408    -1.519    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.379    -1.140 r  u_tdc/u_Coarse_2/stored_reg[1]/Q
                         net (fo=1, routed)           0.760    -0.379    u_tdc/CoarseStamp_2[1]
    SLICE_X110Y123       LUT6 (Prop_lut6_I1_O)        0.105    -0.274 r  u_tdc/u_merge_i_34/O
                         net (fo=1, routed)           0.000    -0.274    u_tdc/u_merge_i_34_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.166 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.166    u_tdc/u_merge_i_28_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.298 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     1.307    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.582 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.933    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     2.038 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     2.038    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.478 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.576 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.576    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.674 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.674    u_tdc/u_merge_i_3_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.939 r  u_tdc/u_merge_i_2/O[1]
                         net (fo=1, routed)           0.000     2.939    u_tdc/u_merge/Coarse[13]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.308     2.850    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[29]/C
                         clock pessimism             -0.639     2.211    
                         clock uncertainty           -0.181     2.030    
    SLICE_X121Y120       FDRE (Setup_fdre_C_D)        0.059     2.089    u_tdc/u_merge/out_reg[29]
  -------------------------------------------------------------------
                         required time                          2.089    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                 -0.850    

Slack (VIOLATED) :        -0.845ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.453ns  (logic 2.332ns (52.374%)  route 2.121ns (47.626%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 2.850 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.613ns = ( -1.519 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.408    -1.519    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.379    -1.140 r  u_tdc/u_Coarse_2/stored_reg[1]/Q
                         net (fo=1, routed)           0.760    -0.379    u_tdc/CoarseStamp_2[1]
    SLICE_X110Y123       LUT6 (Prop_lut6_I1_O)        0.105    -0.274 r  u_tdc/u_merge_i_34/O
                         net (fo=1, routed)           0.000    -0.274    u_tdc/u_merge_i_34_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.166 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.166    u_tdc/u_merge_i_28_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.298 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     1.307    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.582 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.933    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     2.038 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     2.038    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.478 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.576 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.576    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.674 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.674    u_tdc/u_merge_i_3_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.934 r  u_tdc/u_merge_i_2/O[3]
                         net (fo=1, routed)           0.000     2.934    u_tdc/u_merge/Coarse[15]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.308     2.850    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[31]/C
                         clock pessimism             -0.639     2.211    
                         clock uncertainty           -0.181     2.030    
    SLICE_X121Y120       FDRE (Setup_fdre_C_D)        0.059     2.089    u_tdc/u_merge/out_reg[31]
  -------------------------------------------------------------------
                         required time                          2.089    
                         arrival time                          -2.934    
  -------------------------------------------------------------------
                         slack                                 -0.845    

Slack (VIOLATED) :        -0.785ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.393ns  (logic 2.272ns (51.723%)  route 2.121ns (48.277%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 2.850 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.613ns = ( -1.519 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.408    -1.519    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.379    -1.140 r  u_tdc/u_Coarse_2/stored_reg[1]/Q
                         net (fo=1, routed)           0.760    -0.379    u_tdc/CoarseStamp_2[1]
    SLICE_X110Y123       LUT6 (Prop_lut6_I1_O)        0.105    -0.274 r  u_tdc/u_merge_i_34/O
                         net (fo=1, routed)           0.000    -0.274    u_tdc/u_merge_i_34_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.166 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.166    u_tdc/u_merge_i_28_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.298 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     1.307    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.582 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.933    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     2.038 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     2.038    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.478 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.576 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.576    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.674 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.674    u_tdc/u_merge_i_3_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.874 r  u_tdc/u_merge_i_2/O[2]
                         net (fo=1, routed)           0.000     2.874    u_tdc/u_merge/Coarse[14]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.308     2.850    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[30]/C
                         clock pessimism             -0.639     2.211    
                         clock uncertainty           -0.181     2.030    
    SLICE_X121Y120       FDRE (Setup_fdre_C_D)        0.059     2.089    u_tdc/u_merge/out_reg[30]
  -------------------------------------------------------------------
                         required time                          2.089    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                 -0.785    

Slack (VIOLATED) :        -0.766ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.374ns  (logic 2.253ns (51.513%)  route 2.121ns (48.487%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 2.850 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.613ns = ( -1.519 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.408    -1.519    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.379    -1.140 r  u_tdc/u_Coarse_2/stored_reg[1]/Q
                         net (fo=1, routed)           0.760    -0.379    u_tdc/CoarseStamp_2[1]
    SLICE_X110Y123       LUT6 (Prop_lut6_I1_O)        0.105    -0.274 r  u_tdc/u_merge_i_34/O
                         net (fo=1, routed)           0.000    -0.274    u_tdc/u_merge_i_34_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.166 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.166    u_tdc/u_merge_i_28_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.298 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     1.307    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.582 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.933    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     2.038 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     2.038    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.478 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.576 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.576    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.674 r  u_tdc/u_merge_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.674    u_tdc/u_merge_i_3_n_0
    SLICE_X121Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.855 r  u_tdc/u_merge_i_2/O[0]
                         net (fo=1, routed)           0.000     2.855    u_tdc/u_merge/Coarse[12]
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.308     2.850    u_tdc/u_merge/clk
    SLICE_X121Y120       FDRE                                         r  u_tdc/u_merge/out_reg[28]/C
                         clock pessimism             -0.639     2.211    
                         clock uncertainty           -0.181     2.030    
    SLICE_X121Y120       FDRE (Setup_fdre_C_D)        0.059     2.089    u_tdc/u_merge/out_reg[28]
  -------------------------------------------------------------------
                         required time                          2.089    
                         arrival time                          -2.855    
  -------------------------------------------------------------------
                         slack                                 -0.766    

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.360ns  (logic 2.239ns (51.358%)  route 2.121ns (48.642%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.613ns = ( -1.519 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.408    -1.519    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.379    -1.140 r  u_tdc/u_Coarse_2/stored_reg[1]/Q
                         net (fo=1, routed)           0.760    -0.379    u_tdc/CoarseStamp_2[1]
    SLICE_X110Y123       LUT6 (Prop_lut6_I1_O)        0.105    -0.274 r  u_tdc/u_merge_i_34/O
                         net (fo=1, routed)           0.000    -0.274    u_tdc/u_merge_i_34_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.166 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.166    u_tdc/u_merge_i_28_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.298 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     1.307    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.582 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.933    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     2.038 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     2.038    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.478 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.576 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.576    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.841 r  u_tdc/u_merge_i_3/O[1]
                         net (fo=1, routed)           0.000     2.841    u_tdc/u_merge/Coarse[9]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.309     2.851    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[25]/C
                         clock pessimism             -0.639     2.212    
                         clock uncertainty           -0.181     2.031    
    SLICE_X121Y119       FDRE (Setup_fdre_C_D)        0.059     2.090    u_tdc/u_merge/out_reg[25]
  -------------------------------------------------------------------
                         required time                          2.090    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                 -0.751    

Slack (VIOLATED) :        -0.746ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.355ns  (logic 2.234ns (51.302%)  route 2.121ns (48.698%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.613ns = ( -1.519 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.408    -1.519    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.379    -1.140 r  u_tdc/u_Coarse_2/stored_reg[1]/Q
                         net (fo=1, routed)           0.760    -0.379    u_tdc/CoarseStamp_2[1]
    SLICE_X110Y123       LUT6 (Prop_lut6_I1_O)        0.105    -0.274 r  u_tdc/u_merge_i_34/O
                         net (fo=1, routed)           0.000    -0.274    u_tdc/u_merge_i_34_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.166 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.166    u_tdc/u_merge_i_28_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.298 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     1.307    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.582 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.933    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     2.038 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     2.038    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.478 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.576 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.576    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.836 r  u_tdc/u_merge_i_3/O[3]
                         net (fo=1, routed)           0.000     2.836    u_tdc/u_merge/Coarse[11]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.309     2.851    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[27]/C
                         clock pessimism             -0.639     2.212    
                         clock uncertainty           -0.181     2.031    
    SLICE_X121Y119       FDRE (Setup_fdre_C_D)        0.059     2.090    u_tdc/u_merge/out_reg[27]
  -------------------------------------------------------------------
                         required time                          2.090    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.686ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.295ns  (logic 2.174ns (50.622%)  route 2.121ns (49.378%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.613ns = ( -1.519 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.408    -1.519    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.379    -1.140 r  u_tdc/u_Coarse_2/stored_reg[1]/Q
                         net (fo=1, routed)           0.760    -0.379    u_tdc/CoarseStamp_2[1]
    SLICE_X110Y123       LUT6 (Prop_lut6_I1_O)        0.105    -0.274 r  u_tdc/u_merge_i_34/O
                         net (fo=1, routed)           0.000    -0.274    u_tdc/u_merge_i_34_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.166 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.166    u_tdc/u_merge_i_28_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.298 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     1.307    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.582 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.933    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     2.038 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     2.038    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.478 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.576 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.576    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.776 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     2.776    u_tdc/u_merge/Coarse[10]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.309     2.851    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism             -0.639     2.212    
                         clock uncertainty           -0.181     2.031    
    SLICE_X121Y119       FDRE (Setup_fdre_C_D)        0.059     2.090    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                          2.090    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 -0.686    

Slack (VIOLATED) :        -0.667ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.276ns  (logic 2.155ns (50.402%)  route 2.121ns (49.598%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.613ns = ( -1.519 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.408    -1.519    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.379    -1.140 r  u_tdc/u_Coarse_2/stored_reg[1]/Q
                         net (fo=1, routed)           0.760    -0.379    u_tdc/CoarseStamp_2[1]
    SLICE_X110Y123       LUT6 (Prop_lut6_I1_O)        0.105    -0.274 r  u_tdc/u_merge_i_34/O
                         net (fo=1, routed)           0.000    -0.274    u_tdc/u_merge_i_34_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.166 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.166    u_tdc/u_merge_i_28_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.298 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     1.307    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.582 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.933    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     2.038 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     2.038    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.478 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.576 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.576    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.757 r  u_tdc/u_merge_i_3/O[0]
                         net (fo=1, routed)           0.000     2.757    u_tdc/u_merge/Coarse[8]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.309     2.851    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[24]/C
                         clock pessimism             -0.639     2.212    
                         clock uncertainty           -0.181     2.031    
    SLICE_X121Y119       FDRE (Setup_fdre_C_D)        0.059     2.090    u_tdc/u_merge/out_reg[24]
  -------------------------------------------------------------------
                         required time                          2.090    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                 -0.667    

Slack (VIOLATED) :        -0.652ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.262ns  (logic 2.141ns (50.239%)  route 2.121ns (49.761%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.613ns = ( -1.519 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.408    -1.519    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.379    -1.140 r  u_tdc/u_Coarse_2/stored_reg[1]/Q
                         net (fo=1, routed)           0.760    -0.379    u_tdc/CoarseStamp_2[1]
    SLICE_X110Y123       LUT6 (Prop_lut6_I1_O)        0.105    -0.274 r  u_tdc/u_merge_i_34/O
                         net (fo=1, routed)           0.000    -0.274    u_tdc/u_merge_i_34_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.166 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.166    u_tdc/u_merge_i_28_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.298 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     1.307    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.582 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.933    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     2.038 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     2.038    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.478 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.743 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     2.743    u_tdc/u_merge/Coarse[5]
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.310     2.852    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism             -0.639     2.213    
                         clock uncertainty           -0.181     2.032    
    SLICE_X121Y118       FDRE (Setup_fdre_C_D)        0.059     2.091    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                          2.091    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                 -0.652    

Slack (VIOLATED) :        -0.647ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        4.257ns  (logic 2.136ns (50.181%)  route 2.121ns (49.819%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.613ns = ( -1.519 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.408    -1.519    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.379    -1.140 r  u_tdc/u_Coarse_2/stored_reg[1]/Q
                         net (fo=1, routed)           0.760    -0.379    u_tdc/CoarseStamp_2[1]
    SLICE_X110Y123       LUT6 (Prop_lut6_I1_O)        0.105    -0.274 r  u_tdc/u_merge_i_34/O
                         net (fo=1, routed)           0.000    -0.274    u_tdc/u_merge_i_34_n_0
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.166 r  u_tdc/u_merge_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.166    u_tdc/u_merge_i_28_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.298 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           1.009     1.307    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.275     1.582 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.351     1.933    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.105     2.038 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     2.038    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.478 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.738 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     2.738    u_tdc/u_merge/Coarse[7]
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.310     2.852    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism             -0.639     2.213    
                         clock uncertainty           -0.181     2.032    
    SLICE_X121Y118       FDRE (Setup_fdre_C_D)        0.059     2.091    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                          2.091    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                 -0.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.806ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.328ns  (logic 0.493ns (37.129%)  route 0.835ns (62.871%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u_tdc/u_Coarse_2/stored_reg[13]/Q
                         net (fo=1, routed)           0.190     0.898    u_tdc/CoarseStamp_2[13]
    SLICE_X110Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.943 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.943    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.071 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.645     1.716    u_tdc/CoarseStamp_final20_in
    SLICE_X121Y117       LUT6 (Prop_lut6_I2_O)        0.114     1.830 r  u_tdc/u_merge_i_21/O
                         net (fo=1, routed)           0.000     1.830    u_tdc/u_merge_i_21_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.895 r  u_tdc/u_merge_i_5/O[1]
                         net (fo=1, routed)           0.000     1.895    u_tdc/u_merge/Coarse[1]
    SLICE_X121Y117       FDRE                                         r  u_tdc/u_merge/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.856    -0.447    u_tdc/u_merge/clk
    SLICE_X121Y117       FDRE                                         r  u_tdc/u_merge/out_reg[17]/C
                         clock pessimism              0.250    -0.197    
                         clock uncertainty            0.181    -0.016    
    SLICE_X121Y117       FDRE (Hold_fdre_C_D)         0.105     0.089    u_tdc/u_merge/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.809ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.331ns  (logic 0.543ns (40.798%)  route 0.788ns (59.202%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u_tdc/u_Coarse_2/stored_reg[13]/Q
                         net (fo=1, routed)           0.190     0.898    u_tdc/CoarseStamp_2[13]
    SLICE_X110Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.943 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.943    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.071 r  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.446     1.517    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y117       LUT4 (Prop_lut4_I0_O)        0.114     1.631 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.152     1.783    u_tdc/CoarseStamp_final1
    SLICE_X121Y117       LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  u_tdc/u_merge_i_22/O
                         net (fo=1, routed)           0.000     1.828    u_tdc/u_merge_i_22_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  u_tdc/u_merge_i_5/O[0]
                         net (fo=1, routed)           0.000     1.898    u_tdc/u_merge/Coarse[0]
    SLICE_X121Y117       FDRE                                         r  u_tdc/u_merge/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.856    -0.447    u_tdc/u_merge/clk
    SLICE_X121Y117       FDRE                                         r  u_tdc/u_merge/out_reg[16]/C
                         clock pessimism              0.250    -0.197    
                         clock uncertainty            0.181    -0.016    
    SLICE_X121Y117       FDRE (Hold_fdre_C_D)         0.105     0.089    u_tdc/u_merge/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.846ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.368ns  (logic 0.619ns (45.233%)  route 0.749ns (54.767%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u_tdc/u_Coarse_2/stored_reg[13]/Q
                         net (fo=1, routed)           0.190     0.898    u_tdc/CoarseStamp_2[13]
    SLICE_X110Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.943 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.943    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.071 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.212     1.282    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y120       LUT2 (Prop_lut2_I1_O)        0.114     1.396 r  u_tdc/u_merge_i_23_comp/O
                         net (fo=1, routed)           0.293     1.690    u_tdc/u_merge_i_23_n_0_repN
    SLICE_X120Y117       LUT6 (Prop_lut6_I5_O)        0.045     1.735 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.055     1.789    u_tdc/u_merge_i_18_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.935 r  u_tdc/u_merge_i_5/O[2]
                         net (fo=1, routed)           0.000     1.935    u_tdc/u_merge/Coarse[2]
    SLICE_X121Y117       FDRE                                         r  u_tdc/u_merge/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.856    -0.447    u_tdc/u_merge/clk
    SLICE_X121Y117       FDRE                                         r  u_tdc/u_merge/out_reg[18]/C
                         clock pessimism              0.250    -0.197    
                         clock uncertainty            0.181    -0.016    
    SLICE_X121Y117       FDRE (Hold_fdre_C_D)         0.105     0.089    u_tdc/u_merge/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.867ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.389ns  (logic 0.640ns (46.061%)  route 0.749ns (53.939%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u_tdc/u_Coarse_2/stored_reg[13]/Q
                         net (fo=1, routed)           0.190     0.898    u_tdc/CoarseStamp_2[13]
    SLICE_X110Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.943 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.943    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.071 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.212     1.282    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y120       LUT2 (Prop_lut2_I1_O)        0.114     1.396 r  u_tdc/u_merge_i_23_comp/O
                         net (fo=1, routed)           0.293     1.690    u_tdc/u_merge_i_23_n_0_repN
    SLICE_X120Y117       LUT6 (Prop_lut6_I5_O)        0.045     1.735 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.055     1.789    u_tdc/u_merge_i_18_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     1.956 r  u_tdc/u_merge_i_5/O[3]
                         net (fo=1, routed)           0.000     1.956    u_tdc/u_merge/Coarse[3]
    SLICE_X121Y117       FDRE                                         r  u_tdc/u_merge/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.856    -0.447    u_tdc/u_merge/clk
    SLICE_X121Y117       FDRE                                         r  u_tdc/u_merge/out_reg[19]/C
                         clock pessimism              0.250    -0.197    
                         clock uncertainty            0.181    -0.016    
    SLICE_X121Y117       FDRE (Hold_fdre_C_D)         0.105     0.089    u_tdc/u_merge/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.902ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.423ns  (logic 0.674ns (47.349%)  route 0.749ns (52.651%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u_tdc/u_Coarse_2/stored_reg[13]/Q
                         net (fo=1, routed)           0.190     0.898    u_tdc/CoarseStamp_2[13]
    SLICE_X110Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.943 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.943    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.071 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.212     1.282    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y120       LUT2 (Prop_lut2_I1_O)        0.114     1.396 r  u_tdc/u_merge_i_23_comp/O
                         net (fo=1, routed)           0.293     1.690    u_tdc/u_merge_i_23_n_0_repN
    SLICE_X120Y117       LUT6 (Prop_lut6_I5_O)        0.045     1.735 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.055     1.789    u_tdc/u_merge_i_18_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.936 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.936    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.990 r  u_tdc/u_merge_i_4/O[0]
                         net (fo=1, routed)           0.000     1.990    u_tdc/u_merge/Coarse[4]
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.855    -0.448    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[20]/C
                         clock pessimism              0.250    -0.198    
                         clock uncertainty            0.181    -0.017    
    SLICE_X121Y118       FDRE (Hold_fdre_C_D)         0.105     0.088    u_tdc/u_merge/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.913ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.434ns  (logic 0.685ns (47.753%)  route 0.749ns (52.247%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u_tdc/u_Coarse_2/stored_reg[13]/Q
                         net (fo=1, routed)           0.190     0.898    u_tdc/CoarseStamp_2[13]
    SLICE_X110Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.943 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.943    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.071 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.212     1.282    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y120       LUT2 (Prop_lut2_I1_O)        0.114     1.396 r  u_tdc/u_merge_i_23_comp/O
                         net (fo=1, routed)           0.293     1.690    u_tdc/u_merge_i_23_n_0_repN
    SLICE_X120Y117       LUT6 (Prop_lut6_I5_O)        0.045     1.735 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.055     1.789    u_tdc/u_merge_i_18_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.936 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.936    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.001 r  u_tdc/u_merge_i_4/O[2]
                         net (fo=1, routed)           0.000     2.001    u_tdc/u_merge/Coarse[6]
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.855    -0.448    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[22]/C
                         clock pessimism              0.250    -0.198    
                         clock uncertainty            0.181    -0.017    
    SLICE_X121Y118       FDRE (Hold_fdre_C_D)         0.105     0.088    u_tdc/u_merge/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.938ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.459ns  (logic 0.710ns (48.648%)  route 0.749ns (51.352%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u_tdc/u_Coarse_2/stored_reg[13]/Q
                         net (fo=1, routed)           0.190     0.898    u_tdc/CoarseStamp_2[13]
    SLICE_X110Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.943 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.943    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.071 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.212     1.282    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y120       LUT2 (Prop_lut2_I1_O)        0.114     1.396 r  u_tdc/u_merge_i_23_comp/O
                         net (fo=1, routed)           0.293     1.690    u_tdc/u_merge_i_23_n_0_repN
    SLICE_X120Y117       LUT6 (Prop_lut6_I5_O)        0.045     1.735 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.055     1.789    u_tdc/u_merge_i_18_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.936 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.936    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.026 r  u_tdc/u_merge_i_4/O[1]
                         net (fo=1, routed)           0.000     2.026    u_tdc/u_merge/Coarse[5]
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.855    -0.448    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[21]/C
                         clock pessimism              0.250    -0.198    
                         clock uncertainty            0.181    -0.017    
    SLICE_X121Y118       FDRE (Hold_fdre_C_D)         0.105     0.088    u_tdc/u_merge/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.938ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.459ns  (logic 0.710ns (48.648%)  route 0.749ns (51.352%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u_tdc/u_Coarse_2/stored_reg[13]/Q
                         net (fo=1, routed)           0.190     0.898    u_tdc/CoarseStamp_2[13]
    SLICE_X110Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.943 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.943    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.071 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.212     1.282    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y120       LUT2 (Prop_lut2_I1_O)        0.114     1.396 r  u_tdc/u_merge_i_23_comp/O
                         net (fo=1, routed)           0.293     1.690    u_tdc/u_merge_i_23_n_0_repN
    SLICE_X120Y117       LUT6 (Prop_lut6_I5_O)        0.045     1.735 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.055     1.789    u_tdc/u_merge_i_18_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.936 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.936    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.026 r  u_tdc/u_merge_i_4/O[3]
                         net (fo=1, routed)           0.000     2.026    u_tdc/u_merge/Coarse[7]
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.855    -0.448    u_tdc/u_merge/clk
    SLICE_X121Y118       FDRE                                         r  u_tdc/u_merge/out_reg[23]/C
                         clock pessimism              0.250    -0.198    
                         clock uncertainty            0.181    -0.017    
    SLICE_X121Y118       FDRE (Hold_fdre_C_D)         0.105     0.088    u_tdc/u_merge/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.942ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.462ns  (logic 0.713ns (48.753%)  route 0.749ns (51.247%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u_tdc/u_Coarse_2/stored_reg[13]/Q
                         net (fo=1, routed)           0.190     0.898    u_tdc/CoarseStamp_2[13]
    SLICE_X110Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.943 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.943    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.071 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.212     1.282    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y120       LUT2 (Prop_lut2_I1_O)        0.114     1.396 r  u_tdc/u_merge_i_23_comp/O
                         net (fo=1, routed)           0.293     1.690    u_tdc/u_merge_i_23_n_0_repN
    SLICE_X120Y117       LUT6 (Prop_lut6_I5_O)        0.045     1.735 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.055     1.789    u_tdc/u_merge_i_18_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.936 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.936    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.975 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.975    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.029 r  u_tdc/u_merge_i_3/O[0]
                         net (fo=1, routed)           0.000     2.029    u_tdc/u_merge/Coarse[8]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.854    -0.449    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[24]/C
                         clock pessimism              0.250    -0.199    
                         clock uncertainty            0.181    -0.018    
    SLICE_X121Y119       FDRE (Hold_fdre_C_D)         0.105     0.087    u_tdc/u_merge/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.953ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.473ns  (logic 0.724ns (49.136%)  route 0.749ns (50.864%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.141     0.708 r  u_tdc/u_Coarse_2/stored_reg[13]/Q
                         net (fo=1, routed)           0.190     0.898    u_tdc/CoarseStamp_2[13]
    SLICE_X110Y124       LUT6 (Prop_lut6_I1_O)        0.045     0.943 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.943    u_tdc/u_merge_i_30_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.071 f  u_tdc/u_merge_i_24/CO[1]
                         net (fo=4, routed)           0.212     1.282    u_tdc/CoarseStamp_final20_in
    SLICE_X117Y120       LUT2 (Prop_lut2_I1_O)        0.114     1.396 r  u_tdc/u_merge_i_23_comp/O
                         net (fo=1, routed)           0.293     1.690    u_tdc/u_merge_i_23_n_0_repN
    SLICE_X120Y117       LUT6 (Prop_lut6_I5_O)        0.045     1.735 r  u_tdc/u_merge_i_18_comp/O
                         net (fo=1, routed)           0.055     1.789    u_tdc/u_merge_i_18_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.936 r  u_tdc/u_merge_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.936    u_tdc/u_merge_i_5_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.975 r  u_tdc/u_merge_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.975    u_tdc/u_merge_i_4_n_0
    SLICE_X121Y119       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.040 r  u_tdc/u_merge_i_3/O[2]
                         net (fo=1, routed)           0.000     2.040    u_tdc/u_merge/Coarse[10]
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.854    -0.449    u_tdc/u_merge/clk
    SLICE_X121Y119       FDRE                                         r  u_tdc/u_merge/out_reg[26]/C
                         clock pessimism              0.250    -0.199    
                         clock uncertainty            0.181    -0.018    
    SLICE_X121Y119       FDRE (Hold_fdre_C_D)         0.105     0.087    u_tdc/u_merge/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  1.953    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -1.975ns,  Total Violation      -30.905ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.975ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.589ns (31.213%)  route 1.298ns (68.787%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( -1.534 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.638    -0.731    u_tdc/u_Coarse_1/iRst
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299    -1.534    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
                         clock pessimism             -0.639    -2.173    
                         clock uncertainty           -0.181    -2.354    
    SLICE_X111Y126       FDRE (Setup_fdre_C_R)       -0.352    -2.706    u_tdc/u_Coarse_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                 -1.975    

Slack (VIOLATED) :        -1.975ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.589ns (31.213%)  route 1.298ns (68.787%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( -1.534 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.638    -0.731    u_tdc/u_Coarse_1/iRst
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299    -1.534    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C
                         clock pessimism             -0.639    -2.173    
                         clock uncertainty           -0.181    -2.354    
    SLICE_X111Y126       FDRE (Setup_fdre_C_R)       -0.352    -2.706    u_tdc/u_Coarse_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                 -1.975    

Slack (VIOLATED) :        -1.975ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.589ns (31.213%)  route 1.298ns (68.787%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( -1.534 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.638    -0.731    u_tdc/u_Coarse_1/iRst
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299    -1.534    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C
                         clock pessimism             -0.639    -2.173    
                         clock uncertainty           -0.181    -2.354    
    SLICE_X111Y126       FDRE (Setup_fdre_C_R)       -0.352    -2.706    u_tdc/u_Coarse_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                 -1.975    

Slack (VIOLATED) :        -1.975ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.589ns (31.213%)  route 1.298ns (68.787%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( -1.534 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.638    -0.731    u_tdc/u_Coarse_1/iRst
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299    -1.534    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C
                         clock pessimism             -0.639    -2.173    
                         clock uncertainty           -0.181    -2.354    
    SLICE_X111Y126       FDRE (Setup_fdre_C_R)       -0.352    -2.706    u_tdc/u_Coarse_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                 -1.975    

Slack (VIOLATED) :        -1.963ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.589ns (31.382%)  route 1.288ns (68.618%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( -1.532 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.628    -0.741    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.301    -1.532    u_tdc/u_Coarse_1/clk
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
                         clock pessimism             -0.639    -2.171    
                         clock uncertainty           -0.181    -2.352    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.352    -2.704    u_tdc/u_Coarse_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                 -1.963    

Slack (VIOLATED) :        -1.963ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.589ns (31.382%)  route 1.288ns (68.618%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( -1.532 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.628    -0.741    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.301    -1.532    u_tdc/u_Coarse_1/clk
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C
                         clock pessimism             -0.639    -2.171    
                         clock uncertainty           -0.181    -2.352    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.352    -2.704    u_tdc/u_Coarse_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                 -1.963    

Slack (VIOLATED) :        -1.963ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.589ns (31.382%)  route 1.288ns (68.618%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( -1.532 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.628    -0.741    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.301    -1.532    u_tdc/u_Coarse_1/clk
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C
                         clock pessimism             -0.639    -2.171    
                         clock uncertainty           -0.181    -2.352    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.352    -2.704    u_tdc/u_Coarse_1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                 -1.963    

Slack (VIOLATED) :        -1.963ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.589ns (31.382%)  route 1.288ns (68.618%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( -1.532 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.628    -0.741    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.301    -1.532    u_tdc/u_Coarse_1/clk
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C
                         clock pessimism             -0.639    -2.171    
                         clock uncertainty           -0.181    -2.352    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.352    -2.704    u_tdc/u_Coarse_1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                 -1.963    

Slack (VIOLATED) :        -1.949ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.589ns (31.634%)  route 1.273ns (68.366%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( -1.533 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.613    -0.756    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.300    -1.533    u_tdc/u_Coarse_1/clk
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/C
                         clock pessimism             -0.639    -2.172    
                         clock uncertainty           -0.181    -2.353    
    SLICE_X113Y125       FDRE (Setup_fdre_C_R)       -0.352    -2.705    u_tdc/u_Coarse_1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                 -1.949    

Slack (VIOLATED) :        -1.949ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.589ns (31.634%)  route 1.273ns (68.366%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( -1.533 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.613    -0.756    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.300    -1.533    u_tdc/u_Coarse_1/clk
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[14]/C
                         clock pessimism             -0.639    -2.172    
                         clock uncertainty           -0.181    -2.353    
    SLICE_X113Y125       FDRE (Setup_fdre_C_R)       -0.352    -2.705    u_tdc/u_Coarse_1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                 -1.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.474ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.996%)  route 0.395ns (68.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.166 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.268     5.054    u_tdc/u_Coarse_1/iRst
    SLICE_X107Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.844     0.166    u_tdc/u_Coarse_1/clk
    SLICE_X107Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C
                         clock pessimism              0.250     0.416    
                         clock uncertainty            0.181     0.597    
    SLICE_X107Y124       FDRE (Hold_fdre_C_R)        -0.018     0.579    u_tdc/u_Coarse_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           5.054    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.489ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.044%)  route 0.413ns (68.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.286     5.071    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C
                         clock pessimism              0.250     0.419    
                         clock uncertainty            0.181     0.600    
    SLICE_X113Y124       FDRE (Hold_fdre_C_R)        -0.018     0.582    u_tdc/u_Coarse_1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.489ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.044%)  route 0.413ns (68.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.286     5.071    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
                         clock pessimism              0.250     0.419    
                         clock uncertainty            0.181     0.600    
    SLICE_X113Y124       FDRE (Hold_fdre_C_R)        -0.018     0.582    u_tdc/u_Coarse_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.489ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.044%)  route 0.413ns (68.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.286     5.071    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/C
                         clock pessimism              0.250     0.419    
                         clock uncertainty            0.181     0.600    
    SLICE_X113Y124       FDRE (Hold_fdre_C_R)        -0.018     0.582    u_tdc/u_Coarse_1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.489ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.044%)  route 0.413ns (68.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.286     5.071    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C
                         clock pessimism              0.250     0.419    
                         clock uncertainty            0.181     0.600    
    SLICE_X113Y124       FDRE (Hold_fdre_C_R)        -0.018     0.582    u_tdc/u_Coarse_1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.542ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.503%)  route 0.467ns (71.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns = ( 0.170 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.339     5.125    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.848     0.170    u_tdc/u_Coarse_1/clk
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
                         clock pessimism              0.250     0.420    
                         clock uncertainty            0.181     0.601    
    SLICE_X113Y123       FDRE (Hold_fdre_C_R)        -0.018     0.583    u_tdc/u_Coarse_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.503%)  route 0.467ns (71.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns = ( 0.170 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.339     5.125    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.848     0.170    u_tdc/u_Coarse_1/clk
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C
                         clock pessimism              0.250     0.420    
                         clock uncertainty            0.181     0.601    
    SLICE_X113Y123       FDRE (Hold_fdre_C_R)        -0.018     0.583    u_tdc/u_Coarse_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.503%)  route 0.467ns (71.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns = ( 0.170 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.339     5.125    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.848     0.170    u_tdc/u_Coarse_1/clk
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C
                         clock pessimism              0.250     0.420    
                         clock uncertainty            0.181     0.601    
    SLICE_X113Y123       FDRE (Hold_fdre_C_R)        -0.018     0.583    u_tdc/u_Coarse_1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.503%)  route 0.467ns (71.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns = ( 0.170 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.339     5.125    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.848     0.170    u_tdc/u_Coarse_1/clk
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C
                         clock pessimism              0.250     0.420    
                         clock uncertainty            0.181     0.601    
    SLICE_X113Y123       FDRE (Hold_fdre_C_R)        -0.018     0.583    u_tdc/u_Coarse_1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.543ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.500%)  route 0.467ns (71.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.339     5.125    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X113Y125       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[13]/C
                         clock pessimism              0.250     0.419    
                         clock uncertainty            0.181     0.600    
    SLICE_X113Y125       FDRE (Hold_fdre_C_R)        -0.018     0.582    u_tdc/u_Coarse_1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  4.543    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -1.487ns,  Total Violation      -22.166ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.903ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.487ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.589ns (31.555%)  route 1.278ns (68.445%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.066 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.618    -0.751    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298    -1.066    u_tdc/u_Coarse_2/clk
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/C
                         clock pessimism             -0.639    -1.705    
                         clock uncertainty           -0.181    -1.886    
    SLICE_X106Y126       FDRE (Setup_fdre_C_R)       -0.352    -2.238    u_tdc/u_Coarse_2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                 -1.487    

Slack (VIOLATED) :        -1.487ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.589ns (31.555%)  route 1.278ns (68.445%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.066 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.618    -0.751    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298    -1.066    u_tdc/u_Coarse_2/clk
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/C
                         clock pessimism             -0.639    -1.705    
                         clock uncertainty           -0.181    -1.886    
    SLICE_X106Y126       FDRE (Setup_fdre_C_R)       -0.352    -2.238    u_tdc/u_Coarse_2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                 -1.487    

Slack (VIOLATED) :        -1.487ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.589ns (31.555%)  route 1.278ns (68.445%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.066 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.618    -0.751    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298    -1.066    u_tdc/u_Coarse_2/clk
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/C
                         clock pessimism             -0.639    -1.705    
                         clock uncertainty           -0.181    -1.886    
    SLICE_X106Y126       FDRE (Setup_fdre_C_R)       -0.352    -2.238    u_tdc/u_Coarse_2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                 -1.487    

Slack (VIOLATED) :        -1.433ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.589ns (32.517%)  route 1.222ns (67.483%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.562    -0.806    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism             -0.639    -1.706    
                         clock uncertainty           -0.181    -1.887    
    SLICE_X106Y124       FDRE (Setup_fdre_C_R)       -0.352    -2.239    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                 -1.433    

Slack (VIOLATED) :        -1.433ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.589ns (32.517%)  route 1.222ns (67.483%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.562    -0.806    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism             -0.639    -1.706    
                         clock uncertainty           -0.181    -1.887    
    SLICE_X106Y124       FDRE (Setup_fdre_C_R)       -0.352    -2.239    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                 -1.433    

Slack (VIOLATED) :        -1.433ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.589ns (32.517%)  route 1.222ns (67.483%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.562    -0.806    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
                         clock pessimism             -0.639    -1.706    
                         clock uncertainty           -0.181    -1.887    
    SLICE_X106Y124       FDRE (Setup_fdre_C_R)       -0.352    -2.239    u_tdc/u_Coarse_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                 -1.433    

Slack (VIOLATED) :        -1.433ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.589ns (32.517%)  route 1.222ns (67.483%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.562    -0.806    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
                         clock pessimism             -0.639    -1.706    
                         clock uncertainty           -0.181    -1.887    
    SLICE_X106Y124       FDRE (Setup_fdre_C_R)       -0.352    -2.239    u_tdc/u_Coarse_2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                 -1.433    

Slack (VIOLATED) :        -1.377ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.589ns (33.548%)  route 1.167ns (66.452%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.507    -0.862    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism             -0.639    -1.706    
                         clock uncertainty           -0.181    -1.887    
    SLICE_X106Y125       FDRE (Setup_fdre_C_R)       -0.352    -2.239    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                 -1.377    

Slack (VIOLATED) :        -1.377ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.589ns (33.548%)  route 1.167ns (66.452%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.507    -0.862    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism             -0.639    -1.706    
                         clock uncertainty           -0.181    -1.887    
    SLICE_X106Y125       FDRE (Setup_fdre_C_R)       -0.352    -2.239    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                 -1.377    

Slack (VIOLATED) :        -1.377ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.589ns (33.548%)  route 1.167ns (66.452%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 r  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 r  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.507    -0.862    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[12]/C
                         clock pessimism             -0.639    -1.706    
                         clock uncertainty           -0.181    -1.887    
    SLICE_X106Y125       FDRE (Setup_fdre_C_R)       -0.352    -2.239    u_tdc/u_Coarse_2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                 -1.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.903ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.868%)  route 0.293ns (61.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.165     4.951    u_tdc/u_Coarse_2/iRst
    SLICE_X105Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X105Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
                         clock pessimism              0.250     0.885    
                         clock uncertainty            0.181     1.066    
    SLICE_X105Y124       FDRE (Hold_fdre_C_R)        -0.018     1.048    u_tdc/u_Coarse_2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           4.951    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.950ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.346%)  route 0.340ns (64.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns = ( 0.636 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.213     4.999    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.845     0.636    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
                         clock pessimism              0.250     0.886    
                         clock uncertainty            0.181     1.067    
    SLICE_X106Y123       FDRE (Hold_fdre_C_R)        -0.018     1.049    u_tdc/u_Coarse_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           4.999    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.346%)  route 0.340ns (64.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns = ( 0.636 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.213     4.999    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.845     0.636    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
                         clock pessimism              0.250     0.886    
                         clock uncertainty            0.181     1.067    
    SLICE_X106Y123       FDRE (Hold_fdre_C_R)        -0.018     1.049    u_tdc/u_Coarse_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           4.999    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.346%)  route 0.340ns (64.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns = ( 0.636 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.213     4.999    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.845     0.636    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
                         clock pessimism              0.250     0.886    
                         clock uncertainty            0.181     1.067    
    SLICE_X106Y123       FDRE (Hold_fdre_C_R)        -0.018     1.049    u_tdc/u_Coarse_2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           4.999    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.346%)  route 0.340ns (64.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns = ( 0.636 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.213     4.999    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.845     0.636    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
                         clock pessimism              0.250     0.886    
                         clock uncertainty            0.181     1.067    
    SLICE_X106Y123       FDRE (Hold_fdre_C_R)        -0.018     1.049    u_tdc/u_Coarse_2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           4.999    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             4.009ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.791%)  route 0.399ns (68.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.271     5.057    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism              0.250     0.885    
                         clock uncertainty            0.181     1.066    
    SLICE_X106Y124       FDRE (Hold_fdre_C_R)        -0.018     1.048    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           5.057    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.009ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.791%)  route 0.399ns (68.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.271     5.057    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism              0.250     0.885    
                         clock uncertainty            0.181     1.066    
    SLICE_X106Y124       FDRE (Hold_fdre_C_R)        -0.018     1.048    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           5.057    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.009ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.791%)  route 0.399ns (68.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.271     5.057    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
                         clock pessimism              0.250     0.885    
                         clock uncertainty            0.181     1.066    
    SLICE_X106Y124       FDRE (Hold_fdre_C_R)        -0.018     1.048    u_tdc/u_Coarse_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           5.057    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.009ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.791%)  route 0.399ns (68.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.271     5.057    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
                         clock pessimism              0.250     0.885    
                         clock uncertainty            0.181     1.066    
    SLICE_X106Y124       FDRE (Hold_fdre_C_R)        -0.018     1.048    u_tdc/u_Coarse_2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           5.057    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.024ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.034%)  route 0.413ns (68.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 f  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.286     5.072    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism              0.250     0.885    
                         clock uncertainty            0.181     1.066    
    SLICE_X106Y125       FDRE (Hold_fdre_C_R)        -0.018     1.048    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           5.072    
  -------------------------------------------------------------------
                         slack                                  4.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -1.375ns,  Total Violation      -21.565ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.375ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.311ns  (logic 0.538ns (41.041%)  route 0.773ns (58.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.559 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.326    -1.232    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X109Y123       LUT2 (Prop_lut2_I1_O)        0.105    -1.127 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.447    -0.681    u_tdc/u_Coarse_2/iStore
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[14]/C
                         clock pessimism             -0.639    -1.706    
                         clock uncertainty           -0.181    -1.887    
    SLICE_X107Y125       FDRE (Setup_fdre_C_CE)      -0.168    -2.055    u_tdc/u_Coarse_2/stored_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                 -1.375    

Slack (VIOLATED) :        -1.375ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.311ns  (logic 0.538ns (41.041%)  route 0.773ns (58.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.559 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.326    -1.232    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X109Y123       LUT2 (Prop_lut2_I1_O)        0.105    -1.127 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.447    -0.681    u_tdc/u_Coarse_2/iStore
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[15]/C
                         clock pessimism             -0.639    -1.706    
                         clock uncertainty           -0.181    -1.887    
    SLICE_X107Y125       FDRE (Setup_fdre_C_CE)      -0.168    -2.055    u_tdc/u_Coarse_2/stored_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                 -1.375    

Slack (VIOLATED) :        -1.375ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.311ns  (logic 0.538ns (41.041%)  route 0.773ns (58.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.559 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.326    -1.232    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X109Y123       LUT2 (Prop_lut2_I1_O)        0.105    -1.127 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.447    -0.681    u_tdc/u_Coarse_2/iStore
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/C
                         clock pessimism             -0.639    -1.706    
                         clock uncertainty           -0.181    -1.887    
    SLICE_X107Y125       FDRE (Setup_fdre_C_CE)      -0.168    -2.055    u_tdc/u_Coarse_2/stored_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                 -1.375    

Slack (VIOLATED) :        -1.375ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.311ns  (logic 0.538ns (41.041%)  route 0.773ns (58.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.559 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.326    -1.232    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X109Y123       LUT2 (Prop_lut2_I1_O)        0.105    -1.127 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.447    -0.681    u_tdc/u_Coarse_2/iStore
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
                         clock pessimism             -0.639    -1.706    
                         clock uncertainty           -0.181    -1.887    
    SLICE_X107Y125       FDRE (Setup_fdre_C_CE)      -0.168    -2.055    u_tdc/u_Coarse_2/stored_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                 -1.375    

Slack (VIOLATED) :        -1.375ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.311ns  (logic 0.538ns (41.041%)  route 0.773ns (58.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.559 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.326    -1.232    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X109Y123       LUT2 (Prop_lut2_I1_O)        0.105    -1.127 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.447    -0.681    u_tdc/u_Coarse_2/iStore
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X107Y125       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/C
                         clock pessimism             -0.639    -1.706    
                         clock uncertainty           -0.181    -1.887    
    SLICE_X107Y125       FDRE (Setup_fdre_C_CE)      -0.168    -2.055    u_tdc/u_Coarse_2/stored_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                 -1.375    

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.296ns  (logic 0.538ns (41.507%)  route 0.758ns (58.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.066 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.559 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.326    -1.232    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X109Y123       LUT2 (Prop_lut2_I1_O)        0.105    -1.127 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.432    -0.695    u_tdc/u_Coarse_2/iStore
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298    -1.066    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[12]/C
                         clock pessimism             -0.639    -1.705    
                         clock uncertainty           -0.181    -1.886    
    SLICE_X109Y124       FDRE (Setup_fdre_C_CE)      -0.168    -2.054    u_tdc/u_Coarse_2/stored_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                 -1.359    

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.296ns  (logic 0.538ns (41.507%)  route 0.758ns (58.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.066 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.559 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.326    -1.232    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X109Y123       LUT2 (Prop_lut2_I1_O)        0.105    -1.127 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.432    -0.695    u_tdc/u_Coarse_2/iStore
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298    -1.066    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
                         clock pessimism             -0.639    -1.705    
                         clock uncertainty           -0.181    -1.886    
    SLICE_X109Y124       FDRE (Setup_fdre_C_CE)      -0.168    -2.054    u_tdc/u_Coarse_2/stored_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                 -1.359    

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.296ns  (logic 0.538ns (41.507%)  route 0.758ns (58.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.066 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.559 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.326    -1.232    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X109Y123       LUT2 (Prop_lut2_I1_O)        0.105    -1.127 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.432    -0.695    u_tdc/u_Coarse_2/iStore
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298    -1.066    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
                         clock pessimism             -0.639    -1.705    
                         clock uncertainty           -0.181    -1.886    
    SLICE_X109Y124       FDRE (Setup_fdre_C_CE)      -0.168    -2.054    u_tdc/u_Coarse_2/stored_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                 -1.359    

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.296ns  (logic 0.538ns (41.507%)  route 0.758ns (58.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.066 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.559 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.326    -1.232    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X109Y123       LUT2 (Prop_lut2_I1_O)        0.105    -1.127 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.432    -0.695    u_tdc/u_Coarse_2/iStore
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298    -1.066    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
                         clock pessimism             -0.639    -1.705    
                         clock uncertainty           -0.181    -1.886    
    SLICE_X109Y124       FDRE (Setup_fdre_C_CE)      -0.168    -2.054    u_tdc/u_Coarse_2/stored_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                 -1.359    

Slack (VIOLATED) :        -1.322ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.469ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.263ns  (logic 0.538ns (42.606%)  route 0.725ns (57.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( -1.063 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.992 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.404    -1.992    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.559 f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.326    -1.232    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X109Y123       LUT2 (Prop_lut2_I1_O)        0.105    -1.127 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.399    -0.729    u_tdc/u_Coarse_2/iStore
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.301    -1.063    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
                         clock pessimism             -0.639    -1.702    
                         clock uncertainty           -0.181    -1.883    
    SLICE_X111Y121       FDRE (Setup_fdre_C_CE)      -0.168    -2.051    u_tdc/u_Coarse_2/stored_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                 -1.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.555ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.640%)  route 0.281ns (57.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 5.098 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     5.098    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.164     5.262 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.102     5.364    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X109Y123       LUT2 (Prop_lut2_I0_O)        0.045     5.409 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.180     5.588    u_tdc/u_Coarse_2/iStore
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
                         clock pessimism              0.250     0.891    
                         clock uncertainty            0.181     1.072    
    SLICE_X111Y121       FDRE (Hold_fdre_C_CE)       -0.039     1.033    u_tdc/u_Coarse_2/stored_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           5.588    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.555ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.640%)  route 0.281ns (57.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 5.098 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     5.098    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.164     5.262 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.102     5.364    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X109Y123       LUT2 (Prop_lut2_I0_O)        0.045     5.409 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.180     5.588    u_tdc/u_Coarse_2/iStore
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[10]/C
                         clock pessimism              0.250     0.891    
                         clock uncertainty            0.181     1.072    
    SLICE_X111Y121       FDRE (Hold_fdre_C_CE)       -0.039     1.033    u_tdc/u_Coarse_2/stored_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           5.588    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.555ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.640%)  route 0.281ns (57.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 5.098 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     5.098    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.164     5.262 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.102     5.364    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X109Y123       LUT2 (Prop_lut2_I0_O)        0.045     5.409 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.180     5.588    u_tdc/u_Coarse_2/iStore
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[11]/C
                         clock pessimism              0.250     0.891    
                         clock uncertainty            0.181     1.072    
    SLICE_X111Y121       FDRE (Hold_fdre_C_CE)       -0.039     1.033    u_tdc/u_Coarse_2/stored_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           5.588    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.555ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.640%)  route 0.281ns (57.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 5.098 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     5.098    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.164     5.262 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.102     5.364    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X109Y123       LUT2 (Prop_lut2_I0_O)        0.045     5.409 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.180     5.588    u_tdc/u_Coarse_2/iStore
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
                         clock pessimism              0.250     0.891    
                         clock uncertainty            0.181     1.072    
    SLICE_X111Y121       FDRE (Hold_fdre_C_CE)       -0.039     1.033    u_tdc/u_Coarse_2/stored_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           5.588    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.555ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.640%)  route 0.281ns (57.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 5.098 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     5.098    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.164     5.262 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.102     5.364    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X109Y123       LUT2 (Prop_lut2_I0_O)        0.045     5.409 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.180     5.588    u_tdc/u_Coarse_2/iStore
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
                         clock pessimism              0.250     0.891    
                         clock uncertainty            0.181     1.072    
    SLICE_X111Y121       FDRE (Hold_fdre_C_CE)       -0.039     1.033    u_tdc/u_Coarse_2/stored_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           5.588    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.555ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.640%)  route 0.281ns (57.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 5.098 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     5.098    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.164     5.262 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.102     5.364    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X109Y123       LUT2 (Prop_lut2_I0_O)        0.045     5.409 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.180     5.588    u_tdc/u_Coarse_2/iStore
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/C
                         clock pessimism              0.250     0.891    
                         clock uncertainty            0.181     1.072    
    SLICE_X111Y121       FDRE (Hold_fdre_C_CE)       -0.039     1.033    u_tdc/u_Coarse_2/stored_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           5.588    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.555ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.640%)  route 0.281ns (57.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 5.098 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     5.098    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.164     5.262 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.102     5.364    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X109Y123       LUT2 (Prop_lut2_I0_O)        0.045     5.409 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.180     5.588    u_tdc/u_Coarse_2/iStore
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X111Y121       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[5]/C
                         clock pessimism              0.250     0.891    
                         clock uncertainty            0.181     1.072    
    SLICE_X111Y121       FDRE (Hold_fdre_C_CE)       -0.039     1.033    u_tdc/u_Coarse_2/stored_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           5.588    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.576ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.258%)  route 0.298ns (58.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 5.098 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     5.098    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.164     5.262 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.102     5.364    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X109Y123       LUT2 (Prop_lut2_I0_O)        0.045     5.409 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.196     5.605    u_tdc/u_Coarse_2/iStore
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[12]/C
                         clock pessimism              0.250     0.887    
                         clock uncertainty            0.181     1.068    
    SLICE_X109Y124       FDRE (Hold_fdre_C_CE)       -0.039     1.029    u_tdc/u_Coarse_2/stored_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           5.605    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.576ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.258%)  route 0.298ns (58.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 5.098 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     5.098    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.164     5.262 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.102     5.364    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X109Y123       LUT2 (Prop_lut2_I0_O)        0.045     5.409 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.196     5.605    u_tdc/u_Coarse_2/iStore
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[13]/C
                         clock pessimism              0.250     0.887    
                         clock uncertainty            0.181     1.068    
    SLICE_X109Y124       FDRE (Hold_fdre_C_CE)       -0.039     1.029    u_tdc/u_Coarse_2/stored_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           5.605    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.576ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.531ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.258%)  route 0.298ns (58.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 5.098 - 5.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     6.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     6.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503     3.949 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     4.495    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.521 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.578     5.098    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDCE (Prop_fdce_C_Q)         0.164     5.262 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.102     5.364    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X109Y123       LUT2 (Prop_lut2_I0_O)        0.045     5.409 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=16, routed)          0.196     5.605    u_tdc/u_Coarse_2/iStore
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X109Y124       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
                         clock pessimism              0.250     0.887    
                         clock uncertainty            0.181     1.068    
    SLICE_X109Y124       FDRE (Hold_fdre_C_CE)       -0.039     1.029    u_tdc/u_Coarse_2/stored_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           5.605    
  -------------------------------------------------------------------
                         slack                                  4.576    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.051ns,  Total Violation       -0.204ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[4].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 0.589ns (12.294%)  route 4.202ns (87.706%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         3.542     2.173    u_tdc/u_FineDelay/iRst
    SLICE_X124Y92        FDCE                                         f  u_tdc/u_FineDelay/genblk2[4].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.456     2.998    u_tdc/u_FineDelay/clk
    SLICE_X124Y92        FDCE                                         r  u_tdc/u_FineDelay/genblk2[4].Firstff/C
                         clock pessimism             -0.557     2.442    
                         clock uncertainty           -0.061     2.380    
    SLICE_X124Y92        FDCE (Recov_fdce_C_CLR)     -0.258     2.122    u_tdc/u_FineDelay/genblk2[4].Firstff
  -------------------------------------------------------------------
                         required time                          2.122    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[5].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 0.589ns (12.294%)  route 4.202ns (87.706%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         3.542     2.173    u_tdc/u_FineDelay/iRst
    SLICE_X124Y92        FDCE                                         f  u_tdc/u_FineDelay/genblk2[5].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.456     2.998    u_tdc/u_FineDelay/clk
    SLICE_X124Y92        FDCE                                         r  u_tdc/u_FineDelay/genblk2[5].Firstff/C
                         clock pessimism             -0.557     2.442    
                         clock uncertainty           -0.061     2.380    
    SLICE_X124Y92        FDCE (Recov_fdce_C_CLR)     -0.258     2.122    u_tdc/u_FineDelay/genblk2[5].Firstff
  -------------------------------------------------------------------
                         required time                          2.122    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[6].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 0.589ns (12.294%)  route 4.202ns (87.706%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         3.542     2.173    u_tdc/u_FineDelay/iRst
    SLICE_X124Y92        FDCE                                         f  u_tdc/u_FineDelay/genblk2[6].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.456     2.998    u_tdc/u_FineDelay/clk
    SLICE_X124Y92        FDCE                                         r  u_tdc/u_FineDelay/genblk2[6].Firstff/C
                         clock pessimism             -0.557     2.442    
                         clock uncertainty           -0.061     2.380    
    SLICE_X124Y92        FDCE (Recov_fdce_C_CLR)     -0.258     2.122    u_tdc/u_FineDelay/genblk2[6].Firstff
  -------------------------------------------------------------------
                         required time                          2.122    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[7].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 0.589ns (12.294%)  route 4.202ns (87.706%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         3.542     2.173    u_tdc/u_FineDelay/iRst
    SLICE_X124Y92        FDCE                                         f  u_tdc/u_FineDelay/genblk2[7].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.456     2.998    u_tdc/u_FineDelay/clk
    SLICE_X124Y92        FDCE                                         r  u_tdc/u_FineDelay/genblk2[7].Firstff/C
                         clock pessimism             -0.557     2.442    
                         clock uncertainty           -0.061     2.380    
    SLICE_X124Y92        FDCE (Recov_fdce_C_CLR)     -0.258     2.122    u_tdc/u_FineDelay/genblk2[7].Firstff
  -------------------------------------------------------------------
                         required time                          2.122    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[10].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.589ns (12.520%)  route 4.115ns (87.480%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         3.455     2.087    u_tdc/u_FineDelay/iRst
    SLICE_X124Y93        FDCE                                         f  u_tdc/u_FineDelay/genblk2[10].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.456     2.998    u_tdc/u_FineDelay/clk
    SLICE_X124Y93        FDCE                                         r  u_tdc/u_FineDelay/genblk2[10].Firstff/C
                         clock pessimism             -0.557     2.442    
                         clock uncertainty           -0.061     2.380    
    SLICE_X124Y93        FDCE (Recov_fdce_C_CLR)     -0.258     2.122    u_tdc/u_FineDelay/genblk2[10].Firstff
  -------------------------------------------------------------------
                         required time                          2.122    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[11].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.589ns (12.520%)  route 4.115ns (87.480%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         3.455     2.087    u_tdc/u_FineDelay/iRst
    SLICE_X124Y93        FDCE                                         f  u_tdc/u_FineDelay/genblk2[11].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.456     2.998    u_tdc/u_FineDelay/clk
    SLICE_X124Y93        FDCE                                         r  u_tdc/u_FineDelay/genblk2[11].Firstff/C
                         clock pessimism             -0.557     2.442    
                         clock uncertainty           -0.061     2.380    
    SLICE_X124Y93        FDCE (Recov_fdce_C_CLR)     -0.258     2.122    u_tdc/u_FineDelay/genblk2[11].Firstff
  -------------------------------------------------------------------
                         required time                          2.122    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[8].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.589ns (12.520%)  route 4.115ns (87.480%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         3.455     2.087    u_tdc/u_FineDelay/iRst
    SLICE_X124Y93        FDCE                                         f  u_tdc/u_FineDelay/genblk2[8].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.456     2.998    u_tdc/u_FineDelay/clk
    SLICE_X124Y93        FDCE                                         r  u_tdc/u_FineDelay/genblk2[8].Firstff/C
                         clock pessimism             -0.557     2.442    
                         clock uncertainty           -0.061     2.380    
    SLICE_X124Y93        FDCE (Recov_fdce_C_CLR)     -0.258     2.122    u_tdc/u_FineDelay/genblk2[8].Firstff
  -------------------------------------------------------------------
                         required time                          2.122    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[9].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.589ns (12.520%)  route 4.115ns (87.480%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         3.455     2.087    u_tdc/u_FineDelay/iRst
    SLICE_X124Y93        FDCE                                         f  u_tdc/u_FineDelay/genblk2[9].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.456     2.998    u_tdc/u_FineDelay/clk
    SLICE_X124Y93        FDCE                                         r  u_tdc/u_FineDelay/genblk2[9].Firstff/C
                         clock pessimism             -0.557     2.442    
                         clock uncertainty           -0.061     2.380    
    SLICE_X124Y93        FDCE (Recov_fdce_C_CLR)     -0.258     2.122    u_tdc/u_FineDelay/genblk2[9].Firstff
  -------------------------------------------------------------------
                         required time                          2.122    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[12].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 0.589ns (12.607%)  route 4.083ns (87.393%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         3.423     2.054    u_tdc/u_FineDelay/iRst
    SLICE_X124Y94        FDCE                                         f  u_tdc/u_FineDelay/genblk2[12].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.456     2.998    u_tdc/u_FineDelay/clk
    SLICE_X124Y94        FDCE                                         r  u_tdc/u_FineDelay/genblk2[12].Firstff/C
                         clock pessimism             -0.557     2.442    
                         clock uncertainty           -0.061     2.380    
    SLICE_X124Y94        FDCE (Recov_fdce_C_CLR)     -0.258     2.122    u_tdc/u_FineDelay/genblk2[12].Firstff
  -------------------------------------------------------------------
                         required time                          2.122    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[13].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 0.589ns (12.607%)  route 4.083ns (87.393%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         3.423     2.054    u_tdc/u_FineDelay/iRst
    SLICE_X124Y94        FDCE                                         f  u_tdc/u_FineDelay/genblk2[13].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.456     2.998    u_tdc/u_FineDelay/clk
    SLICE_X124Y94        FDCE                                         r  u_tdc/u_FineDelay/genblk2[13].Firstff/C
                         clock pessimism             -0.557     2.442    
                         clock uncertainty           -0.061     2.380    
    SLICE_X124Y94        FDCE (Recov_fdce_C_CLR)     -0.258     2.122    u_tdc/u_FineDelay/genblk2[13].Firstff
  -------------------------------------------------------------------
                         required time                          2.122    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  0.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/FFDelayStart_2/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.614%)  route 0.306ns (59.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.576    -0.529    u_tdc/u_merge/clk
    SLICE_X104Y124       FDRE                                         r  u_tdc/u_merge/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDRE (Prop_fdre_C_Q)         0.164    -0.365 f  u_tdc/u_merge/counter_reg[0]/Q
                         net (fo=5, routed)           0.126    -0.239    u_tdc/u_merge/counter[0]
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045    -0.194 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.180    -0.014    u_tdc/done
    SLICE_X105Y123       FDCE                                         f  u_tdc/FFDelayStart_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.845    -0.458    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
                         clock pessimism             -0.057    -0.515    
    SLICE_X105Y123       FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    u_tdc/FFDelayStart_2
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.545%)  route 0.368ns (66.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577    -0.528    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128    -0.259    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045    -0.214 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.241     0.027    u_tdc/u_EdgeDetector/iRst
    SLICE_X106Y122       FDCE                                         f  u_tdc/u_EdgeDetector/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.847    -0.456    u_tdc/u_EdgeDetector/iClk
    SLICE_X106Y122       FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd0/C
                         clock pessimism             -0.057    -0.513    
    SLICE_X106Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    u_tdc/u_EdgeDetector/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.545%)  route 0.368ns (66.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577    -0.528    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128    -0.259    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045    -0.214 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.241     0.027    u_tdc/u_EdgeDetector/iRst
    SLICE_X106Y122       FDCE                                         f  u_tdc/u_EdgeDetector/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.847    -0.456    u_tdc/u_EdgeDetector/iClk
    SLICE_X106Y122       FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd1/C
                         clock pessimism             -0.057    -0.513    
    SLICE_X106Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    u_tdc/u_EdgeDetector/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[151].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.211%)  route 0.451ns (70.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577    -0.528    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128    -0.259    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045    -0.214 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.323     0.109    u_tdc/u_FineDelay/iRst
    SLICE_X116Y124       FDCE                                         f  u_tdc/u_FineDelay/genblk3[151].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.848    -0.455    u_tdc/u_FineDelay/clk
    SLICE_X116Y124       FDCE                                         r  u_tdc/u_FineDelay/genblk3[151].Startff/C
                         clock pessimism             -0.036    -0.491    
    SLICE_X116Y124       FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    u_tdc/u_FineDelay/genblk3[151].Startff
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[160].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.211%)  route 0.451ns (70.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577    -0.528    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128    -0.259    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045    -0.214 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.323     0.109    u_tdc/u_FineDelay/iRst
    SLICE_X116Y124       FDCE                                         f  u_tdc/u_FineDelay/genblk3[160].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.848    -0.455    u_tdc/u_FineDelay/clk
    SLICE_X116Y124       FDCE                                         r  u_tdc/u_FineDelay/genblk3[160].Startff/C
                         clock pessimism             -0.036    -0.491    
    SLICE_X116Y124       FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    u_tdc/u_FineDelay/genblk3[160].Startff
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[158].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.500%)  route 0.467ns (71.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577    -0.528    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128    -0.259    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045    -0.214 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.339     0.125    u_tdc/u_FineDelay/iRst
    SLICE_X112Y125       FDCE                                         f  u_tdc/u_FineDelay/genblk3[158].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.847    -0.456    u_tdc/u_FineDelay/clk
    SLICE_X112Y125       FDCE                                         r  u_tdc/u_FineDelay/genblk3[158].Startff/C
                         clock pessimism             -0.036    -0.492    
    SLICE_X112Y125       FDCE (Remov_fdce_C_CLR)     -0.067    -0.559    u_tdc/u_FineDelay/genblk3[158].Startff
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[160].Startff_replica/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.500%)  route 0.467ns (71.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577    -0.528    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128    -0.259    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045    -0.214 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.339     0.125    u_tdc/u_FineDelay/iRst
    SLICE_X112Y125       FDCE                                         f  u_tdc/u_FineDelay/genblk3[160].Startff_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.847    -0.456    u_tdc/u_FineDelay/clk
    SLICE_X112Y125       FDCE                                         r  u_tdc/u_FineDelay/genblk3[160].Startff_replica/C
                         clock pessimism             -0.036    -0.492    
    SLICE_X112Y125       FDCE (Remov_fdce_C_CLR)     -0.067    -0.559    u_tdc/u_FineDelay/genblk3[160].Startff_replica
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[148].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.211%)  route 0.451ns (70.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577    -0.528    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128    -0.259    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045    -0.214 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.323     0.109    u_tdc/u_FineDelay/iRst
    SLICE_X117Y124       FDCE                                         f  u_tdc/u_FineDelay/genblk3[148].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.848    -0.455    u_tdc/u_FineDelay/clk
    SLICE_X117Y124       FDCE                                         r  u_tdc/u_FineDelay/genblk3[148].Startff/C
                         clock pessimism             -0.036    -0.491    
    SLICE_X117Y124       FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    u_tdc/u_FineDelay/genblk3[148].Startff
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[153].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.211%)  route 0.451ns (70.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577    -0.528    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128    -0.259    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045    -0.214 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.323     0.109    u_tdc/u_FineDelay/iRst
    SLICE_X117Y124       FDCE                                         f  u_tdc/u_FineDelay/genblk3[153].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.848    -0.455    u_tdc/u_FineDelay/clk
    SLICE_X117Y124       FDCE                                         r  u_tdc/u_FineDelay/genblk3[153].Startff/C
                         clock pessimism             -0.036    -0.491    
    SLICE_X117Y124       FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    u_tdc/u_FineDelay/genblk3[153].Startff
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[155].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.211%)  route 0.451ns (70.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577    -0.528    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128    -0.259    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045    -0.214 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.323     0.109    u_tdc/u_FineDelay/iRst
    SLICE_X117Y124       FDCE                                         f  u_tdc/u_FineDelay/genblk3[155].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.848    -0.455    u_tdc/u_FineDelay/clk
    SLICE_X117Y124       FDCE                                         r  u_tdc/u_FineDelay/genblk3[155].Startff/C
                         clock pessimism             -0.036    -0.491    
    SLICE_X117Y124       FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    u_tdc/u_FineDelay/genblk3[155].Startff
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.692    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -1.586ns,  Total Violation       -6.343ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.589ns (37.039%)  route 1.001ns (62.961%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.535 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.341    -1.027    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X108Y124       FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.298    -1.535    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                         clock pessimism             -0.639    -2.174    
                         clock uncertainty           -0.181    -2.355    
    SLICE_X108Y124       FDCE (Recov_fdce_C_CLR)     -0.258    -2.613    u_tdc/u_EdgeDetector_1/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.589ns (37.039%)  route 1.001ns (62.961%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.535 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.341    -1.027    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X108Y124       FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.298    -1.535    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism             -0.639    -2.174    
                         clock uncertainty           -0.181    -2.355    
    SLICE_X108Y124       FDCE (Recov_fdce_C_CLR)     -0.258    -2.613    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.589ns (37.039%)  route 1.001ns (62.961%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.535 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.341    -1.027    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X108Y124       FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.298    -1.535    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism             -0.639    -2.174    
                         clock uncertainty           -0.181    -2.355    
    SLICE_X108Y124       FDCE (Recov_fdce_C_CLR)     -0.258    -2.613    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.589ns (37.039%)  route 1.001ns (62.961%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.535 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.403    -2.618    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.239 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.523    -1.715    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105    -1.610 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.136    -1.474    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.105    -1.369 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.341    -1.027    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X108Y124       FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.298    -1.535    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism             -0.639    -2.174    
                         clock uncertainty           -0.181    -2.355    
    SLICE_X108Y124       FDCE (Recov_fdce_C_CLR)     -0.258    -2.613    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                 -1.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.438ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.357%)  route 0.312ns (62.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.184     4.970    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X108Y124       FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.846     0.168    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                         clock pessimism              0.250     0.418    
                         clock uncertainty            0.181     0.599    
    SLICE_X108Y124       FDCE (Remov_fdce_C_CLR)     -0.067     0.532    u_tdc/u_EdgeDetector_1/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           4.970    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.438ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.357%)  route 0.312ns (62.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.184     4.970    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X108Y124       FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.846     0.168    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism              0.250     0.418    
                         clock uncertainty            0.181     0.599    
    SLICE_X108Y124       FDCE (Remov_fdce_C_CLR)     -0.067     0.532    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           4.970    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.438ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.357%)  route 0.312ns (62.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.184     4.970    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X108Y124       FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.846     0.168    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism              0.250     0.418    
                         clock uncertainty            0.181     0.599    
    SLICE_X108Y124       FDCE (Remov_fdce_C_CLR)     -0.067     0.532    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           4.970    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.438ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.357%)  route 0.312ns (62.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 4.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.577     4.472    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.141     4.613 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.128     4.741    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     4.786 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.184     4.970    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X108Y124       FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.846     0.168    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism              0.250     0.418    
                         clock uncertainty            0.181     0.599    
    SLICE_X108Y124       FDCE (Remov_fdce_C_CLR)     -0.067     0.532    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           4.970    
  -------------------------------------------------------------------
                         slack                                  4.438    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_merge/storeStart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.171ns  (logic 1.038ns (20.067%)  route 4.134ns (79.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 f  but_rst_IBUF_inst/O
                         net (fo=1, routed)           2.841     3.773    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105     3.878 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         1.293     5.171    u_tdc/u_merge/irst
    SLICE_X109Y116       FDCE                                         f  u_tdc/u_merge/storeStart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_merge/enable_counter_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.882ns  (logic 1.038ns (21.258%)  route 3.844ns (78.742%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 f  but_rst_IBUF_inst/O
                         net (fo=1, routed)           2.841     3.773    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105     3.878 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         1.003     4.882    u_tdc/u_merge/irst
    SLICE_X108Y118       FDCE                                         f  u_tdc/u_merge/enable_counter_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.686ns  (logic 0.538ns (31.902%)  route 1.148ns (68.098%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[2]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  starting_delay_counter_reg[2]/Q
                         net (fo=4, routed)           0.715     1.148    starting_delay_counter_reg[2]
    SLICE_X104Y118       LUT4 (Prop_lut4_I3_O)        0.105     1.253 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.434     1.686    starting_delay_counter[3]_i_1_n_0
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.686ns  (logic 0.538ns (31.902%)  route 1.148ns (68.098%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[2]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  starting_delay_counter_reg[2]/Q
                         net (fo=4, routed)           0.715     1.148    starting_delay_counter_reg[2]
    SLICE_X104Y118       LUT4 (Prop_lut4_I3_O)        0.105     1.253 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.434     1.686    starting_delay_counter[3]_i_1_n_0
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.686ns  (logic 0.538ns (31.902%)  route 1.148ns (68.098%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[2]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  starting_delay_counter_reg[2]/Q
                         net (fo=4, routed)           0.715     1.148    starting_delay_counter_reg[2]
    SLICE_X104Y118       LUT4 (Prop_lut4_I3_O)        0.105     1.253 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.434     1.686    starting_delay_counter[3]_i_1_n_0
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.686ns  (logic 0.538ns (31.902%)  route 1.148ns (68.098%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[2]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  starting_delay_counter_reg[2]/Q
                         net (fo=4, routed)           0.715     1.148    starting_delay_counter_reg[2]
    SLICE_X104Y118       LUT4 (Prop_lut4_I3_O)        0.105     1.253 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.434     1.686    starting_delay_counter[3]_i_1_n_0
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_rst_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.459ns  (logic 0.633ns (43.393%)  route 0.826ns (56.607%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[3]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.398     0.398 r  starting_delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.826     1.224    starting_delay_counter_reg[3]
    SLICE_X104Y117       LUT5 (Prop_lut5_I1_O)        0.235     1.459 r  mem_rst_i_1/O
                         net (fo=1, routed)           0.000     1.459    mem_rst_i_1_n_0
    SLICE_X104Y117       FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.366ns  (logic 0.640ns (46.846%)  route 0.726ns (53.154%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[1]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.398     0.398 r  starting_delay_counter_reg[1]/Q
                         net (fo=5, routed)           0.726     1.124    starting_delay_counter_reg[1]
    SLICE_X104Y118       LUT2 (Prop_lut2_I1_O)        0.242     1.366 r  starting_delay_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.366    starting_delay_counter0[1]
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.361ns  (logic 0.641ns (47.091%)  route 0.720ns (52.909%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[1]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.398     0.398 r  starting_delay_counter_reg[1]/Q
                         net (fo=5, routed)           0.720     1.118    starting_delay_counter_reg[1]
    SLICE_X104Y118       LUT4 (Prop_lut4_I1_O)        0.243     1.361 r  starting_delay_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.361    starting_delay_counter[3]_i_2_n_0
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.350ns  (logic 0.630ns (46.660%)  route 0.720ns (53.340%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[1]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.398     0.398 r  starting_delay_counter_reg[1]/Q
                         net (fo=5, routed)           0.720     1.118    starting_delay_counter_reg[1]
    SLICE_X104Y118       LUT3 (Prop_lut3_I0_O)        0.232     1.350 r  starting_delay_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.350    starting_delay_counter[2]_i_1_n_0
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.209ns (55.355%)  route 0.169ns (44.645%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[2]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  starting_delay_counter_reg[2]/Q
                         net (fo=4, routed)           0.169     0.333    starting_delay_counter_reg[2]
    SLICE_X104Y118       LUT3 (Prop_lut3_I2_O)        0.045     0.378 r  starting_delay_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.378    starting_delay_counter[2]_i_1_n_0
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.212ns (55.707%)  route 0.169ns (44.293%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[2]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  starting_delay_counter_reg[2]/Q
                         net (fo=4, routed)           0.169     0.333    starting_delay_counter_reg[2]
    SLICE_X104Y118       LUT4 (Prop_lut4_I3_O)        0.048     0.381 r  starting_delay_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.381    starting_delay_counter[3]_i_2_n_0
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.209ns (54.849%)  route 0.172ns (45.151%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[0]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  starting_delay_counter_reg[0]/Q
                         net (fo=6, routed)           0.172     0.336    starting_delay_counter_reg[0]
    SLICE_X104Y117       LUT5 (Prop_lut5_I2_O)        0.045     0.381 r  mem_rst_i_1/O
                         net (fo=1, routed)           0.000     0.381    mem_rst_i_1_n_0
    SLICE_X104Y117       FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.207ns (51.357%)  route 0.196ns (48.643%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[0]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  starting_delay_counter_reg[0]/Q
                         net (fo=6, routed)           0.196     0.360    starting_delay_counter_reg[0]
    SLICE_X104Y118       LUT2 (Prop_lut2_I0_O)        0.043     0.403 r  starting_delay_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.403    starting_delay_counter0[1]
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.209ns (51.597%)  route 0.196ns (48.403%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[0]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  starting_delay_counter_reg[0]/Q
                         net (fo=6, routed)           0.196     0.360    starting_delay_counter_reg[0]
    SLICE_X104Y118       LUT1 (Prop_lut1_I0_O)        0.045     0.405 r  starting_delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.405    starting_delay_counter0[0]
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.247ns (45.830%)  route 0.292ns (54.170%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[3]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  starting_delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.117     0.265    starting_delay_counter_reg[3]
    SLICE_X104Y118       LUT4 (Prop_lut4_I2_O)        0.099     0.364 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.175     0.539    starting_delay_counter[3]_i_1_n_0
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.247ns (45.830%)  route 0.292ns (54.170%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[3]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  starting_delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.117     0.265    starting_delay_counter_reg[3]
    SLICE_X104Y118       LUT4 (Prop_lut4_I2_O)        0.099     0.364 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.175     0.539    starting_delay_counter[3]_i_1_n_0
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.247ns (45.830%)  route 0.292ns (54.170%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[3]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  starting_delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.117     0.265    starting_delay_counter_reg[3]
    SLICE_X104Y118       LUT4 (Prop_lut4_I2_O)        0.099     0.364 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.175     0.539    starting_delay_counter[3]_i_1_n_0
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.247ns (45.830%)  route 0.292ns (54.170%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE                         0.000     0.000 r  starting_delay_counter_reg[3]/C
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  starting_delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.117     0.265    starting_delay_counter_reg[3]
    SLICE_X104Y118       LUT4 (Prop_lut4_I2_O)        0.099     0.364 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.175     0.539    starting_delay_counter[3]_i_1_n_0
    SLICE_X104Y118       FDRE                                         r  starting_delay_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_merge/enable_counter_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 0.204ns (9.245%)  route 1.998ns (90.755%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.540     2.201    u_tdc/u_merge/irst
    SLICE_X108Y118       FDCE                                         f  u_tdc/u_merge/enable_counter_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.089ns  (logic 3.723ns (46.020%)  route 4.366ns (53.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.408    -2.613    clk
    SLICE_X102Y115       FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y115       FDRE (Prop_fdre_C_Q)         0.433    -2.180 r  ledRE_reg/Q
                         net (fo=1, routed)           4.366     2.187    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         3.290     5.476 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000     5.476    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.074ns  (logic 3.743ns (46.354%)  route 4.331ns (53.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.408    -2.613    clk
    SLICE_X102Y115       FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y115       FDRE (Prop_fdre_C_Q)         0.433    -2.180 r  ledWR_reg/Q
                         net (fo=1, routed)           4.331     2.152    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         3.310     5.461 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000     5.461    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.287ns (20.696%)  route 1.100ns (79.304%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.844    -0.459    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.175    -0.284 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.276    -0.007    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.056     0.049 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.081     0.130    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.056     0.186 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.742     0.928    u_tdc/u_merge/irst
    SLICE_X109Y116       FDCE                                         f  u_tdc/u_merge/storeStart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/enable_counter_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.254ns  (logic 0.287ns (22.886%)  route 0.967ns (77.114%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.844    -0.459    u_tdc/u_merge/clk
    SLICE_X105Y125       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.175    -0.284 f  u_tdc/u_merge/counter_reg[1]/Q
                         net (fo=4, routed)           0.276    -0.007    u_tdc/u_merge/counter[1]
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.056     0.049 f  u_tdc/u_merge/done_INST_0/O
                         net (fo=34, routed)          0.081     0.130    u_tdc/done
    SLICE_X107Y124       LUT3 (Prop_lut3_I1_O)        0.056     0.186 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.609     0.795    u_tdc/u_merge/irst
    SLICE_X108Y118       FDCE                                         f  u_tdc/u_merge/enable_counter_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/enable_counter_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.517ns  (logic 0.388ns (25.581%)  route 1.129ns (74.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.298    -2.160    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.304    -1.856 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.264    -1.592    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.084    -1.508 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.865    -0.643    u_tdc/u_merge/irst
    SLICE_X108Y118       FDCE                                         f  u_tdc/u_merge/enable_counter_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStart_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.762ns  (logic 0.388ns (22.016%)  route 1.374ns (77.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.298    -2.160    u_tdc/clk0
    SLICE_X105Y123       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDCE (Prop_fdce_C_Q)         0.304    -1.856 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.264    -1.592    u_tdc/ready
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.084    -1.508 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         1.111    -0.398    u_tdc/u_merge/irst
    SLICE_X109Y116       FDCE                                         f  u_tdc/u_merge/storeStart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.541ns  (logic 1.409ns (39.781%)  route 2.132ns (60.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.582    -0.523    clk
    SLICE_X102Y115       FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y115       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  ledRE_reg/Q
                         net (fo=1, routed)           2.132     1.774    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         1.245     3.018 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000     3.018    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.560ns  (logic 1.429ns (40.129%)  route 2.131ns (59.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.582    -0.523    clk
    SLICE_X102Y115       FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y115       FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  ledWR_reg/Q
                         net (fo=1, routed)           2.131     1.773    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         1.265     3.037 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000     3.037    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.308ns (47.517%)  route 0.340ns (52.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851    -0.452    clkWizard
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.184    -0.268 r  mem_buffer_reg[4]/Q
                         net (fo=1, routed)           0.340     0.072    mem_buffer[4]
    SLICE_X103Y114       LUT6 (Prop_lut6_I1_O)        0.124     0.196 r  uart_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     0.196    uart_buffer[4]_i_1_n_0
    SLICE_X103Y114       FDRE                                         r  uart_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.260ns (42.794%)  route 0.348ns (57.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.850    -0.453    clkWizard
    SLICE_X104Y119       FDRE                                         r  mem_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.204    -0.249 r  mem_buffer_reg[3]/Q
                         net (fo=1, routed)           0.348     0.099    mem_buffer[3]
    SLICE_X104Y120       LUT6 (Prop_lut6_I1_O)        0.056     0.155 r  uart_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.155    uart_buffer[3]_i_1_n_0
    SLICE_X104Y120       FDRE                                         r  uart_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.260ns (43.803%)  route 0.334ns (56.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.855    -0.448    clkWizard
    SLICE_X104Y114       FDRE                                         r  mem_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y114       FDRE (Prop_fdre_C_Q)         0.204    -0.244 r  mem_buffer_reg[0]/Q
                         net (fo=1, routed)           0.334     0.090    mem_buffer[0]
    SLICE_X105Y114       LUT6 (Prop_lut6_I1_O)        0.056     0.146 r  uart_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.146    uart_buffer[0]_i_1_n_0
    SLICE_X105Y114       FDRE                                         r  uart_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.231ns (40.700%)  route 0.337ns (59.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.853    -0.450    clkWizard
    SLICE_X105Y116       FDRE                                         r  mem_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.175    -0.275 r  mem_buffer_reg[1]/Q
                         net (fo=1, routed)           0.337     0.062    mem_buffer[1]
    SLICE_X104Y117       LUT6 (Prop_lut6_I1_O)        0.056     0.118 r  uart_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.118    uart_buffer[1]_i_1_n_0
    SLICE_X104Y117       FDRE                                         r  uart_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.260ns (46.367%)  route 0.301ns (53.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.853    -0.450    clkWizard
    SLICE_X104Y116       FDRE                                         r  mem_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDRE (Prop_fdre_C_Q)         0.204    -0.246 r  mem_buffer_reg[5]/Q
                         net (fo=1, routed)           0.301     0.055    mem_buffer[5]
    SLICE_X104Y117       LUT6 (Prop_lut6_I1_O)        0.056     0.111 r  uart_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.111    uart_buffer[5]_i_1_n_0
    SLICE_X104Y117       FDRE                                         r  uart_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.306ns (61.436%)  route 0.192ns (38.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.855    -0.448    clkWizard
    SLICE_X104Y114       FDRE                                         r  mem_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y114       FDRE (Prop_fdre_C_Q)         0.184    -0.264 r  mem_buffer_reg[2]/Q
                         net (fo=1, routed)           0.192    -0.072    mem_buffer[2]
    SLICE_X105Y114       LUT6 (Prop_lut6_I1_O)        0.122     0.050 r  uart_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.050    uart_buffer[2]_i_1_n_0
    SLICE_X105Y114       FDRE                                         r  uart_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.306ns (61.068%)  route 0.195ns (38.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851    -0.452    clkWizard
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.184    -0.268 r  mem_buffer_reg[6]/Q
                         net (fo=1, routed)           0.195    -0.073    mem_buffer[6]
    SLICE_X103Y114       LUT6 (Prop_lut6_I1_O)        0.122     0.049 r  uart_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     0.049    uart_buffer[6]_i_1_n_0
    SLICE_X103Y114       FDRE                                         r  uart_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.231ns (77.401%)  route 0.067ns (22.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.852    -0.451    clkWizard
    SLICE_X105Y117       FDRE                                         r  mem_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y117       FDRE (Prop_fdre_C_Q)         0.175    -0.276 r  mem_buffer_reg[7]/Q
                         net (fo=1, routed)           0.067    -0.208    mem_buffer[7]
    SLICE_X104Y117       LUT6 (Prop_lut6_I1_O)        0.056    -0.152 r  uart_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    uart_buffer[7]_i_1_n_0
    SLICE_X104Y117       FDRE                                         r  uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.491ns  (logic 0.388ns (78.951%)  route 0.103ns (21.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.305    -2.153    clkWizard
    SLICE_X105Y117       FDRE                                         r  mem_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y117       FDRE (Prop_fdre_C_Q)         0.304    -1.849 r  mem_buffer_reg[7]/Q
                         net (fo=1, routed)           0.103    -1.746    mem_buffer[7]
    SLICE_X104Y117       LUT6 (Prop_lut6_I1_O)        0.084    -1.662 r  uart_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000    -1.662    uart_buffer[7]_i_1_n_0
    SLICE_X104Y117       FDRE                                         r  uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.832ns  (logic 0.505ns (60.691%)  route 0.327ns (39.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.301    -2.157    clkWizard
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.319    -1.838 r  mem_buffer_reg[6]/Q
                         net (fo=1, routed)           0.327    -1.511    mem_buffer[6]
    SLICE_X103Y114       LUT6 (Prop_lut6_I1_O)        0.186    -1.325 r  uart_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.325    uart_buffer[6]_i_1_n_0
    SLICE_X103Y114       FDRE                                         r  uart_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.828ns  (logic 0.505ns (60.984%)  route 0.323ns (39.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.307    -2.151    clkWizard
    SLICE_X104Y114       FDRE                                         r  mem_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y114       FDRE (Prop_fdre_C_Q)         0.319    -1.832 r  mem_buffer_reg[2]/Q
                         net (fo=1, routed)           0.323    -1.509    mem_buffer[2]
    SLICE_X105Y114       LUT6 (Prop_lut6_I1_O)        0.186    -1.323 r  uart_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.323    uart_buffer[2]_i_1_n_0
    SLICE_X105Y114       FDRE                                         r  uart_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.921ns  (logic 0.388ns (42.148%)  route 0.533ns (57.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.306    -2.152    clkWizard
    SLICE_X105Y116       FDRE                                         r  mem_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.304    -1.848 r  mem_buffer_reg[1]/Q
                         net (fo=1, routed)           0.533    -1.315    mem_buffer[1]
    SLICE_X104Y117       LUT6 (Prop_lut6_I1_O)        0.084    -1.231 r  uart_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.231    uart_buffer[1]_i_1_n_0
    SLICE_X104Y117       FDRE                                         r  uart_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.431ns (44.768%)  route 0.532ns (55.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.306    -2.152    clkWizard
    SLICE_X104Y116       FDRE                                         r  mem_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDRE (Prop_fdre_C_Q)         0.347    -1.805 r  mem_buffer_reg[5]/Q
                         net (fo=1, routed)           0.532    -1.273    mem_buffer[5]
    SLICE_X104Y117       LUT6 (Prop_lut6_I1_O)        0.084    -1.189 r  uart_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.189    uart_buffer[5]_i_1_n_0
    SLICE_X104Y117       FDRE                                         r  uart_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.967ns  (logic 0.431ns (44.591%)  route 0.536ns (55.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.307    -2.151    clkWizard
    SLICE_X104Y114       FDRE                                         r  mem_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y114       FDRE (Prop_fdre_C_Q)         0.347    -1.804 r  mem_buffer_reg[0]/Q
                         net (fo=1, routed)           0.536    -1.268    mem_buffer[0]
    SLICE_X105Y114       LUT6 (Prop_lut6_I1_O)        0.084    -1.184 r  uart_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.184    uart_buffer[0]_i_1_n_0
    SLICE_X105Y114       FDRE                                         r  uart_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.979ns  (logic 0.431ns (44.044%)  route 0.548ns (55.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.303    -2.155    clkWizard
    SLICE_X104Y119       FDRE                                         r  mem_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.347    -1.808 r  mem_buffer_reg[3]/Q
                         net (fo=1, routed)           0.548    -1.260    mem_buffer[3]
    SLICE_X104Y120       LUT6 (Prop_lut6_I1_O)        0.084    -1.176 r  uart_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.176    uart_buffer[3]_i_1_n_0
    SLICE_X104Y120       FDRE                                         r  uart_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.066ns  (logic 0.507ns (47.553%)  route 0.559ns (52.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.301    -2.157    clkWizard
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.319    -1.838 r  mem_buffer_reg[4]/Q
                         net (fo=1, routed)           0.559    -1.279    mem_buffer[4]
    SLICE_X103Y114       LUT6 (Prop_lut6_I1_O)        0.188    -1.091 r  uart_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.091    uart_buffer[4]_i_1_n_0
    SLICE_X103Y114       FDRE                                         r  uart_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.029ns (1.933%)  route 1.471ns (98.067%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    R3                                                0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     2.921 f  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     3.402    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.828     0.574 f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.595     1.169    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.198 f  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.877     2.074    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.943ns  (logic 0.077ns (2.616%)  route 2.866ns (97.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.417    -2.041    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Max Delay          1036 Endpoints
Min Delay          1036 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[236].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.558ns  (logic 7.369ns (77.103%)  route 2.188ns (22.897%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        -2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          2.179     3.046    u_tdc/u_FineDelay/iHit
    SLICE_X124Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     3.541 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.541    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X124Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.641 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.641    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X124Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.741 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.741    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X124Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.841 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.841    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X124Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.941 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.941    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X124Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.041 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.041    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X124Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.141 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.141    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X124Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.241 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.241    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X124Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.341 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.001     4.342    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X124Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.442 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.442    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X124Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.542 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.542    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X124Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.642 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.642    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X124Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.742 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.742    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X124Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.842 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.842    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X124Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.942 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.942    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X124Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.042 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.042    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X124Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.142 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.142    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X124Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.242 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.242    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X124Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.342 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.342    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X124Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.442 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.442    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X124Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.542 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.542    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X124Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.642    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X124Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.742    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X124Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.842    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X124Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.942    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X124Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.042 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.042    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X124Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.142 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.142    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X124Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.242 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.242    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X124Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.342 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.342    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X124Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.442 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.442    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X124Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.542 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.542    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X124Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.642 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.642    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X124Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.742 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.742    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X124Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.842 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.850    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X124Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.950 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.950    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X124Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.050 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X124Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.150 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.150    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X124Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.250 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.250    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X124Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.350 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.350    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X124Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.450 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.450    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X124Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.550 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.550    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X124Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.650 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.650    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X124Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.750 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.750    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X124Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.850 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.850    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X124Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.950 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.950    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X124Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.050 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.050    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X124Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.150 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.150    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X124Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.250 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.250    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X124Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.350    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X124Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.450    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X124Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.550    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X124Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.650    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X124Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.750 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.750    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X124Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.850 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.850    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X124Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.950 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.950    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X124Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.050 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.050    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X124Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.150 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.150    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X124Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.250 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.250    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X124Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.350 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.351    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X124Y150       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.558 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[0]
                         net (fo=1, routed)           0.000     9.558    u_tdc/u_FineDelay/outTaps[236]
    SLICE_X124Y150       FDCE                                         r  u_tdc/u_FineDelay/genblk2[236].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.305    -2.153    u_tdc/u_FineDelay/clk
    SLICE_X124Y150       FDCE                                         r  u_tdc/u_FineDelay/genblk2[236].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[238].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.542ns  (logic 7.353ns (77.064%)  route 2.188ns (22.936%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        -2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          2.179     3.046    u_tdc/u_FineDelay/iHit
    SLICE_X124Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     3.541 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.541    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X124Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.641 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.641    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X124Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.741 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.741    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X124Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.841 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.841    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X124Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.941 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.941    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X124Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.041 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.041    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X124Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.141 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.141    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X124Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.241 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.241    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X124Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.341 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.001     4.342    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X124Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.442 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.442    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X124Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.542 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.542    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X124Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.642 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.642    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X124Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.742 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.742    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X124Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.842 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.842    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X124Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.942 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.942    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X124Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.042 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.042    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X124Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.142 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.142    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X124Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.242 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.242    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X124Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.342 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.342    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X124Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.442 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.442    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X124Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.542 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.542    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X124Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.642    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X124Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.742    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X124Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.842    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X124Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.942    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X124Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.042 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.042    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X124Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.142 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.142    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X124Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.242 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.242    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X124Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.342 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.342    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X124Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.442 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.442    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X124Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.542 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.542    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X124Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.642 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.642    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X124Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.742 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.742    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X124Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.842 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.850    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X124Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.950 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.950    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X124Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.050 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X124Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.150 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.150    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X124Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.250 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.250    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X124Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.350 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.350    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X124Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.450 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.450    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X124Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.550 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.550    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X124Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.650 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.650    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X124Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.750 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.750    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X124Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.850 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.850    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X124Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.950 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.950    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X124Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.050 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.050    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X124Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.150 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.150    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X124Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.250 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.250    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X124Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.350    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X124Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.450    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X124Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.550    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X124Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.650    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X124Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.750 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.750    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X124Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.850 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.850    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X124Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.950 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.950    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X124Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.050 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.050    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X124Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.150 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.150    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X124Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.250 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.250    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X124Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.350 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.351    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X124Y150       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.542 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[2]
                         net (fo=1, routed)           0.000     9.542    u_tdc/u_FineDelay/outTaps[238]
    SLICE_X124Y150       FDCE                                         r  u_tdc/u_FineDelay/genblk2[238].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.305    -2.153    u_tdc/u_FineDelay/clk
    SLICE_X124Y150       FDCE                                         r  u_tdc/u_FineDelay/genblk2[238].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[237].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.482ns  (logic 7.293ns (76.919%)  route 2.188ns (23.081%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        -2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          2.179     3.046    u_tdc/u_FineDelay/iHit
    SLICE_X124Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     3.541 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.541    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X124Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.641 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.641    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X124Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.741 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.741    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X124Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.841 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.841    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X124Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.941 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.941    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X124Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.041 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.041    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X124Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.141 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.141    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X124Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.241 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.241    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X124Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.341 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.001     4.342    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X124Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.442 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.442    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X124Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.542 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.542    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X124Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.642 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.642    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X124Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.742 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.742    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X124Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.842 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.842    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X124Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.942 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.942    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X124Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.042 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.042    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X124Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.142 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.142    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X124Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.242 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.242    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X124Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.342 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.342    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X124Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.442 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.442    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X124Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.542 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.542    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X124Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.642    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X124Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.742    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X124Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.842    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X124Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.942    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X124Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.042 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.042    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X124Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.142 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.142    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X124Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.242 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.242    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X124Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.342 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.342    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X124Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.442 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.442    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X124Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.542 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.542    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X124Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.642 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.642    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X124Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.742 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.742    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X124Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.842 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.850    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X124Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.950 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.950    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X124Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.050 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X124Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.150 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.150    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X124Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.250 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.250    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X124Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.350 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.350    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X124Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.450 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.450    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X124Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.550 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.550    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X124Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.650 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.650    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X124Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.750 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.750    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X124Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.850 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.850    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X124Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.950 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.950    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X124Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.050 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.050    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X124Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.150 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.150    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X124Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.250 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.250    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X124Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.350    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X124Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.450    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X124Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.550    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X124Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.650    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X124Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.750 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.750    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X124Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.850 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.850    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X124Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.950 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.950    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X124Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.050 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.050    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X124Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.150 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.150    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X124Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.250 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.250    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X124Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.350 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.351    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X124Y150       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     9.482 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[1]
                         net (fo=1, routed)           0.000     9.482    u_tdc/u_FineDelay/outTaps[237]
    SLICE_X124Y150       FDCE                                         r  u_tdc/u_FineDelay/genblk2[237].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.305    -2.153    u_tdc/u_FineDelay/clk
    SLICE_X124Y150       FDCE                                         r  u_tdc/u_FineDelay/genblk2[237].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[232].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.457ns  (logic 7.269ns (76.866%)  route 2.188ns (23.134%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        -2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          2.179     3.046    u_tdc/u_FineDelay/iHit
    SLICE_X124Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     3.541 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.541    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X124Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.641 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.641    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X124Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.741 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.741    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X124Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.841 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.841    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X124Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.941 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.941    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X124Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.041 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.041    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X124Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.141 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.141    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X124Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.241 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.241    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X124Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.341 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.001     4.342    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X124Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.442 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.442    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X124Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.542 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.542    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X124Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.642 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.642    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X124Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.742 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.742    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X124Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.842 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.842    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X124Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.942 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.942    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X124Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.042 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.042    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X124Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.142 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.142    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X124Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.242 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.242    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X124Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.342 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.342    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X124Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.442 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.442    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X124Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.542 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.542    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X124Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.642    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X124Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.742    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X124Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.842    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X124Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.942    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X124Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.042 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.042    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X124Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.142 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.142    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X124Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.242 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.242    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X124Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.342 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.342    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X124Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.442 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.442    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X124Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.542 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.542    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X124Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.642 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.642    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X124Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.742 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.742    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X124Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.842 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.850    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X124Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.950 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.950    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X124Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.050 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X124Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.150 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.150    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X124Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.250 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.250    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X124Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.350 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.350    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X124Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.450 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.450    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X124Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.550 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.550    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X124Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.650 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.650    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X124Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.750 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.750    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X124Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.850 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.850    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X124Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.950 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.950    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X124Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.050 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.050    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X124Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.150 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.150    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X124Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.250 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.250    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X124Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.350    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X124Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.450    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X124Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.550    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X124Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.650    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X124Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.750 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.750    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X124Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.850 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.850    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X124Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.950 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.950    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X124Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.050 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.050    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X124Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.150 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.150    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X124Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.250 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.250    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X124Y149       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.457 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[0]
                         net (fo=1, routed)           0.000     9.457    u_tdc/u_FineDelay/outTaps[232]
    SLICE_X124Y149       FDCE                                         r  u_tdc/u_FineDelay/genblk2[232].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.319    -2.139    u_tdc/u_FineDelay/clk
    SLICE_X124Y149       FDCE                                         r  u_tdc/u_FineDelay/genblk2[232].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[239].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.451ns  (logic 7.262ns (76.844%)  route 2.188ns (23.156%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        -2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          2.179     3.046    u_tdc/u_FineDelay/iHit
    SLICE_X124Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     3.541 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.541    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X124Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.641 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.641    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X124Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.741 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.741    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X124Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.841 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.841    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X124Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.941 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.941    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X124Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.041 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.041    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X124Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.141 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.141    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X124Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.241 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.241    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X124Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.341 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.001     4.342    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X124Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.442 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.442    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X124Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.542 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.542    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X124Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.642 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.642    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X124Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.742 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.742    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X124Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.842 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.842    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X124Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.942 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.942    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X124Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.042 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.042    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X124Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.142 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.142    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X124Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.242 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.242    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X124Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.342 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.342    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X124Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.442 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.442    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X124Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.542 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.542    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X124Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.642    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X124Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.742    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X124Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.842    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X124Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.942    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X124Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.042 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.042    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X124Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.142 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.142    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X124Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.242 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.242    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X124Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.342 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.342    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X124Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.442 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.442    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X124Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.542 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.542    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X124Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.642 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.642    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X124Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.742 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.742    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X124Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.842 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.850    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X124Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.950 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.950    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X124Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.050 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X124Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.150 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.150    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X124Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.250 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.250    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X124Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.350 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.350    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X124Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.450 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.450    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X124Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.550 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.550    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X124Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.650 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.650    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X124Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.750 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.750    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X124Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.850 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.850    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X124Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.950 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.950    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X124Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.050 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.050    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X124Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.150 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.150    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X124Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.250 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.250    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X124Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.350    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X124Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.450    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X124Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.550    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X124Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.650    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X124Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.750 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.750    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X124Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.850 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.850    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X124Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.950 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.950    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X124Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.050 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.050    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X124Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.150 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.150    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X124Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.250 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.250    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X124Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.350 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.351    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X124Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.451 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=1, routed)           0.000     9.451    u_tdc/u_FineDelay/outTaps[239]
    SLICE_X124Y150       FDCE                                         r  u_tdc/u_FineDelay/genblk2[239].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.305    -2.153    u_tdc/u_FineDelay/clk
    SLICE_X124Y150       FDCE                                         r  u_tdc/u_FineDelay/genblk2[239].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[234].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.441ns  (logic 7.253ns (76.827%)  route 2.188ns (23.173%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        -2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          2.179     3.046    u_tdc/u_FineDelay/iHit
    SLICE_X124Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     3.541 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.541    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X124Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.641 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.641    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X124Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.741 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.741    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X124Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.841 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.841    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X124Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.941 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.941    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X124Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.041 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.041    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X124Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.141 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.141    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X124Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.241 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.241    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X124Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.341 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.001     4.342    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X124Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.442 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.442    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X124Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.542 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.542    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X124Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.642 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.642    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X124Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.742 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.742    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X124Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.842 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.842    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X124Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.942 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.942    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X124Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.042 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.042    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X124Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.142 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.142    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X124Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.242 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.242    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X124Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.342 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.342    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X124Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.442 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.442    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X124Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.542 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.542    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X124Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.642    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X124Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.742    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X124Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.842    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X124Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.942    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X124Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.042 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.042    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X124Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.142 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.142    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X124Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.242 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.242    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X124Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.342 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.342    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X124Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.442 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.442    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X124Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.542 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.542    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X124Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.642 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.642    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X124Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.742 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.742    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X124Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.842 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.850    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X124Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.950 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.950    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X124Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.050 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X124Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.150 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.150    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X124Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.250 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.250    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X124Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.350 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.350    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X124Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.450 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.450    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X124Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.550 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.550    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X124Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.650 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.650    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X124Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.750 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.750    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X124Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.850 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.850    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X124Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.950 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.950    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X124Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.050 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.050    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X124Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.150 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.150    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X124Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.250 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.250    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X124Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.350    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X124Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.450    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X124Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.550    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X124Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.650    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X124Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.750 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.750    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X124Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.850 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.850    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X124Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.950 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.950    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X124Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.050 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.050    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X124Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.150 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.150    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X124Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.250 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.250    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X124Y149       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.441 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[2]
                         net (fo=1, routed)           0.000     9.441    u_tdc/u_FineDelay/outTaps[234]
    SLICE_X124Y149       FDCE                                         r  u_tdc/u_FineDelay/genblk2[234].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.319    -2.139    u_tdc/u_FineDelay/clk
    SLICE_X124Y149       FDCE                                         r  u_tdc/u_FineDelay/genblk2[234].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[233].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.381ns  (logic 7.193ns (76.679%)  route 2.188ns (23.321%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        -2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          2.179     3.046    u_tdc/u_FineDelay/iHit
    SLICE_X124Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     3.541 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.541    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X124Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.641 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.641    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X124Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.741 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.741    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X124Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.841 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.841    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X124Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.941 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.941    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X124Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.041 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.041    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X124Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.141 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.141    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X124Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.241 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.241    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X124Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.341 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.001     4.342    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X124Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.442 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.442    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X124Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.542 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.542    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X124Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.642 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.642    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X124Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.742 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.742    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X124Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.842 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.842    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X124Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.942 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.942    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X124Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.042 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.042    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X124Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.142 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.142    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X124Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.242 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.242    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X124Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.342 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.342    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X124Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.442 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.442    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X124Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.542 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.542    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X124Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.642    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X124Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.742    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X124Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.842    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X124Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.942    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X124Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.042 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.042    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X124Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.142 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.142    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X124Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.242 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.242    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X124Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.342 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.342    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X124Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.442 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.442    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X124Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.542 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.542    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X124Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.642 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.642    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X124Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.742 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.742    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X124Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.842 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.850    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X124Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.950 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.950    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X124Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.050 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X124Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.150 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.150    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X124Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.250 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.250    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X124Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.350 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.350    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X124Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.450 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.450    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X124Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.550 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.550    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X124Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.650 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.650    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X124Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.750 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.750    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X124Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.850 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.850    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X124Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.950 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.950    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X124Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.050 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.050    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X124Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.150 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.150    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X124Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.250 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.250    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X124Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.350    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X124Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.450    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X124Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.550    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X124Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.650    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X124Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.750 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.750    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X124Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.850 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.850    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X124Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.950 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.950    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X124Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.050 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.050    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X124Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.150 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.150    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X124Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.250 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.250    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X124Y149       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     9.381 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[1]
                         net (fo=1, routed)           0.000     9.381    u_tdc/u_FineDelay/outTaps[233]
    SLICE_X124Y149       FDCE                                         r  u_tdc/u_FineDelay/genblk2[233].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.319    -2.139    u_tdc/u_FineDelay/clk
    SLICE_X124Y149       FDCE                                         r  u_tdc/u_FineDelay/genblk2[233].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[228].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.357ns  (logic 7.169ns (76.619%)  route 2.188ns (23.381%))
  Logic Levels:           59  (CARRY4=58 IBUFDS=1)
  Clock Path Skew:        -2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          2.179     3.046    u_tdc/u_FineDelay/iHit
    SLICE_X124Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     3.541 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.541    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X124Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.641 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.641    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X124Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.741 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.741    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X124Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.841 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.841    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X124Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.941 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.941    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X124Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.041 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.041    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X124Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.141 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.141    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X124Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.241 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.241    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X124Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.341 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.001     4.342    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X124Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.442 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.442    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X124Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.542 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.542    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X124Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.642 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.642    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X124Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.742 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.742    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X124Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.842 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.842    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X124Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.942 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.942    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X124Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.042 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.042    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X124Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.142 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.142    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X124Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.242 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.242    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X124Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.342 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.342    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X124Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.442 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.442    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X124Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.542 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.542    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X124Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.642    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X124Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.742    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X124Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.842    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X124Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.942    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X124Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.042 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.042    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X124Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.142 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.142    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X124Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.242 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.242    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X124Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.342 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.342    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X124Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.442 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.442    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X124Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.542 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.542    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X124Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.642 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.642    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X124Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.742 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.742    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X124Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.842 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.850    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X124Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.950 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.950    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X124Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.050 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X124Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.150 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.150    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X124Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.250 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.250    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X124Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.350 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.350    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X124Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.450 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.450    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X124Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.550 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.550    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X124Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.650 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.650    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X124Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.750 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.750    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X124Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.850 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.850    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X124Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.950 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.950    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X124Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.050 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.050    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X124Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.150 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.150    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X124Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.250 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.250    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X124Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.350    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X124Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.450    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X124Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.550    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X124Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.650    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X124Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.750 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.750    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X124Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.850 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.850    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X124Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.950 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.950    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X124Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.050 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.050    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X124Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.150 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.150    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X124Y148       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     9.357 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[0]
                         net (fo=1, routed)           0.000     9.357    u_tdc/u_FineDelay/outTaps[228]
    SLICE_X124Y148       FDCE                                         r  u_tdc/u_FineDelay/genblk2[228].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.319    -2.139    u_tdc/u_FineDelay/clk
    SLICE_X124Y148       FDCE                                         r  u_tdc/u_FineDelay/genblk2[228].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[235].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.350ns  (logic 7.162ns (76.602%)  route 2.188ns (23.398%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        -2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          2.179     3.046    u_tdc/u_FineDelay/iHit
    SLICE_X124Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     3.541 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.541    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X124Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.641 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.641    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X124Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.741 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.741    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X124Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.841 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.841    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X124Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.941 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.941    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X124Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.041 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.041    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X124Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.141 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.141    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X124Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.241 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.241    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X124Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.341 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.001     4.342    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X124Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.442 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.442    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X124Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.542 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.542    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X124Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.642 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.642    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X124Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.742 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.742    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X124Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.842 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.842    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X124Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.942 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.942    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X124Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.042 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.042    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X124Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.142 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.142    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X124Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.242 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.242    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X124Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.342 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.342    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X124Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.442 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.442    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X124Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.542 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.542    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X124Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.642    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X124Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.742    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X124Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.842    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X124Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.942    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X124Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.042 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.042    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X124Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.142 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.142    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X124Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.242 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.242    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X124Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.342 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.342    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X124Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.442 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.442    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X124Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.542 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.542    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X124Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.642 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.642    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X124Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.742 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.742    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X124Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.842 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.850    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X124Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.950 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.950    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X124Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.050 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X124Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.150 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.150    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X124Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.250 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.250    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X124Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.350 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.350    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X124Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.450 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.450    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X124Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.550 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.550    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X124Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.650 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.650    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X124Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.750 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.750    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X124Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.850 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.850    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X124Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.950 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.950    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X124Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.050 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.050    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X124Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.150 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.150    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X124Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.250 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.250    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X124Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.350    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X124Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.450    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X124Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.550    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X124Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.650    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X124Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.750 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.750    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X124Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.850 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.850    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X124Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.950 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.950    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X124Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.050 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.050    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X124Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.150 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.150    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X124Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.250 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.250    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X124Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.350 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.350    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X124Y149       FDCE                                         r  u_tdc/u_FineDelay/genblk2[235].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.319    -2.139    u_tdc/u_FineDelay/clk
    SLICE_X124Y149       FDCE                                         r  u_tdc/u_FineDelay/genblk2[235].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[230].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.341ns  (logic 7.153ns (76.579%)  route 2.188ns (23.421%))
  Logic Levels:           59  (CARRY4=58 IBUFDS=1)
  Clock Path Skew:        -2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          2.179     3.046    u_tdc/u_FineDelay/iHit
    SLICE_X124Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     3.541 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.541    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X124Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.641 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.641    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X124Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.741 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.741    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X124Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.841 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.841    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X124Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.941 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.941    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X124Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.041 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.041    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X124Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.141 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.141    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X124Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.241 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.241    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X124Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.341 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.001     4.342    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X124Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.442 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.442    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X124Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.542 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.542    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X124Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.642 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.642    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X124Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.742 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.742    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X124Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.842 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.842    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X124Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.942 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.942    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X124Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.042 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.042    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X124Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.142 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.142    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X124Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.242 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.242    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X124Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.342 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.342    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X124Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.442 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.442    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X124Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.542 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.542    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X124Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.642    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X124Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.742    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X124Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.842    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X124Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.942    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X124Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.042 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.042    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X124Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.142 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.142    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X124Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.242 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.242    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X124Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.342 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.342    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X124Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.442 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.442    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X124Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.542 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.542    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X124Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.642 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.642    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X124Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.742 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.742    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X124Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.842 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.850    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X124Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.950 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.950    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X124Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.050 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.050    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X124Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.150 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.150    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X124Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.250 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.250    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X124Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.350 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.350    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X124Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.450 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.450    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X124Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.550 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.550    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X124Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.650 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.650    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X124Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.750 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.750    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X124Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.850 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.850    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X124Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.950 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.950    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X124Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.050 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.050    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X124Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.150 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.150    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X124Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.250 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.250    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X124Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.350    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X124Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.450    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X124Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.550    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X124Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.650    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X124Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.750 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.750    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X124Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.850 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.850    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X124Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.950 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.950    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X124Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.050 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.050    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X124Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.150 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.150    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X124Y148       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     9.341 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[2]
                         net (fo=1, routed)           0.000     9.341    u_tdc/u_FineDelay/outTaps[230]
    SLICE_X124Y148       FDCE                                         r  u_tdc/u_FineDelay/genblk2[230].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         1.319    -2.139    u_tdc/u_FineDelay/clk
    SLICE_X124Y148       FDCE                                         r  u_tdc/u_FineDelay/genblk2[230].Firstff/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.822%)  route 0.270ns (62.178%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.270     0.434    u_tdc/u_merge/storeStop
    SLICE_X104Y124       FDRE                                         r  u_tdc/u_merge/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.844    -0.459    u_tdc/u_merge/clk
    SLICE_X104Y124       FDRE                                         r  u_tdc/u_merge/counter_reg[0]/C

Slack:                    inf
  Source:                 mem_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memory/u_FIFO36E1/RST
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.564%)  route 0.325ns (66.436%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDRE                         0.000     0.000 r  mem_rst_reg/C
    SLICE_X104Y117       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  mem_rst_reg/Q
                         net (fo=2, routed)           0.325     0.489    u_memory/u_FIFO36E1_0
    RAMB36_X6Y23         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.887    -0.415    u_memory/clk_out2_0
    RAMB36_X6Y23         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.207ns (41.950%)  route 0.286ns (58.050%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.176     0.340    u_tdc/u_merge/storeStop
    SLICE_X108Y118       LUT2 (Prop_lut2_I0_O)        0.043     0.383 r  u_tdc/u_merge/StopEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.110     0.493    u_tdc/u_merge/StopEdge_stored[7]_i_2_n_0
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.854    -0.449    u_tdc/u_merge/clk
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[0]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.207ns (41.950%)  route 0.286ns (58.050%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.176     0.340    u_tdc/u_merge/storeStop
    SLICE_X108Y118       LUT2 (Prop_lut2_I0_O)        0.043     0.383 r  u_tdc/u_merge/StopEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.110     0.493    u_tdc/u_merge/StopEdge_stored[7]_i_2_n_0
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.854    -0.449    u_tdc/u_merge/clk
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[1]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.207ns (41.950%)  route 0.286ns (58.050%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.176     0.340    u_tdc/u_merge/storeStop
    SLICE_X108Y118       LUT2 (Prop_lut2_I0_O)        0.043     0.383 r  u_tdc/u_merge/StopEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.110     0.493    u_tdc/u_merge/StopEdge_stored[7]_i_2_n_0
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.854    -0.449    u_tdc/u_merge/clk
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[2]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.207ns (41.950%)  route 0.286ns (58.050%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.176     0.340    u_tdc/u_merge/storeStop
    SLICE_X108Y118       LUT2 (Prop_lut2_I0_O)        0.043     0.383 r  u_tdc/u_merge/StopEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.110     0.493    u_tdc/u_merge/StopEdge_stored[7]_i_2_n_0
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.854    -0.449    u_tdc/u_merge/clk
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[3]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.207ns (41.950%)  route 0.286ns (58.050%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.176     0.340    u_tdc/u_merge/storeStop
    SLICE_X108Y118       LUT2 (Prop_lut2_I0_O)        0.043     0.383 r  u_tdc/u_merge/StopEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.110     0.493    u_tdc/u_merge/StopEdge_stored[7]_i_2_n_0
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.854    -0.449    u_tdc/u_merge/clk
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[4]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.207ns (41.950%)  route 0.286ns (58.050%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.176     0.340    u_tdc/u_merge/storeStop
    SLICE_X108Y118       LUT2 (Prop_lut2_I0_O)        0.043     0.383 r  u_tdc/u_merge/StopEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.110     0.493    u_tdc/u_merge/StopEdge_stored[7]_i_2_n_0
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.854    -0.449    u_tdc/u_merge/clk
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[5]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.207ns (41.950%)  route 0.286ns (58.050%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.176     0.340    u_tdc/u_merge/storeStop
    SLICE_X108Y118       LUT2 (Prop_lut2_I0_O)        0.043     0.383 r  u_tdc/u_merge/StopEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.110     0.493    u_tdc/u_merge/StopEdge_stored[7]_i_2_n_0
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.854    -0.449    u_tdc/u_merge/clk
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[6]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.207ns (41.950%)  route 0.286ns (58.050%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=6, routed)           0.176     0.340    u_tdc/u_merge/storeStop
    SLICE_X108Y118       LUT2 (Prop_lut2_I0_O)        0.043     0.383 r  u_tdc/u_merge/StopEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.110     0.493    u_tdc/u_merge/StopEdge_stored[7]_i_2_n_0
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=811, routed)         0.854    -0.449    u_tdc/u_merge/clk
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.843ns  (logic 0.867ns (17.906%)  route 3.976ns (82.094%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.535 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          3.976     4.843    u_tdc/u_EdgeDetector_2/iHit
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.298    -1.535    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 0.867ns (18.045%)  route 3.938ns (81.955%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.536 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          3.938     4.805    u_tdc/u_Coarse_1/iCE
    SLICE_X107Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.297    -1.536    u_tdc/u_Coarse_1/clk
    SLICE_X107Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 0.867ns (18.601%)  route 3.794ns (81.399%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.535 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          3.794     4.662    u_tdc/u_EdgeDetector_1/iHit
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.298    -1.535    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.517ns  (logic 1.038ns (22.976%)  route 3.479ns (77.024%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( -1.534 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           2.841     3.773    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105     3.878 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.638     4.517    u_tdc/u_Coarse_1/iRst
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299    -1.534    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.517ns  (logic 1.038ns (22.976%)  route 3.479ns (77.024%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( -1.534 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           2.841     3.773    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105     3.878 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.638     4.517    u_tdc/u_Coarse_1/iRst
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299    -1.534    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.517ns  (logic 1.038ns (22.976%)  route 3.479ns (77.024%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( -1.534 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           2.841     3.773    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105     3.878 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.638     4.517    u_tdc/u_Coarse_1/iRst
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299    -1.534    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.517ns  (logic 1.038ns (22.976%)  route 3.479ns (77.024%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( -1.534 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           2.841     3.773    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.105     3.878 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.638     4.517    u_tdc/u_Coarse_1/iRst
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299    -1.534    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.514ns  (logic 0.867ns (19.209%)  route 3.647ns (80.791%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( -1.534 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          3.647     4.514    u_tdc/u_Coarse_1/iCE
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299    -1.534    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.514ns  (logic 0.867ns (19.209%)  route 3.647ns (80.791%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( -1.534 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          3.647     4.514    u_tdc/u_Coarse_1/iCE
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299    -1.534    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.514ns  (logic 0.867ns (19.209%)  route 3.647ns (80.791%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns = ( -1.534 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          3.647     4.514    u_tdc/u_Coarse_1/iCE
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          1.299    -1.534    u_tdc/u_Coarse_1/clk
    SLICE_X111Y126       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.204ns (11.028%)  route 1.642ns (88.972%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.184     1.846    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X108Y124       FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.846     0.168    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.204ns (11.028%)  route 1.642ns (88.972%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.184     1.846    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X108Y124       FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.846     0.168    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.204ns (11.028%)  route 1.642ns (88.972%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.184     1.846    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X108Y124       FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.846     0.168    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.204ns (11.028%)  route 1.642ns (88.972%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 f  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.184     1.846    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X108Y124       FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.846     0.168    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y124       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.204ns (10.551%)  route 1.726ns (89.449%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.166 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.268     1.929    u_tdc/u_Coarse_1/iRst
    SLICE_X107Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.844     0.166    u_tdc/u_Coarse_1/clk
    SLICE_X107Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.947ns  (logic 0.204ns (10.454%)  route 1.743ns (89.546%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.286     1.947    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.947ns  (logic 0.204ns (10.454%)  route 1.743ns (89.546%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.286     1.947    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.947ns  (logic 0.204ns (10.454%)  route 1.743ns (89.546%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.286     1.947    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[12]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.947ns  (logic 0.204ns (10.454%)  route 1.743ns (89.546%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.286     1.947    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X113Y124       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.000ns  (logic 0.204ns (10.175%)  route 1.797ns (89.825%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns = ( 0.170 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.339     2.000    u_tdc/u_Coarse_1/iRst
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=36, routed)          0.848     0.170    u_tdc/u_Coarse_1/clk
    SLICE_X113Y123       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 0.867ns (17.508%)  route 4.085ns (82.492%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.066 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.085     4.953    u_tdc/u_Coarse_2/iCE
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298    -1.066    u_tdc/u_Coarse_2/clk
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[13]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 0.867ns (17.508%)  route 4.085ns (82.492%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.066 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.085     4.953    u_tdc/u_Coarse_2/iCE
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298    -1.066    u_tdc/u_Coarse_2/clk
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[14]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 0.867ns (17.508%)  route 4.085ns (82.492%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.066 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          4.085     4.953    u_tdc/u_Coarse_2/iCE
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298    -1.066    u_tdc/u_Coarse_2/clk
    SLICE_X106Y126       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[15]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 0.867ns (18.045%)  route 3.938ns (81.955%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          3.938     4.805    u_tdc/u_Coarse_2/iCE
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 0.867ns (18.045%)  route 3.938ns (81.955%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          3.938     4.805    u_tdc/u_Coarse_2/iCE
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 0.867ns (18.045%)  route 3.938ns (81.955%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          3.938     4.805    u_tdc/u_Coarse_2/iCE
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 0.867ns (18.045%)  route 3.938ns (81.955%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( -1.067 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          3.938     4.805    u_tdc/u_Coarse_2/iCE
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297    -1.067    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 0.867ns (18.341%)  route 3.861ns (81.659%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.066 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          3.861     4.728    u_tdc/u_Coarse_2/iCE
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298    -1.066    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 0.867ns (18.341%)  route 3.861ns (81.659%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.066 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          3.861     4.728    u_tdc/u_Coarse_2/iCE
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298    -1.066    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 0.867ns (18.341%)  route 3.861ns (81.659%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( -1.066 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=52, routed)          3.861     4.728    u_tdc/u_Coarse_2/iCE
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.298    -1.066    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.826ns  (logic 0.204ns (11.144%)  route 1.623ns (88.856%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.165     1.826    u_tdc/u_Coarse_2/iRst
    SLICE_X105Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X105Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.204ns (10.861%)  route 1.670ns (89.139%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns = ( 0.636 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.213     1.874    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.845     0.636    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.204ns (10.861%)  route 1.670ns (89.139%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns = ( 0.636 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.213     1.874    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.845     0.636    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.204ns (10.861%)  route 1.670ns (89.139%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns = ( 0.636 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.213     1.874    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.845     0.636    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.204ns (10.861%)  route 1.670ns (89.139%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns = ( 0.636 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.213     1.874    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.845     0.636    u_tdc/u_Coarse_2/clk
    SLICE_X106Y123       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.204ns (10.530%)  route 1.729ns (89.470%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.271     1.933    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.204ns (10.530%)  route 1.729ns (89.470%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.271     1.933    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.204ns (10.530%)  route 1.729ns (89.470%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.271     1.933    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.204ns (10.530%)  route 1.729ns (89.470%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.271     1.933    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X106Y124       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C

Slack:                    inf
  Source:                 but_rst
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.947ns  (logic 0.204ns (10.453%)  route 1.744ns (89.547%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.635 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  but_rst (IN)
                         net (fo=0)                   0.000     0.000    but_rst
    U4                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  but_rst_IBUF_inst/O
                         net (fo=1, routed)           1.458     1.616    u_tdc/iRst
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.045     1.661 r  u_tdc/u_merge_i_1/O
                         net (fo=782, routed)         0.286     1.947    u_tdc/u_Coarse_2/iRst
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.844     0.635    u_tdc/u_Coarse_2/clk
    SLICE_X106Y125       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.526ns  (logic 0.734ns (48.088%)  route 0.792ns (51.912%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[25])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[25]
                         net (fo=1, routed)           0.792     1.526    mem_output[25]
    SLICE_X104Y116       FDRE                                         r  mem_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.306    -2.152    clkWizard
    SLICE_X104Y116       FDRE                                         r  mem_buffer_reg[25]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.522ns  (logic 0.734ns (48.214%)  route 0.788ns (51.786%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[29])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[29]
                         net (fo=1, routed)           0.788     1.522    mem_output[29]
    SLICE_X104Y116       FDRE                                         r  mem_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.306    -2.152    clkWizard
    SLICE_X104Y116       FDRE                                         r  mem_buffer_reg[29]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 0.734ns (49.590%)  route 0.746ns (50.410%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[19])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[19]
                         net (fo=1, routed)           0.746     1.480    mem_output[19]
    SLICE_X104Y119       FDRE                                         r  mem_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.303    -2.155    clkWizard
    SLICE_X104Y119       FDRE                                         r  mem_buffer_reg[19]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.479ns  (logic 0.734ns (49.628%)  route 0.745ns (50.372%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[7])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[7]
                         net (fo=1, routed)           0.745     1.479    mem_output[7]
    SLICE_X105Y117       FDRE                                         r  mem_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.305    -2.153    clkWizard
    SLICE_X105Y117       FDRE                                         r  mem_buffer_reg[7]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.474ns  (logic 0.734ns (49.800%)  route 0.740ns (50.200%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[8])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[8]
                         net (fo=1, routed)           0.740     1.474    mem_output[8]
    SLICE_X104Y114       FDRE                                         r  mem_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.307    -2.151    clkWizard
    SLICE_X104Y114       FDRE                                         r  mem_buffer_reg[8]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.467ns  (logic 0.734ns (50.037%)  route 0.733ns (49.963%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[31])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[31]
                         net (fo=1, routed)           0.733     1.467    mem_output[31]
    SLICE_X104Y119       FDRE                                         r  mem_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.303    -2.155    clkWizard
    SLICE_X104Y119       FDRE                                         r  mem_buffer_reg[31]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.418ns  (logic 0.734ns (51.770%)  route 0.684ns (48.230%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[12])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[12]
                         net (fo=1, routed)           0.684     1.418    mem_output[12]
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.301    -2.157    clkWizard
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[12]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.399ns  (logic 0.734ns (52.473%)  route 0.665ns (47.527%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[1])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[1]
                         net (fo=1, routed)           0.665     1.399    mem_output[1]
    SLICE_X105Y116       FDRE                                         r  mem_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.306    -2.152    clkWizard
    SLICE_X105Y116       FDRE                                         r  mem_buffer_reg[1]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.399ns  (logic 0.734ns (52.473%)  route 0.665ns (47.527%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[23])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[23]
                         net (fo=1, routed)           0.665     1.399    mem_output[23]
    SLICE_X105Y117       FDRE                                         r  mem_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.305    -2.153    clkWizard
    SLICE_X105Y117       FDRE                                         r  mem_buffer_reg[23]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.392ns  (logic 0.734ns (52.745%)  route 0.658ns (47.255%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[13])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[13]
                         net (fo=1, routed)           0.658     1.392    mem_output[13]
    SLICE_X105Y119       FDRE                                         r  mem_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.303    -2.155    clkWizard
    SLICE_X105Y119       FDRE                                         r  mem_buffer_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.204ns (53.105%)  route 0.180ns (46.895%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[22])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[22]
                         net (fo=1, routed)           0.180     0.384    mem_output[22]
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851    -0.452    clkWizard
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[22]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.204ns (46.806%)  route 0.232ns (53.194%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[20])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[20]
                         net (fo=1, routed)           0.232     0.436    mem_output[20]
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851    -0.452    clkWizard
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[20]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.204ns (46.680%)  route 0.233ns (53.320%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[30])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[30]
                         net (fo=1, routed)           0.233     0.437    mem_output[30]
    SLICE_X103Y117       FDRE                                         r  mem_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.848    -0.455    clkWizard
    SLICE_X103Y117       FDRE                                         r  mem_buffer_reg[30]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.204ns (46.606%)  route 0.234ns (53.394%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[6])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[6]
                         net (fo=1, routed)           0.234     0.438    mem_output[6]
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851    -0.452    clkWizard
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[6]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.204ns (46.071%)  route 0.239ns (53.929%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[4])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[4]
                         net (fo=1, routed)           0.239     0.443    mem_output[4]
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851    -0.452    clkWizard
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[4]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.204ns (43.746%)  route 0.262ns (56.254%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[18])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[18]
                         net (fo=1, routed)           0.262     0.466    mem_output[18]
    SLICE_X104Y114       FDRE                                         r  mem_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.855    -0.448    clkWizard
    SLICE_X104Y114       FDRE                                         r  mem_buffer_reg[18]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.129%)  route 0.269ns (56.871%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[11])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[11]
                         net (fo=1, routed)           0.269     0.473    mem_output[11]
    SLICE_X105Y119       FDRE                                         r  mem_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.850    -0.453    clkWizard
    SLICE_X105Y119       FDRE                                         r  mem_buffer_reg[11]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.129%)  route 0.269ns (56.871%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[15])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[15]
                         net (fo=1, routed)           0.269     0.473    mem_output[15]
    SLICE_X105Y119       FDRE                                         r  mem_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.850    -0.453    clkWizard
    SLICE_X105Y119       FDRE                                         r  mem_buffer_reg[15]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.635%)  route 0.286ns (58.365%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[14])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[14]
                         net (fo=1, routed)           0.286     0.490    mem_output[14]
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851    -0.452    clkWizard
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[14]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.204ns (41.474%)  route 0.288ns (58.526%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y23         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[28])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[28]
                         net (fo=1, routed)           0.288     0.492    mem_output[28]
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.851    -0.452    clkWizard
    SLICE_X102Y114       FDRE                                         r  mem_buffer_reg[28]/C





