

================================================================
== Vivado HLS Report for 'MaxPooling1_layer'
================================================================
* Date:           Thu Feb 22 01:24:11 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        minst
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|     8.723|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6127|  6127|  6127|  6127|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                   |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                           |  6126|  6126|      2042|          -|          -|     3|    no    |
        | + Loop 1.1                        |  2040|  2040|       170|          -|          -|    12|    no    |
        |  ++ Loop 1.1.1                    |   168|   168|        14|          -|          -|    12|    no    |
        |   +++ Loop 1.1.1.1                |    12|    12|         6|          -|          -|     2|    no    |
        |    ++++ MaxPooling1_layer_label1  |     4|     4|         2|          -|          -|     2|    no    |
        +-----------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "br label %.loopexit" [minst/source/test.cpp:136]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%channels = phi i2 [ 0, %0 ], [ %channels_2, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'channels' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.50ns)   --->   "%exitcond4 = icmp eq i2 %channels, -1" [minst/source/test.cpp:136]   --->   Operation 10 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.63ns)   --->   "%channels_2 = add i2 %channels, 1" [minst/source/test.cpp:136]   --->   Operation 12 'add' 'channels_2' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %2, label %.preheader7.preheader" [minst/source/test.cpp:136]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %channels, i5 0)" [minst/source/test.cpp:136]   --->   Operation 14 'bitconcatenate' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i7 %tmp to i8" [minst/source/test.cpp:136]   --->   Operation 15 'zext' 'p_shl2_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %channels, i3 0)" [minst/source/test.cpp:136]   --->   Operation 16 'bitconcatenate' 'tmp_14' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %tmp_14 to i8" [minst/source/test.cpp:144]   --->   Operation 17 'zext' 'p_shl3_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.31ns)   --->   "%tmp_16 = sub i8 %p_shl2_cast, %p_shl3_cast" [minst/source/test.cpp:144]   --->   Operation 18 'sub' 'tmp_16' <Predicate = (!exitcond4)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i8 %tmp_16 to i9" [minst/source/test.cpp:144]   --->   Operation 19 'sext' 'tmp_23_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_19 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %channels, i4 0)" [minst/source/test.cpp:136]   --->   Operation 20 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %tmp_19 to i7" [minst/source/test.cpp:136]   --->   Operation 21 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_21 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %channels, i2 0)" [minst/source/test.cpp:136]   --->   Operation 22 'bitconcatenate' 'tmp_21' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_21 to i7" [minst/source/test.cpp:147]   --->   Operation 23 'zext' 'p_shl1_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.28ns)   --->   "%tmp_22 = sub i7 %p_shl_cast, %p_shl1_cast" [minst/source/test.cpp:147]   --->   Operation 24 'sub' 'tmp_22' <Predicate = (!exitcond4)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i7 %tmp_22 to i8" [minst/source/test.cpp:147]   --->   Operation 25 'sext' 'tmp_26_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.46ns)   --->   "br label %.preheader7" [minst/source/test.cpp:137]   --->   Operation 26 'br' <Predicate = (!exitcond4)> <Delay = 0.46>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [minst/source/test.cpp:162]   --->   Operation 27 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.73>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%row_1 = phi i4 [ 0, %.preheader7.preheader ], [ %row_1_1, %.preheader7.loopexit ]"   --->   Operation 28 'phi' 'row_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.96ns)   --->   "%exitcond3 = icmp eq i4 %row_1, -4" [minst/source/test.cpp:137]   --->   Operation 29 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 30 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.99ns)   --->   "%row_1_1 = add i4 %row_1, 1" [minst/source/test.cpp:137]   --->   Operation 31 'add' 'row_1_1' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader" [minst/source/test.cpp:137]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %row_1, i1 false)" [minst/source/test.cpp:144]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i4 %row_1 to i8" [minst/source/test.cpp:147]   --->   Operation 34 'zext' 'tmp_10_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.31ns)   --->   "%tmp_23 = add i8 %tmp_26_cast, %tmp_10_cast" [minst/source/test.cpp:147]   --->   Operation 35 'add' 'tmp_23' <Predicate = (!exitcond3)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i8 %tmp_23 to i6" [minst/source/test.cpp:147]   --->   Operation 36 'trunc' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_9, i4 0)" [minst/source/test.cpp:147]   --->   Operation 37 'bitconcatenate' 'p_shl4_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_23, i2 0)" [minst/source/test.cpp:147]   --->   Operation 38 'bitconcatenate' 'p_shl5_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.41ns)   --->   "%tmp_24 = sub i10 %p_shl4_cast, %p_shl5_cast" [minst/source/test.cpp:147]   --->   Operation 39 'sub' 'tmp_24' <Predicate = (!exitcond3)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.46ns)   --->   "br label %.preheader6" [minst/source/test.cpp:138]   --->   Operation 40 'br' <Predicate = (!exitcond3)> <Delay = 0.46>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%column_1 = phi i4 [ %column_1_1, %1 ], [ 0, %.preheader6.preheader ]"   --->   Operation 42 'phi' 'column_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.96ns)   --->   "%exitcond2 = icmp eq i4 %column_1, -4" [minst/source/test.cpp:138]   --->   Operation 43 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 44 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.99ns)   --->   "%column_1_1 = add i4 %column_1, 1" [minst/source/test.cpp:138]   --->   Operation 45 'add' 'column_1_1' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader7.loopexit, label %.preheader5.preheader" [minst/source/test.cpp:138]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %column_1, i1 false)" [minst/source/test.cpp:144]   --->   Operation 47 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.46ns)   --->   "br label %.preheader5" [minst/source/test.cpp:141]   --->   Operation 48 'br' <Predicate = (!exitcond2)> <Delay = 0.46>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 49 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.72>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %.preheader5.preheader ], [ %i_2, %.preheader5.loopexit ]"   --->   Operation 50 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%maxn = phi float [ 0.000000e+00, %.preheader5.preheader ], [ %maxn_1, %.preheader5.loopexit ]" [minst/source/test.cpp:144]   --->   Operation 51 'phi' 'maxn' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%i_cast2 = zext i2 %i to i5" [minst/source/test.cpp:141]   --->   Operation 52 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.50ns)   --->   "%exitcond1 = icmp eq i2 %i, -2" [minst/source/test.cpp:141]   --->   Operation 53 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 54 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.63ns)   --->   "%i_2 = add i2 %i, 1" [minst/source/test.cpp:141]   --->   Operation 55 'add' 'i_2' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %.preheader.preheader" [minst/source/test.cpp:141]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.02ns)   --->   "%tmp_15 = add i5 %tmp_s, %i_cast2" [minst/source/test.cpp:144]   --->   Operation 57 'add' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i5 %tmp_15 to i9" [minst/source/test.cpp:144]   --->   Operation 58 'zext' 'tmp_16_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.30ns)   --->   "%tmp_26 = add i9 %tmp_16_cast, %tmp_23_cast" [minst/source/test.cpp:144]   --->   Operation 59 'add' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i9 %tmp_26 to i7" [minst/source/test.cpp:144]   --->   Operation 60 'trunc' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_10, i5 0)" [minst/source/test.cpp:144]   --->   Operation 61 'bitconcatenate' 'p_shl6_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_26, i3 0)" [minst/source/test.cpp:144]   --->   Operation 62 'bitconcatenate' 'p_shl7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.54ns)   --->   "%tmp_27 = sub i12 %p_shl6_cast, %p_shl7_cast" [minst/source/test.cpp:144]   --->   Operation 63 'sub' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.46ns)   --->   "br label %.preheader" [minst/source/test.cpp:142]   --->   Operation 64 'br' <Predicate = (!exitcond1)> <Delay = 0.46>
ST_5 : Operation 65 [1/1] (5.24ns)   --->   "%tmp_12 = fcmp ogt float %maxn, 0.000000e+00" [minst/source/test.cpp:147]   --->   Operation 65 'fcmp' 'tmp_12' <Predicate = (exitcond1)> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.70ns)   --->   "%tmp_13 = select i1 %tmp_12, float %maxn, float 0.000000e+00" [minst/source/test.cpp:147]   --->   Operation 66 'select' 'tmp_13' <Predicate = (exitcond1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i4 %column_1 to i10" [minst/source/test.cpp:147]   --->   Operation 67 'zext' 'tmp_14_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.41ns)   --->   "%tmp_25 = add i10 %tmp_24, %tmp_14_cast" [minst/source/test.cpp:147]   --->   Operation 68 'add' 'tmp_25' <Predicate = (exitcond1)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i10 %tmp_25 to i64" [minst/source/test.cpp:147]   --->   Operation 69 'zext' 'tmp_31_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%pool1_output_addr = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_31_cast" [minst/source/test.cpp:147]   --->   Operation 70 'getelementptr' 'pool1_output_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.77ns)   --->   "store float %tmp_13, float* %pool1_output_addr, align 4" [minst/source/test.cpp:147]   --->   Operation 71 'store' <Predicate = (exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 432> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader6" [minst/source/test.cpp:138]   --->   Operation 72 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.33>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%j = phi i2 [ %j_2, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 73 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%maxn_1 = phi float [ %maxn_2, %._crit_edge ], [ %maxn, %.preheader.preheader ]"   --->   Operation 74 'phi' 'maxn_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%j_cast1 = zext i2 %j to i5" [minst/source/test.cpp:142]   --->   Operation 75 'zext' 'j_cast1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.50ns)   --->   "%exitcond = icmp eq i2 %j, -2" [minst/source/test.cpp:142]   --->   Operation 76 'icmp' 'exitcond' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 77 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.63ns)   --->   "%j_2 = add i2 %j, 1" [minst/source/test.cpp:142]   --->   Operation 78 'add' 'j_2' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader5.loopexit, label %._crit_edge" [minst/source/test.cpp:142]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.02ns)   --->   "%tmp_18 = add i5 %j_cast1, %tmp_11" [minst/source/test.cpp:144]   --->   Operation 80 'add' 'tmp_18' <Predicate = (!exitcond)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i5 %tmp_18 to i12" [minst/source/test.cpp:144]   --->   Operation 81 'zext' 'tmp_19_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.54ns)   --->   "%tmp_28 = add i12 %tmp_27, %tmp_19_cast" [minst/source/test.cpp:144]   --->   Operation 82 'add' 'tmp_28' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i12 %tmp_28 to i64" [minst/source/test.cpp:144]   --->   Operation 83 'zext' 'tmp_36_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%conv1_output_addr = getelementptr [1728 x float]* @conv1_output, i64 0, i64 %tmp_36_cast" [minst/source/test.cpp:144]   --->   Operation 84 'getelementptr' 'conv1_output_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (2.77ns)   --->   "%maxn_4 = load float* %conv1_output_addr, align 4" [minst/source/test.cpp:144]   --->   Operation 85 'load' 'maxn_4' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 432> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 86 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.72>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [minst/source/test.cpp:143]   --->   Operation 87 'specregionbegin' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str7) nounwind" [minst/source/test.cpp:143]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/2] (2.77ns)   --->   "%maxn_4 = load float* %conv1_output_addr, align 4" [minst/source/test.cpp:144]   --->   Operation 89 'load' 'maxn_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 432> <RAM>
ST_7 : Operation 90 [1/1] (5.24ns)   --->   "%tmp_20 = fcmp olt float %maxn_1, %maxn_4" [minst/source/test.cpp:144]   --->   Operation 90 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.70ns)   --->   "%maxn_2 = select i1 %tmp_20, float %maxn_4, float %maxn_1" [minst/source/test.cpp:144]   --->   Operation 91 'select' 'maxn_2' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_17) nounwind" [minst/source/test.cpp:146]   --->   Operation 92 'specregionend' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader" [minst/source/test.cpp:142]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15ns, clock uncertainty: 1.88ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('channels') with incoming values : ('channels', minst/source/test.cpp:136) [5]  (0.466 ns)

 <State 2>: 1.32ns
The critical path consists of the following:
	'phi' operation ('channels') with incoming values : ('channels', minst/source/test.cpp:136) [5]  (0 ns)
	'sub' operation ('tmp_16', minst/source/test.cpp:144) [15]  (1.32 ns)

 <State 3>: 2.73ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', minst/source/test.cpp:137) [25]  (0 ns)
	'add' operation ('tmp_23', minst/source/test.cpp:147) [33]  (1.32 ns)
	'sub' operation ('tmp_24', minst/source/test.cpp:147) [37]  (1.42 ns)

 <State 4>: 0.997ns
The critical path consists of the following:
	'phi' operation ('column') with incoming values : ('column', minst/source/test.cpp:138) [40]  (0 ns)
	'add' operation ('column', minst/source/test.cpp:138) [43]  (0.997 ns)

 <State 5>: 8.72ns
The critical path consists of the following:
	'phi' operation ('maxn', minst/source/test.cpp:144) with incoming values : ('maxn', minst/source/test.cpp:144) [50]  (0 ns)
	'fcmp' operation ('tmp_12', minst/source/test.cpp:147) [89]  (5.25 ns)
	'select' operation ('tmp_13', minst/source/test.cpp:147) [90]  (0.705 ns)
	'store' operation (minst/source/test.cpp:147) of variable 'tmp_13', minst/source/test.cpp:147 on array 'pool1_output' [95]  (2.77 ns)

 <State 6>: 5.34ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', minst/source/test.cpp:142) [66]  (0 ns)
	'add' operation ('tmp_18', minst/source/test.cpp:144) [76]  (1.02 ns)
	'add' operation ('tmp_28', minst/source/test.cpp:144) [78]  (1.55 ns)
	'getelementptr' operation ('conv1_output_addr', minst/source/test.cpp:144) [80]  (0 ns)
	'load' operation ('maxn', minst/source/test.cpp:144) on array 'conv1_output' [81]  (2.77 ns)

 <State 7>: 8.72ns
The critical path consists of the following:
	'load' operation ('maxn', minst/source/test.cpp:144) on array 'conv1_output' [81]  (2.77 ns)
	'fcmp' operation ('tmp_20', minst/source/test.cpp:144) [82]  (5.25 ns)
	'select' operation ('maxn', minst/source/test.cpp:144) [83]  (0.705 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
