{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555499196711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555499196721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 19:06:36 2019 " "Processing started: Wed Apr 17 19:06:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555499196721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499196721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zhixing -c zhixing " "Command: quartus_map --read_settings_files=on --write_settings_files=off zhixing -c zhixing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499196721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555499198992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555499198992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/cs/output_files/div_n.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/cs/output_files/div_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_N " "Found entity 1: div_N" {  } { { "../cs/output_files/div_N.v" "" { Text "C:/study/cs/output_files/div_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499213412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499213412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zhixing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file zhixing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zhixing " "Found entity 1: zhixing" {  } { { "zhixing.bdf" "" { Schematic "C:/study/zhixing/zhixing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499213431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499213431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepmotor.v 1 1 " "Found 1 design units, including 1 entities, in source file stepmotor.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepmotor " "Found entity 1: stepmotor" {  } { { "stepmotor.v" "" { Text "C:/study/zhixing/stepmotor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499213451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499213451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/reco.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/reco.v" { { "Info" "ISGN_ENTITY_NAME" "1 reco " "Found entity 1: reco" {  } { { "output_files/reco.v" "" { Text "C:/study/zhixing/output_files/reco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499213481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499213481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "counter.v" "" { Text "C:/study/zhixing/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499213501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499213501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "js.v 1 1 " "Found 1 design units, including 1 entities, in source file js.v" { { "Info" "ISGN_ENTITY_NAME" "1 js " "Found entity 1: js" {  } { { "js.v" "" { Text "C:/study/zhixing/js.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499213522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499213522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "js1.v 1 1 " "Found 1 design units, including 1 entities, in source file js1.v" { { "Info" "ISGN_ENTITY_NAME" "1 js1 " "Found entity 1: js1" {  } { { "js1.v" "" { Text "C:/study/zhixing/js1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499213542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499213542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/zhixing2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/zhixing2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zhixing2 " "Found entity 1: zhixing2" {  } { { "output_files/zhixing2.bdf" "" { Schematic "C:/study/zhixing/output_files/zhixing2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499213561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499213561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/kz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/kz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 kz " "Found entity 1: kz" {  } { { "output_files/kz.bdf" "" { Schematic "C:/study/zhixing/output_files/kz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499213581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499213581 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 js1t2.v(16) " "Verilog HDL Expression warning at js1t2.v(16): truncated literal to match 1 bits" {  } { { "js1t2.v" "" { Text "C:/study/zhixing/js1t2.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1555499213591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "js1t2.v 1 1 " "Found 1 design units, including 1 entities, in source file js1t2.v" { { "Info" "ISGN_ENTITY_NAME" "1 js1t2 " "Found entity 1: js1t2" {  } { { "js1t2.v" "" { Text "C:/study/zhixing/js1t2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499213601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499213601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/js1t2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/js1t2.v" { { "Info" "ISGN_ENTITY_NAME" "1 zt " "Found entity 1: zt" {  } { { "output_files/js1t2.v" "" { Text "C:/study/zhixing/output_files/js1t2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499213632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499213632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1t2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1t2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1t2 " "Found entity 1: 1t2" {  } { { "1t2.bdf" "" { Schematic "C:/study/zhixing/1t2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555499213651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499213651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "1t2 " "Elaborating entity \"1t2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555499213761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "js1t2 js1t2:inst6 " "Elaborating entity \"js1t2\" for hierarchy \"js1t2:inst6\"" {  } { { "1t2.bdf" "inst6" { Schematic "C:/study/zhixing/1t2.bdf" { { 192 488 632 272 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555499213802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 js1t2.v(10) " "Verilog HDL assignment warning at js1t2.v(10): truncated value with size 32 to match size of target (2)" {  } { { "js1t2.v" "" { Text "C:/study/zhixing/js1t2.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555499213802 "|js1t2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_N div_N:inst5 " "Elaborating entity \"div_N\" for hierarchy \"div_N:inst5\"" {  } { { "1t2.bdf" "inst5" { Schematic "C:/study/zhixing/1t2.bdf" { { 80 744 920 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555499213812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepmotor stepmotor:inst " "Elaborating entity \"stepmotor\" for hierarchy \"stepmotor:inst\"" {  } { { "1t2.bdf" "inst" { Schematic "C:/study/zhixing/1t2.bdf" { { 232 744 952 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555499213822 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o GND " "Pin \"o\" is stuck at GND" {  } { { "1t2.bdf" "" { Schematic "C:/study/zhixing/1t2.bdf" { { 192 728 904 208 "o" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555499214481 "|1t2|o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555499214481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555499214581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555499215331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555499215331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555499215402 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555499215402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555499215402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555499215402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555499215432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 19:06:55 2019 " "Processing ended: Wed Apr 17 19:06:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555499215432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555499215432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555499215432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555499215432 ""}
