Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: mac.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mac.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mac"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : mac
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\user\Documents\GitHub\Digital-Lab\xilinx\lab101\FA.v" into library work
Parsing module <FA>.
Analyzing Verilog file "C:\Users\user\Documents\GitHub\Digital-Lab\xilinx\lab101\RCA.v" into library work
Parsing module <RCA>.
Analyzing Verilog file "C:\Users\user\Documents\GitHub\Digital-Lab\xilinx\lab101\mac.v" into library work
Parsing module <mac>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mac>.

Elaborating module <RCA>.

Elaborating module <FA>.
WARNING:HDLCompiler:91 - "C:\Users\user\Documents\GitHub\Digital-Lab\xilinx\lab101\mac.v" Line 51: Signal <s> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mac>.
    Related source file is "C:\Users\user\Documents\GitHub\Digital-Lab\xilinx\lab101\mac.v".
WARNING:Xst:647 - Input <cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x8-bit multiplier for signal <p> created at line 38.
WARNING:Xst:737 - Found 1-bit latch for signal <r1<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Multiplier(s).
	inferred  16 Latch(s).
	inferred   1 Multiplexer(s).
Unit <mac> synthesized.

Synthesizing Unit <RCA>.
    Related source file is "C:\Users\user\Documents\GitHub\Digital-Lab\xilinx\lab101\RCA.v".
INFO:Xst:3210 - "C:\Users\user\Documents\GitHub\Digital-Lab\xilinx\lab101\RCA.v" line 46: Output port <cout> of the instance <f20> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <RCA> synthesized.

Synthesizing Unit <FA>.
    Related source file is "C:\Users\user\Documents\GitHub\Digital-Lab\xilinx\lab101\FA.v".
    Found 1-bit adder for signal <cout> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <FA> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 20
 1-bit adder                                           : 20
# Latches                                              : 16
 1-bit latch                                           : 16
# Multiplexers                                         : 1
 20-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 40
 1-bit xor2                                            : 40

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 20
 1-bit adder                                           : 20
# Multiplexers                                         : 1
 20-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 40
 1-bit xor2                                            : 40

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mac> ...

Optimizing unit <RCA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mac, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mac.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 53
#      GND                         : 1
#      LUT2                        : 16
#      LUT3                        : 17
#      LUT4                        : 15
#      LUT5                        : 2
#      LUT6                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 16
#      LD_1                        : 16
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 37
#      IBUF                        : 17
#      OBUF                        : 20
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   51  out of  63400     0%  
    Number used as Logic:                51  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     51
   Number with an unused Flip Flop:      51  out of     51   100%  
   Number with an unused LUT:             0  out of     51     0%  
   Number of fully used LUT-FF pairs:     0  out of     51     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          41
 Number of bonded IOBs:                  37  out of    210    17%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      1  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF+BUFG              | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 0.280ns
   Maximum output required time after clock: 23.235ns
   Maximum combinational path delay: 19.868ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.280ns (Levels of Logic = 1)
  Source:            m1<5> (PAD)
  Destination:       r1_5 (LATCH)
  Destination Clock: reset rising

  Data Path: m1<5> to r1_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  m1_5_IBUF (m1_5_IBUF)
     LD_1:D                   -0.028          r1_5
    ----------------------------------------
    Total                      0.280ns (0.001ns logic, 0.279ns route)
                                       (0.4% logic, 99.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 41941776 / 20
-------------------------------------------------------------------------
Offset:              23.235ns (Levels of Logic = 38)
  Source:            r2_7 (LATCH)
  Destination:       out<19> (PAD)
  Source Clock:      reset rising

  Data Path: r2_7 to out<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.475   0.279  r2_7 (r2_7)
     DSP48E1:A7->P0        3   2.823   0.389  Mmult_p (p<0>)
     LUT3:I1->O            4   0.097   0.309  Mmux_out11 (out_0_OBUF)
     LUT2:I1->O            1   0.097   0.379  a1/f1/n00061 (a1/f1/n0006)
     LUT3:I1->O            3   0.097   0.566  Mmux_out121 (out_1_OBUF)
     LUT5:I1->O            2   0.097   0.383  a1/f2/Madd_cout_lut<0>1 (a1/cout<1>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out131 (out_2_OBUF)
     LUT4:I1->O            2   0.097   0.383  a1/f3/Madd_cout_lut<0>1 (a1/cout<2>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out141 (out_3_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f4/Madd_cout_lut<0>1 (a1/cout<3>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out151 (out_4_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f5/Madd_cout_lut<0>1 (a1/cout<4>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out161 (out_5_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f6/Madd_cout_lut<0>1 (a1/cout<5>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out171 (out_6_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f7/Madd_cout_lut<0>1 (a1/cout<6>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out181 (out_7_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f8/Madd_cout_lut<0>1 (a1/cout<7>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out191 (out_8_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f9/Madd_cout_lut<0>1 (a1/cout<8>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out201 (out_9_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f10/Madd_cout_lut<0>1 (a1/cout<9>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out21 (out_10_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f11/Madd_cout_lut<0>1 (a1/cout<10>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out31 (out_11_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f12/Madd_cout_lut<0>1 (a1/cout<11>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out41 (out_12_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f13/Madd_cout_lut<0>1 (a1/cout<12>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out51 (out_13_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f14/Madd_cout_lut<0>1 (a1/cout<13>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out61 (out_14_OBUF)
     LUT4:I1->O            2   0.097   0.383  a1/f15/Madd_cout_lut<0>1 (a1/cout<14>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out71 (out_15_OBUF)
     LUT4:I1->O            4   0.097   0.393  a1/f16/Madd_cout_lut<0>1 (a1/cout<15>)
     LUT3:I1->O            5   0.097   0.398  Mmux_out81 (out_16_OBUF)
     LUT4:I2->O            4   0.097   0.393  Mmux_out91 (out_17_OBUF)
     LUT5:I3->O            3   0.097   0.389  Mmux_out101 (out_18_OBUF)
     LUT6:I4->O            2   0.097   0.283  Mmux_out111 (out_19_OBUF)
     OBUF:I->O                 0.000          out_19_OBUF (out<19>)
    ----------------------------------------
    Total                     23.235ns (6.790ns logic, 16.445ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1048575 / 20
-------------------------------------------------------------------------
Delay:               19.868ns (Levels of Logic = 38)
  Source:            reset (PAD)
  Destination:       out<19> (PAD)

  Data Path: reset to out<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.001   0.599  reset_IBUF (reset_IBUF)
     LUT3:I0->O            4   0.097   0.309  Mmux_out11 (out_0_OBUF)
     LUT2:I1->O            1   0.097   0.379  a1/f1/n00061 (a1/f1/n0006)
     LUT3:I1->O            3   0.097   0.566  Mmux_out121 (out_1_OBUF)
     LUT5:I1->O            2   0.097   0.383  a1/f2/Madd_cout_lut<0>1 (a1/cout<1>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out131 (out_2_OBUF)
     LUT4:I1->O            2   0.097   0.383  a1/f3/Madd_cout_lut<0>1 (a1/cout<2>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out141 (out_3_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f4/Madd_cout_lut<0>1 (a1/cout<3>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out151 (out_4_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f5/Madd_cout_lut<0>1 (a1/cout<4>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out161 (out_5_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f6/Madd_cout_lut<0>1 (a1/cout<5>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out171 (out_6_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f7/Madd_cout_lut<0>1 (a1/cout<6>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out181 (out_7_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f8/Madd_cout_lut<0>1 (a1/cout<7>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out191 (out_8_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f9/Madd_cout_lut<0>1 (a1/cout<8>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out201 (out_9_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f10/Madd_cout_lut<0>1 (a1/cout<9>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out21 (out_10_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f11/Madd_cout_lut<0>1 (a1/cout<10>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out31 (out_11_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f12/Madd_cout_lut<0>1 (a1/cout<11>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out41 (out_12_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f13/Madd_cout_lut<0>1 (a1/cout<12>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out51 (out_13_OBUF)
     LUT4:I1->O            2   0.097   0.384  a1/f14/Madd_cout_lut<0>1 (a1/cout<13>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out61 (out_14_OBUF)
     LUT4:I1->O            2   0.097   0.383  a1/f15/Madd_cout_lut<0>1 (a1/cout<14>)
     LUT3:I1->O            3   0.097   0.521  Mmux_out71 (out_15_OBUF)
     LUT4:I1->O            4   0.097   0.393  a1/f16/Madd_cout_lut<0>1 (a1/cout<15>)
     LUT3:I1->O            5   0.097   0.398  Mmux_out81 (out_16_OBUF)
     LUT4:I2->O            4   0.097   0.393  Mmux_out91 (out_17_OBUF)
     LUT5:I3->O            3   0.097   0.389  Mmux_out101 (out_18_OBUF)
     LUT6:I4->O            2   0.097   0.283  Mmux_out111 (out_19_OBUF)
     OBUF:I->O                 0.000          out_19_OBUF (out<19>)
    ----------------------------------------
    Total                     19.868ns (3.493ns logic, 16.375ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.68 secs
 
--> 

Total memory usage is 474036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    1 (   0 filtered)

