
---------- Begin Simulation Statistics ----------
final_tick                               14247389486862                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92259                       # Simulator instruction rate (inst/s)
host_mem_usage                               17296284                       # Number of bytes of host memory used
host_op_rate                                   101550                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10837.12                       # Real time elapsed on the host
host_tick_rate                               48752538                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999826877                       # Number of instructions simulated
sim_ops                                    1100511690                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.528337                       # Number of seconds simulated
sim_ticks                                528336949185                       # Number of ticks simulated
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12663236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops      4664627                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     21975305                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops      4664627                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu0.num_fp_insts                           20                       # number of float instructions
system.cpu0.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu0.num_int_insts                           2                       # number of integer instructions
system.cpu0.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu0.num_load_insts                          1                       # Number of load instructions
system.cpu0.num_mem_refs                            1                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12662827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops      4656479                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     21974643                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops      4656479                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu1.num_int_insts                           2                       # number of integer instructions
system.cpu1.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu1.num_load_insts                          1                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        21                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12659011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops      4661350                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     21968056                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops      4661350                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu2.num_int_insts                           2                       # number of integer instructions
system.cpu2.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu2.num_load_insts                          1                       # Number of load instructions
system.cpu2.num_mem_refs                            1                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         19                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12658940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops      4655440                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     21967982                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops      4655440                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu3.num_fp_insts                           20                       # number of float instructions
system.cpu3.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu3.num_int_insts                           2                       # number of integer instructions
system.cpu3.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu3.num_load_insts                          1                       # Number of load instructions
system.cpu3.num_mem_refs                            1                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     38604416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       76867464                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22523242                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45094210                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          9300593                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         4425779                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            275175508                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      6.346390                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                6.346390                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        455082597                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       206106416                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  14692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         6484                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         1661674                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.225693                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           192003511                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          31310278                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      281858776                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77993309                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          384                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     31366403                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    275463719                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    160693233                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1654                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    358083847                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1816795                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    467261654                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          7496                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    469584185                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2157                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         6090                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        378183889                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            275324593                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.532102                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        201232238                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.173531                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             275325575                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       420055109                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       36247300                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.157570                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.157570                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     40339898     11.27%     11.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     11.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     11.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     11.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     11.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     11.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     11.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     11.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     11.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     11.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     11.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     11.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     11.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        37207      0.01%     11.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     11.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     11.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     11.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     11.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     11.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     11.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     11.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     11.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     77280935     21.58%     32.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      1488387      0.42%     33.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     46934289     13.11%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     46.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     53771557     15.02%     61.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       129197      0.04%     61.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead    106922812     29.86%     91.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     31181219      8.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     358085501                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      321374673                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    608577980                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    237287000                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    237590800                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           44502721                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.124280                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         490731      1.10%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      5090174     11.44%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      5214023     11.72%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     24.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      10305834     23.16%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        25282      0.06%     47.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead     21620506     48.58%     96.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      1756171      3.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      81213549                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1738678884                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     38037593                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     38163247                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         275463719                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        358085501                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       288171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued          419                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       465913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1586582722                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.225696                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.047993                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1496448573     94.32%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14785142      0.93%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11688854      0.74%     95.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6894764      0.43%     96.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     27303886      1.72%     98.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      7893458      0.50%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7516070      0.47%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      6956695      0.44%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      7095280      0.45%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1586582722                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.225694                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      2723398                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       993089                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77993309                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     31366403                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      200640589                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1586597414                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          9300445                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         4425801                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249993877                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            275168767                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      6.346545                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                6.346545                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        455071333                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       206101236                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  13373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         6485                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         1661636                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.225983                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           192467721                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          31309502                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      289452383                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77991970                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     31366314                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    275458422                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    161158219                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1567                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    358544091                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1850734                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    470499336                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          7493                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    472854287                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2159                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         6091                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        378234272                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            275318485                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.532066                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        201245463                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.173528                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             275319411                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       420983375                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       36247130                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.157566                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.157566                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     40339050     11.25%     11.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     11.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     11.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     11.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     11.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     11.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     11.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     11.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     11.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     11.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     11.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     11.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     11.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        37200      0.01%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     11.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     77279061     21.55%     32.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      1488348      0.42%     33.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     46933109     13.09%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     46.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     53854710     15.02%     61.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       129186      0.04%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead    107304542     29.93%     91.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     31180452      8.70%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     358545658                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      321822099                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    609402662                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    237281068                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    237587000                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           44596826                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.124383                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         490838      1.10%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      5094487     11.42%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      5206834     11.68%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     24.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      10329402     23.16%     47.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        25673      0.06%     47.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead     21700761     48.66%     96.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      1748831      3.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      81320385                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1738869888                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     38037417                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     38163163                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         275458422                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        358545658                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       289582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued          367                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       468530                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1586584041                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.225986                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.048382                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1496276191     94.31%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14838973      0.94%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11716832      0.74%     95.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6894648      0.43%     96.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     27423927      1.73%     98.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7858729      0.50%     98.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7515023      0.47%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      6968158      0.44%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      7091560      0.45%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1586584041                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.225984                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      2720246                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       993812                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77991970                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     31366314                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      201104588                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1586597414                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          9297653                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         4424449                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249916343                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            275083537                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      6.348514                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                6.348514                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        454928250                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       206036679                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  14484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         6482                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         1661148                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.226117                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           192732193                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          31299766                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      287081974                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77967931                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          283                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     31356557                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    275372733                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    161432427                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts         1538                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    358756566                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1885435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    465251735                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          7503                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    467644692                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2155                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         6088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        378269916                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            275232496                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.531965                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        201226382                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.173473                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             275233465                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       421501322                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       36235965                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.157517                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.157517                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     40326571     11.24%     11.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     11.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     11.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     11.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     11.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     11.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     11.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     11.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     11.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     11.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     11.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     11.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     11.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        37199      0.01%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     11.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     77254689     21.53%     32.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      1487868      0.41%     33.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     46918429     13.08%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     46.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     53826271     15.00%     61.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       129205      0.04%     61.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead    107607168     29.99%     91.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     31170704      8.69%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     358758104                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      322104832                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    609931368                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    237206752                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    237512690                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           44602786                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.124326                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         490707      1.10%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      5086052     11.40%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      5199553     11.66%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     24.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      10299339     23.09%     47.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        24940      0.06%     47.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead     21770758     48.81%     96.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      1731437      3.88%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      81256058                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1738770921                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     38025744                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     38151320                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         275372733                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        358758104                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       289122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued          365                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       469574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1586582930                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.226120                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.048756                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1496229992     94.31%     94.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14842131      0.94%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11733323      0.74%     95.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6860026      0.43%     96.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     27508527      1.73%     98.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      7815399      0.49%     98.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7507363      0.47%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6975384      0.44%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      7110785      0.45%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1586582930                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.226118                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      2730211                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       994136                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77967931                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     31356557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      201366455                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1586597414                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads          9297739                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes         4424571                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249916575                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            275083794                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      6.348508                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                6.348508                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        454928854                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       206036974                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  14517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts         6484                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         1661153                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.226470                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           193291942                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          31299994                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      283065986                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77968538                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     31357216                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    275374309                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    161991948                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1373                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    359316638                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1874073                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    466595910                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles          7506                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    468974617                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2161                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         6090                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        378239822                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            275233844                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.532045                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        201240755                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.173474                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             275234748                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       422621525                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       36236720                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.157517                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.157517                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     40326781     11.22%     11.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     11.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     11.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     11.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     11.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     11.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     11.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     11.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     11.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     11.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     11.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     11.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     11.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        37210      0.01%     11.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     11.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     11.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     11.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     11.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     11.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     11.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     11.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     11.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     77254778     21.50%     32.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1487871      0.41%     33.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     46918440     13.06%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     46.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     54156336     15.07%     61.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       129190      0.04%     61.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead    107836473     30.01%     91.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     31170932      8.68%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     359318011                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      322501831                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    610558034                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    237207259                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    237514611                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           44901740                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.124964                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         490792      1.09%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      5088175     11.33%     12.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      5193335     11.57%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     23.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      10430732     23.23%     47.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        25172      0.06%     47.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead     21911838     48.80%     96.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      1761696      3.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      81717920                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1739562937                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     38026585                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     38152374                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         275374309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        359318011                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       290515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued          312                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined       470437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1586582897                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.226473                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.049351                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1496101913     94.30%     94.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14825860      0.93%     95.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11737130      0.74%     95.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6867725      0.43%     96.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27610786      1.74%     98.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7843439      0.49%     98.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7521802      0.47%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6970371      0.44%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      7103871      0.45%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1586582897                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.226471                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      2724977                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       994221                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77968538                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     31357216                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      201926268                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1586597414                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     65065245                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65065245                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     67735663                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67735663                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11464350                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11464351                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     29065291                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29065292                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 2085556646726                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2085556646726                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 2085556646726                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2085556646726                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     76529595                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     76529596                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     96800954                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     96800955                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.149803                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.149803                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.300258                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.300258                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 181916.693639                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 181916.677771                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 71754.198048                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71754.195579                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    602873526                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5451683                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   110.584846                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9310882                       # number of writebacks
system.cpu0.dcache.writebacks::total          9310882                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      7355283                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7355283                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      7355283                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7355283                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      4109067                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4109067                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12660998                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12660998                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 161556132998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 161556132998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 6113872748774                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6113872748774                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.053693                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053693                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.130794                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.130794                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 39316.986800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39316.986800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 482890.270481                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 482890.270481                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9310882                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     38370903                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38370903                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6856366                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6856367                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1824789949434                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1824789949434                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     45227269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     45227270                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.151598                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.151598                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 266145.353010                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 266145.314192                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      6787106                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6787106                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data        69260                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        69260                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  19290684339                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  19290684339                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.001531                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001531                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 278525.618524                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 278525.618524                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     26694342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      26694342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      4607984                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4607984                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 260766697292                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 260766697292                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     31302326                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     31302326                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.147209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.147209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 56590.191566                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56590.191566                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       568177                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       568177                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      4039807                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4039807                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 142265448659                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 142265448659                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 35215.902309                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35215.902309                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      2670418                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2670418                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data     17600941                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total     17600941                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data     20271359                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total     20271359                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.868266                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.868266                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data      8551931                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total      8551931                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 5952316615776                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 5952316615776                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.421873                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.421873                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 696020.187227                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 696020.187227                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.987022                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           80396646                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9311394                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.634222                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.003814                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.983208                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000007                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999967                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        783719034                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       783719034                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     21912648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21912675                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     21912648                       # number of overall hits
system.cpu0.icache.overall_hits::total       21912675                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     11893095                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     11893095                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     11893095                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     11893095                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     21912704                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21912733                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     21912704                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21912733                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.068966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.068966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 212376.696429                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 205053.362069                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 212376.696429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 205053.362069                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     10265391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     10265391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     10265391                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     10265391                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 193686.622642                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 193686.622642                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 193686.622642                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 193686.622642                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     21912648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21912675                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     11893095                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     11893095                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     21912704                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21912733                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 212376.696429                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 205053.362069                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     10265391                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     10265391                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 193686.622642                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 193686.622642                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           52.596843                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21912730                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         398413.272727                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    50.596843                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.098822                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.102728                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        175301919                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       175301919                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        8621231                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty     15797791                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      7486391                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq      3349589                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp      3349589                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        690218                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       690218                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      8621247                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     34632864                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           34632974                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1191825664                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1191829184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     13973300                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              894291200                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      26635478                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.175128                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.380077                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            21970851     82.49%     82.49% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1             4664627     17.51%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        26635478                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     13519832368                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           2.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    10417494744                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data         1686                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           1686                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data         1686                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          1686                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      9309723                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      9309779                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      9309723                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      9309779                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     10229427                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 6089523738809                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 6089533968236                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     10229427                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 6089523738809                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 6089533968236                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           53                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      9311409                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      9311465                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           53                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      9311409                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      9311465                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.999819                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.999819                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.999819                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.999819                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 193008.056604                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 654103.643987                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 654100.808219                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 193008.056604                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 654103.643987                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 654100.808219                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     13973300                       # number of writebacks
system.cpu0.l2cache.writebacks::total        13973300                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      9309723                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      9309776                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      9309723                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      9309776                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     10211778                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 6086423606378                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 6086433818156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     10211778                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 6086423606378                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 6086433818156                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.999819                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.999819                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.999819                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.999819                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 192675.056604                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 653770.644559                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 653768.019570                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 192675.056604                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 653770.644559                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 653768.019570                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             13973300                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      7899483                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      7899483                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      7899483                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      7899483                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1411399                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1411399                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1411399                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1411399                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data      3349589                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total      3349589                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data      3349589                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total      3349589                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data          735                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          735                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       689483                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       689483                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 126518449572                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 126518449572                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       690218                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       690218                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.998935                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.998935                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 183497.562046                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 183497.562046                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       689483                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       689483                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 126288851733                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 126288851733                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.998935                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.998935                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 183164.562046                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 183164.562046                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data          951                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total          951                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      8620240                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      8620296                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     10229427                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 5963005289237                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 5963015518664                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      8621191                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      8621247                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 193008.056604                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 691744.694955                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 691741.387844                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      8620240                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      8620293                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     10211778                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 5960134754645                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 5960144966423                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 192675.056604                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 691411.695573                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 691408.629199                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1081.953478                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          21971920                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        13974385                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.572300                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   254.756661                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    50.596843                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   773.599974                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.062196                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000244                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.012353                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.188867                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.264149                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1085                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          309                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          715                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.264893                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       365525361                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      365525361                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 528336938862                       # Cumulative time (in ticks) in various power states
system.cpu0.thread5941.numInsts                     0                       # Number of Instructions committed
system.cpu0.thread5941.numOps                       0                       # Number of Ops committed
system.cpu0.thread5941.numMemRefs                   0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     65075445                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        65075445                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     67746322                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67746322                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     11453533                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11453534                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     29053933                       # number of overall misses
system.cpu1.dcache.overall_misses::total     29053934                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 2071707785856                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2071707785856                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 2071707785856                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2071707785856                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     76528978                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     76528979                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     96800255                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     96800256                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.149663                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.149663                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.300143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.300143                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 180879.365856                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 180879.350064                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 71305.588330                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71305.585875                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    609803947                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5446571                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   111.961076                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      9310667                       # number of writebacks
system.cpu1.dcache.writebacks::total          9310667                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      7344558                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7344558                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      7344558                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7344558                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      4108975                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4108975                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12660697                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12660697                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 162989850272                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 162989850272                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 6107967954239                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6107967954239                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.053692                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053692                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.130792                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.130792                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 39666.790446                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39666.790446                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 482435.363096                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 482435.363096                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9310667                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     38376139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38376139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6851244                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6851245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1814739508269                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1814739508269                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     45227383                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45227384                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.151484                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151484                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 264877.372382                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 264877.333721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      6781991                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6781991                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        69253                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        69253                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  20702045232                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  20702045232                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.001531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 298933.551355                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 298933.551355                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     26699306                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      26699306                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      4602289                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4602289                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 256968277587                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 256968277587                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     31301595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     31301595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.147030                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.147030                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 55834.885116                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55834.885116                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       562567                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       562567                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      4039722                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4039722                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 142287805040                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 142287805040                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 35222.177427                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35222.177427                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      2670877                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      2670877                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data     17600400                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total     17600400                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     20271277                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     20271277                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.868243                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.868243                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      8551722                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      8551722                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 5944978103967                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 5944978103967                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.421864                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.421864                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 695179.064984                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 695179.064984                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.986908                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           80407006                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9311179                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.635534                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.003813                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.983095                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000007                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999967                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        783713227                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       783713227                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     21912291                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21912318                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     21912291                       # number of overall hits
system.cpu1.icache.overall_hits::total       21912318                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     12619701                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12619701                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     12619701                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12619701                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     21912348                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21912377                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     21912348                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21912377                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 221398.263158                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 213893.237288                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 221398.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 213893.237288                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     10968354                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10968354                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     10968354                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10968354                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 206950.075472                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 206950.075472                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 206950.075472                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 206950.075472                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     21912291                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21912318                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     12619701                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12619701                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     21912348                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21912377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 221398.263158                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 213893.237288                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     10968354                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10968354                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 206950.075472                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 206950.075472                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           52.596874                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21912373                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         398406.781818                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    50.596874                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.098822                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.102728                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        175299071                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       175299071                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        8621017                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty     15797149                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      7478179                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq      3349505                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp      3349504                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        690217                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       690217                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      8621031                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     34632047                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           34632157                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1191798080                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1191801600                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     13964662                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              893738368                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      26626483                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.174881                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.379866                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            21970004     82.51%     82.51% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1             4656479     17.49%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        26626483                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     13519427249                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           2.6                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    10417251654                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data         1960                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           1960                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data         1960                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          1960                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      9309232                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      9309288                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      9309232                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      9309288                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     10932723                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 6083637052500                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 6083647985223                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     10932723                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 6083637052500                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 6083647985223                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      9311192                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      9311248                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      9311192                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      9311248                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.999790                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.999790                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.999790                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.999790                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 206277.792453                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 653505.794302                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 653503.037528                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 206277.792453                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 653505.794302                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 653503.037528                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     13964662                       # number of writebacks
system.cpu1.l2cache.writebacks::total        13964662                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      9309232                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      9309285                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      9309232                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      9309285                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     10915074                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 6080537082906                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 6080547997980                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     10915074                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 6080537082906                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 6080547997980                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.999790                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.999789                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.999790                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.999789                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 205944.792453                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 653172.794803                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 653170.248626                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 205944.792453                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 653172.794803                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 653170.248626                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             13964662                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      7899300                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      7899300                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      7899300                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      7899300                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1411366                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1411366                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1411366                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1411366                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data      3349505                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total      3349505                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data      3349505                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total      3349505                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1009                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1009                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       689208                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       689208                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 126538972695                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 126538972695                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       690217                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       690217                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.998538                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.998538                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 183600.557009                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 183600.557009                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       689208                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       689208                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 126309466431                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 126309466431                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.998538                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.998538                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 183267.557009                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 183267.557009                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data          951                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total          951                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      8620024                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      8620080                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     10932723                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 5957098079805                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 5957109012528                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      8620975                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      8621031                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 206277.792453                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 691076.739439                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 691073.518172                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      8620024                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      8620077                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     10915074                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 5954227616475                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 5954238531549                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 205944.792453                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 690743.739980                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 690740.759224                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1074.353558                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          21971405                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        13965740                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.573236                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   254.268928                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000145                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    39.597694                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   779.486791                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.062077                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000244                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.009667                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.190304                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.262293                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1078                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          297                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          727                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.263184                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       365508444                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      365508444                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 528336938862                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31341.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31341.numOps                      0                       # Number of Ops committed
system.cpu1.thread31341.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     65098103                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        65098103                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67767796                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67767796                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     11473355                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11473356                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     29068588                       # number of overall misses
system.cpu2.dcache.overall_misses::total     29068589                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 2078577760730                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2078577760730                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 2078577760730                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2078577760730                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     76571458                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     76571459                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     96836384                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     96836385                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149839                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149839                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.300183                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.300183                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 181165.645160                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 181165.629370                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 71505.976167                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 71505.973707                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    604544680                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          5450195                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   110.921661                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9307975                       # number of writebacks
system.cpu2.dcache.writebacks::total          9307975                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      7365466                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7365466                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      7365466                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7365466                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      4107889                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4107889                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12656967                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12656967                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 163719495267                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 163719495267                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 6094373045460                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 6094373045460                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.053648                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053648                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.130705                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.130705                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 39854.897556                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39854.897556                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 481503.431704                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 481503.431704                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9307975                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     38426177                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       38426177                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      6853173                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6853174                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1819656131391                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1819656131391                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     45279350                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     45279351                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.151353                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.151353                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 265520.238784                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 265520.200040                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      6783921                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6783921                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data        69252                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        69252                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  20276887482                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  20276887482                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.001529                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.001529                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 292798.583174                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 292798.583174                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     26671926                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      26671926                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4620182                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4620182                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 258921629339                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 258921629339                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     31292108                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     31292108                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.147647                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.147647                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 56041.435021                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 56041.435021                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       581545                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       581545                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4038637                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4038637                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 143442607785                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 143442607785                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.129062                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.129062                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 35517.578773                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 35517.578773                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      2669693                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      2669693                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data     17595233                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total     17595233                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data     20264926                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total     20264926                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.868260                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.868260                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data      8549078                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total      8549078                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 5930653550193                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 5930653550193                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.421866                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.421866                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 693718.498088                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 693718.498088                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.986798                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           80424757                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9308487                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.639939                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.003815                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.982983                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000007                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999967                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783999567                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783999567                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     21905528                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21905555                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     21905528                       # number of overall hits
system.cpu2.icache.overall_hits::total       21905555                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     10695960                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10695960                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     10695960                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10695960                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           29                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     21905583                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     21905612                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           29                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     21905583                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     21905612                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.068966                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.068966                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst       194472                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 187648.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst       194472                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 187648.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      9870453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      9870453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      9870453                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      9870453                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 186234.962264                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 186234.962264                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 186234.962264                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 186234.962264                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     21905528                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21905555                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     10695960                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10695960                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     21905583                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     21905612                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst       194472                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 187648.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      9870453                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      9870453                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 186234.962264                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 186234.962264                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           52.596814                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21905610                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         398283.818182                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    50.596814                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.098822                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.102728                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        175244951                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       175244951                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        8618379                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty     15792857                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7482234                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq      3348474                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp      3348474                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        690163                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       690163                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      8618386                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     34621904                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           34622014                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1191453568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1191457088                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     13967116                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              893895424                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      26625037                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.175074                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.380030                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            21963687     82.49%     82.49% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1             4661350     17.51%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        26625037                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     13515399749                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           2.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    10414219356                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data         1686                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           1686                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data         1686                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          1686                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      9306807                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      9306863                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      9306807                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      9306863                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      9834822                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 6070064698123                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 6070074532945                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      9834822                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 6070064698123                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 6070074532945                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      9308493                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      9308549                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      9308493                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      9308549                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.999819                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.999819                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.999819                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.999819                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 185562.679245                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 652217.747518                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 652214.879809                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 185562.679245                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 652217.747518                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 652214.879809                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     13967116                       # number of writebacks
system.cpu2.l2cache.writebacks::total        13967116                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      9306807                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      9306860                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      9306807                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      9306860                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      9817173                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 6066965533723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 6066975350896                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      9817173                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 6066965533723                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 6066975350896                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.999819                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.999819                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.999819                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.999819                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 185229.679245                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 651884.747768                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 651882.090296                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 185229.679245                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 651884.747768                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 651882.090296                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             13967116                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      7897017                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      7897017                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      7897017                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      7897017                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1410958                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1410958                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1410958                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1410958                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data      3348474                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total      3348474                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data      3348474                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total      3348474                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          734                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          734                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       689429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       689429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 127698354486                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 127698354486                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       690163                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       690163                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.998936                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.998936                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 185223.358005                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 185223.358005                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       689429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       689429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 127468774629                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 127468774629                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.998936                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.998936                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 184890.358005                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 184890.358005                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data          952                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total          952                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      8617378                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      8617434                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      9834822                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 5942366343637                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 5942376178459                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      8618330                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      8618386                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 185562.679245                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 689579.399167                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 689576.059237                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      8617378                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      8617431                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      9817173                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 5939496759094                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 5939506576267                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 185229.679245                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 689246.399438                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 689243.299571                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1081.953116                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          21964991                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        13968201                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.572500                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   255.802166                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    50.596814                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   772.554137                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.062452                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000244                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.012353                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.188612                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.264149                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1085                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          292                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          732                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.264893                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       365408169                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      365408169                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 528336938862                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31341.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31341.numOps                      0                       # Number of Ops committed
system.cpu2.thread31341.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     65097576                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        65097576                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67766419                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67766419                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     11480664                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11480665                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     29077202                       # number of overall misses
system.cpu3.dcache.overall_misses::total     29077203                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 2079062982590                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2079062982590                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 2079062982590                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2079062982590                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     76578240                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     76578241                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     96843621                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     96843622                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.149921                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.149921                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.300249                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.300249                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 181092.572920                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 181092.557146                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 71501.480183                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 71501.477724                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    602809955                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          5482457                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   109.952519                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      9307992                       # number of writebacks
system.cpu3.dcache.writebacks::total          9307992                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      7372772                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7372772                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      7372772                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7372772                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      4107892                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4107892                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12656978                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12656978                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 165590302525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 165590302525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 6079404830263                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 6079404830263                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.053643                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053643                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.130695                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.130695                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 40310.286279                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 40310.286279                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 480320.407467                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 480320.407467                       # average overall mshr miss latency
system.cpu3.dcache.replacements               9307992                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     38436776                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       38436776                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      6849337                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6849338                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 1818591706215                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1818591706215                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     45286113                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     45286114                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.151246                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.151246                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 265513.538933                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 265513.500168                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      6780093                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6780093                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data        69244                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        69244                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  20993612706                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  20993612706                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.001529                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001529                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 303183.130755                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 303183.130755                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     26660800                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      26660800                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      4631327                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4631327                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 260471276375                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 260471276375                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     31292127                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     31292127                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.148003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.148003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 56241.175882                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 56241.175882                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data       592679                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       592679                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      4038648                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      4038648                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 144596689819                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 144596689819                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.129063                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.129063                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 35803.241535                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 35803.241535                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      2668843                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      2668843                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data     17596538                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total     17596538                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     20265381                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     20265381                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.868305                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.868305                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data      8549086                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total      8549086                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data 5913814527738                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total 5913814527738                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.421857                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.421857                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 691748.162054                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 691748.162054                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.986690                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           80423397                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9308504                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.639777                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.003814                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.982876                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000007                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999967                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        784057480                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       784057480                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           27                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     21905709                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        21905736                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           27                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     21905709                       # number of overall hits
system.cpu3.icache.overall_hits::total       21905736                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     12947373                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     12947373                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     12947373                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     12947373                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           29                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     21905765                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     21905794                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           29                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     21905765                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     21905794                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.068966                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000003                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.068966                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000003                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 231203.089286                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 223230.568966                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 231203.089286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 223230.568966                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     11409912                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11409912                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     11409912                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11409912                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 215281.358491                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 215281.358491                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 215281.358491                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 215281.358491                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           27                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     21905709                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       21905736                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     12947373                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     12947373                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     21905765                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     21905794                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 231203.089286                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 223230.568966                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     11409912                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11409912                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 215281.358491                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 215281.358491                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           52.596799                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           21905791                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         398287.109091                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    50.596799                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.098822                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.102728                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        175246407                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       175246407                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        8618386                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty     15792611                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      7476329                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq      3348474                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp      3348474                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        690174                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       690173                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      8618386                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     34621949                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           34622059                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1191455744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1191459264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     13960948                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              893500672                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      26618893                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.174892                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.379875                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            21963453     82.51%     82.51% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1             4655440     17.49%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        26618893                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     13515344365                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           2.6                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    10414236339                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data         1960                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1960                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data         1960                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1960                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      9306544                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      9306600                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      9306544                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      9306600                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     11373948                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 6055083059876                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 6055094433824                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     11373948                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 6055083059876                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 6055094433824                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      9308504                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      9308560                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      9308504                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      9308560                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.999789                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.999789                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.999789                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.999789                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 214602.792453                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 650626.382885                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 650623.690051                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 214602.792453                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 650626.382885                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 650623.690051                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     13960948                       # number of writebacks
system.cpu3.l2cache.writebacks::total        13960948                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      9306544                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      9306597                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      9306544                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      9306597                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     11356299                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 6051983981057                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 6051995337356                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     11356299                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 6051983981057                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 6051995337356                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.999789                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.999789                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.999789                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.999789                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 214269.792453                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 650293.382920                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 650290.899816                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 214269.792453                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 650293.382920                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 650290.899816                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             13960948                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      7897031                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      7897031                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      7897031                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      7897031                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1410961                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1410961                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1410961                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1410961                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data      3348474                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total      3348474                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data      3348474                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total      3348474                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         1009                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         1009                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       689165                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       689165                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 128844454572                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 128844454572                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       690174                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       690174                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.998538                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.998538                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 186957.339058                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 186957.339058                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       689165                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       689165                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 128614962960                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 128614962960                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.998538                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.998538                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 186624.339541                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 186624.339541                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data          951                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total          951                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      8617379                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      8617435                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     11373948                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 5926238605304                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 5926249979252                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      8618330                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      8618386                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 214602.792453                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 687707.782761                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 687704.633601                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      8617379                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      8617432                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     11356299                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 5923369018097                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 5923380374396                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 214269.792453                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 687374.782761                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 687371.873012                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1074.353122                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          21965025                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        13962026                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.573198                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   255.405469                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.000145                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    39.597621                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   778.349886                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.062355                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.009667                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.190027                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.262293                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1078                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          865                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.263184                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       365402442                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      365402442                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 528336938862                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            34475208                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      48465419                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       5640553                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           5624473                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2757285                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2757284                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       34475244                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     27928212                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     27926744                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     27919485                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     27918707                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               111693148                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191579776                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191517184                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191207808                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191174848                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               4765479616                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          22502318                       # Total snoops (count)
system.l3bus.snoopTraffic                  1080182080                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           60765366                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 60765366    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             60765366                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          38725166673                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.3                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          6276199148                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.2                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          6276053113                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          6275990879                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.2                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          6275170501                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      3666127                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      3665771                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      3664975                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      3664711                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            14661584                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      3666127                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      3665771                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      3664975                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      3664711                       # number of overall hits
system.l3cache.overall_hits::total           14661584                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      5643595                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      5643461                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      5641832                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      5641833                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          22570945                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      5643595                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      5643461                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      5641832                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      5641833                       # number of overall misses
system.l3cache.overall_misses::total         22570945                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      9999990                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 5992357764011                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     10702620                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 5986543869986                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      9604719                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 5973015770137                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     11143512                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 5958001998025                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 23909960853000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      9999990                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 5992357764011                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     10702620                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 5986543869986                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      9604719                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 5973015770137                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     11143512                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 5958001998025                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 23909960853000                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      9309722                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      9309232                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      9306807                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      9306544                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        37232529                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      9309722                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      9309232                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      9306807                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      9306544                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       37232529                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.606204                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.606222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.606205                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.606222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.606216                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.606204                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.606222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.606205                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.606222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.606216                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 188679.056604                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 1061797.978773                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 201936.226415                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 1060792.990327                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 181221.113208                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 1058701.459054                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 210254.943396                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 1056040.119944                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 1059324.758135                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 188679.056604                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 1061797.978773                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 201936.226415                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 1060792.990327                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 181221.113208                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 1058701.459054                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 210254.943396                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 1056040.119944                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 1059324.758135                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks       16877845                       # number of writebacks
system.l3cache.writebacks::total             16877845                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      5643595                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      5643461                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      5641832                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      5641833                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     22570933                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      5643595                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      5643461                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      5641832                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      5641833                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     22570933                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      9647010                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 5954771501231                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     10349640                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 5948958506306                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      9251739                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 5935441215637                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     10790532                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 5920427396905                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 23759638659000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      9647010                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 5954771501231                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     10349640                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 5948958506306                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      9251739                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 5935441215637                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     10790532                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 5920427396905                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 23759638659000                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.606204                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.606205                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.606222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.606215                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.606204                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.606205                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.606222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.606215                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 182019.056604                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 1055137.992934                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 195276.226415                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 1054133.005669                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 174561.113208                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 1052041.467317                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 203594.943396                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 1049380.121125                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 1052665.331070                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 182019.056604                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 1055137.992934                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 195276.226415                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 1054133.005669                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 174561.113208                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 1052041.467317                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 203594.943396                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 1049380.121125                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 1052665.331070                       # average overall mshr miss latency
system.l3cache.replacements                  22502318                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     31587574                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     31587574                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     31587574                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     31587574                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      5640553                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      5640553                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      5640553                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      5640553                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       316525                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       316255                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       316501                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       316237                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1265518                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data       372958                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       372953                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       372928                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       372928                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        1491767                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 119019082294                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 119049808324                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 120199809281                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 121352949665                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 479621649564                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       689483                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       689208                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       689429                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       689165                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2757285                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.540924                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.541133                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.540923                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.541130                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.541027                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 319121.944814                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 319208.608924                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 322313.715465                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 325405.841516                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 321512.440994                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data       372958                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       372953                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       372928                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       372928                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      1491767                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 116535182014                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 116565941344                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 117716108801                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 118869255845                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 469686488004                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.540924                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.541133                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.540923                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.541130                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.541027                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 312461.944814                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 312548.608924                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 315653.715465                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 318745.859375                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 314852.445458                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      3349602                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      3349516                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      3348474                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      3348474                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total     13396066                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      5270637                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      5270508                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      5268904                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      5268905                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     21079178                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      9999990                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 5873338681717                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     10702620                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 5867494061662                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      9604719                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 5852815960856                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     11143512                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 5836649048360                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 23430339203436                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      8620239                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      8620024                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      8617378                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      8617379                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     34475244                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.611426                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.611426                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.611428                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.611428                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.611429                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 188679.056604                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 1114350.823575                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 201936.226415                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 1113269.169056                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 181221.113208                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 1110822.281229                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 210254.943396                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 1107753.707527                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 1111539.510859                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      5270637                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      5270508                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      5268904                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      5268905                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     21079166                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      9647010                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 5838236319217                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     10349640                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 5832392564962                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      9251739                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 5817725106836                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     10790532                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 5801558141060                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 23289952170996                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.611426                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.611426                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.611428                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.611428                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.611429                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 182019.056604                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 1107690.838739                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 195276.226415                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 1106609.185483                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 174561.113208                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 1104162.290077                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 203594.943396                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 1101093.707527                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 1104880.153750                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64213.419762                       # Cycle average of tags in use
system.l3cache.tags.total_refs               51889711                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             37228127                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.393831                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719086076771                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64213.419762                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.979819                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.979819                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64225                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          721                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4954                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        35489                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        23061                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.979996                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1228598623                       # Number of tag accesses
system.l3cache.tags.data_accesses          1228598623                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples  16877844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   5643595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   5643461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   5641832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   5641833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000022621540                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1054407                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1054407                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23818765                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16134442                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22570933                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16877844                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22570933                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16877844                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      44.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                     105.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                        23                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                     20926                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22570933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             16877844                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  263097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  350534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  340944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  270692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  167556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   79931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   37354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   30685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   39041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  41113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  44572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  62519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  74068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  85017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  96169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 112744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 137529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 163239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 188178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 206308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 221309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 233738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 248846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 266400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 281960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 301475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 325543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 338619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 351052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 357465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                 365305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                 392919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                 378200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                 396003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                 415767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                 434791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                 465996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                 501648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                 551964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                 610824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                 653855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                 703389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                 718532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                 733639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                 756471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                 750658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                 789160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                 764671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                 763937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                 751967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                 713919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                 677694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                 630781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                 573886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                 532959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                 458778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                 404598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                 327460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                 232298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                 189373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                  65583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                  59459                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  25540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  40864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  55087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  65772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  73302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  78083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  81129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  83579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  85426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  86539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  87030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  87580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  89089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  87799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  24019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  16709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  11361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   8037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   5879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   4509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   3781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   3363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   3129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   2976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   2856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   2789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   2735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   2755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   3000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   3075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   3183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   3434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   3666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   4006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   4359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   4751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   5227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  36570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  93706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                 157297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                 226276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                 293898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                 360519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                 425096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                490720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                560149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                634898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                717768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                808939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                911875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106               1027568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107               1166297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108               1353839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109               1185486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                965375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                803346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                680917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                570297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                469184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                381112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                307474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                247165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                197438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                155640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                120966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                 92820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                 70295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                 52526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                 39233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                 28866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                 20495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                 33999                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples      1054407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.406244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     12.359944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.266035                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023      1054406    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-64511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1054407                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1054407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.006854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.148568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1051415     99.72%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              925      0.09%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              909      0.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              576      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              308      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              160      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               84      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1054407                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              1444539712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1080182016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2734.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2044.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  528336750051                       # Total gap between requests
system.mem_ctrls.avgGap                      13392.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    361189440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    361180800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    361076864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    361077248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks   1080175296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 6420.145335722626                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 683634639.896305322647                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 6420.145335722626                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 683618286.695921897888                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 6420.145335722626                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 683421563.752049922943                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 6420.145335722626                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 683422290.560955882072                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2044481836.196110725403                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      5643595                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      5643461                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      5641832                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      5641833                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     16877844                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      7537770                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 5741558993577                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      8362891                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 5735743312039                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      7265971                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 5722343903422                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      8455941                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 5707320224929                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 54576708126069                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    142222.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data   1017358.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    157790.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data   1016352.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    137093.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data   1014270.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    159546.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data   1011607.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3233630.32                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         19147200                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets             133613                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                  1722848                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                2389413                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           18                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            2                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            3                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            5                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            2                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            8                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    361189376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    361180800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    361076864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    361077248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    1444538624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks   1080182016                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total   1080182016                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      5643584                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      5643450                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      5641826                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      5641832                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       22570916                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     16877844                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      16877844                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst         6420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    683634519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst         6420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    683618287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst         6420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    683421564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst         6420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    683422291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2734123794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst         6420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst         6420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst         6420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst         6420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        26650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2044494555                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2044494555                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2044494555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst         6420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    683634519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst         6420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    683618287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst         6420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    683421564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst         6420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    683422291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4778618349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             22570905                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts            16877739                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       705242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       705412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       705213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       705306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       705252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       705326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       705254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       705304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       705208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       705308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       705238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       705340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       705406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       705516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       705275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       705533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       705251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       705517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       705251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       705586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       705182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       705562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       705284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       705587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       705196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       705558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       705193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       705554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       705157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       705368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       705162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       705364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       527416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       527490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       527346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       527433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       527358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       527460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       527322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       527462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       527304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       527500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       527318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       527548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       527398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       527626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       527326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       527564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       527286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       527502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       527352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       527550                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       527301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       527487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       527382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       527541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       527402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       527562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       527378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       527512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       527360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       527437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       527370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       527446                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            22512187786280                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           75206255460                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       22906998056540                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               997398.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat         1014890.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            12928746                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7372636                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.28                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           43.68                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     19147237                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   131.857591                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   102.579445                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   123.877455                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     10891757     56.88%     56.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      5679536     29.66%     86.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383      1419781      7.42%     93.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       541569      2.83%     96.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       341485      1.78%     98.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767       148829      0.78%     99.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        70497      0.37%     99.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        26558      0.14%     99.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        27225      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     19147237                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1444537920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten         1080175296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2734.122461                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2044.481836                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   24.88                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               14.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    59715558538.268219                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    79390969980.378372                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   94940372686.388245                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  63434914520.539330                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 188361483704.325623                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 445471925745.658142                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2614791808.745694                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  933930016984.600098                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1767.678786                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        73926                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  47587400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 480749464936                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21079147                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16877844                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5624472                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1491767                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1491766                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       21079178                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     67644174                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     67644174                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               67644174                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2524720448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2524720448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2524720448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22570968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22570968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22570968                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         37501618464                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        41310876810                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        1667972                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      1649284                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         6489                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       614671                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         614663                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998698                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       290347                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         6484                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1586541360                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.173444                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.050480                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1523779958     96.04%     96.04% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     18709548      1.18%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      7987001      0.50%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5593561      0.35%     98.08% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2999477      0.19%     98.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1653249      0.10%     98.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1149129      0.07%     98.45% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       803148      0.05%     98.50% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     23866289      1.50%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1586541360                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     275175508                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          109119452                       # Number of memory references committed
system.switch_cpus0.commit.loads             77817097                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1661411                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         237255992                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          126086381                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     40323399     14.65%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     77273263     28.08%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      1488387      0.54%     43.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     46934143     17.06%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     20823559      7.57%     67.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     56993538     20.71%     88.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     31173327     11.33%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    275175508                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     23866289                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5108526                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1546789498                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         23052712                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     11624416                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          7496                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       608560                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     275513239                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           25                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77991396                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           31310278                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                83157                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        16570                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             250618895                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            1667972                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       614686                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1586558651                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          15002                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         21912704                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           10                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1586582722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.173864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.073524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1540009479     97.06%     97.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2879292      0.18%     97.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2009322      0.13%     97.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2929265      0.18%     97.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         5322279      0.34%     97.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5940354      0.37%     98.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3734162      0.24%     98.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3299997      0.21%     98.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        20458572      1.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1586582722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.001051                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.157960                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           21912704                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           12492711                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         176202                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2157                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         64044                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache       5296129                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 528336949185                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          7496                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10179707                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      761946926                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         29126270                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    785322249                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     275474116                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents      40796324                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     562636817                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     212597786                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    246871132                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          837297341                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       254777987                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        455216849                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    246626106                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          244977                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         66599867                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1838140926                       # The number of ROB reads
system.switch_cpus0.rob.writes              550973124                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          275175508                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        1667996                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      1649306                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         6490                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       614718                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         614706                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998048                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       291746                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         6485                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1586542472                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.173439                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.050196                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1523739419     96.04%     96.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     18717044      1.18%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      8003052      0.50%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5620325      0.35%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3004526      0.19%     98.27% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1670610      0.11%     98.37% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1145066      0.07%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       796346      0.05%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     23846084      1.50%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1586542472                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249993877                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     275168767                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          109116808                       # Number of memory references committed
system.switch_cpus1.commit.loads             77815204                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1661372                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         237250172                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          126083336                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     40322419     14.65%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     77271343     28.08%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      1488348      0.54%     43.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     46932985     17.06%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     20823039      7.57%     67.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     56992165     20.71%     88.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     31172576     11.33%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    275168767                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     23846084                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5110350                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1546789103                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         23045748                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     11631273                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          7493                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       608548                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     275505846                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77990204                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           31309502                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                83154                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        16936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             250612805                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            1667996                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       614729                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1586559607                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          14996                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         21912348                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           11                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1586584041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.173860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.073518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1540011333     97.06%     97.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2881684      0.18%     97.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2001662      0.13%     97.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2937966      0.19%     97.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5322885      0.34%     97.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5944030      0.37%     98.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3720861      0.23%     98.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3301153      0.21%     98.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        20462467      1.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1586584041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.001051                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.157956                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           21912348                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           12491476                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         176744                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2159                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         64704                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       5297865                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 528336949185                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          7493                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        10182688                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      772871709                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         29124472                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    774397605                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     275468126                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents      41961971                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     554402828                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     209883001                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    246865279                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          837279838                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       254773929                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        455205510                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    246620057                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          245155                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         66627454                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1838156901                       # The number of ROB reads
system.switch_cpus1.rob.writes              550962668                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249993877                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          275168767                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        1667487                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1648800                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         6487                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       614532                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         614525                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998861                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       291181                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         6482                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1586541429                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.173386                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.050055                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1523775356     96.04%     96.04% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     18689202      1.18%     97.22% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      7994745      0.50%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5624851      0.35%     98.08% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2998936      0.19%     98.27% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1688646      0.11%     98.38% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1140999      0.07%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       784228      0.05%     98.50% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     23844466      1.50%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1586541429                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249916343                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     275083537                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          109083427                       # Number of memory references committed
system.switch_cpus2.commit.loads             77791314                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1660887                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         237176354                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          126044952                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     40310060     14.65%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     77247043     28.08%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1487868      0.54%     43.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     46918275     17.06%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     20816630      7.57%     67.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     56974684     20.71%     88.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     31163085     11.33%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    275083537                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     23844466                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5109686                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1546795896                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         23039889                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     11629882                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          7503                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       608380                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     275419884                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77966197                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           31299766                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                83129                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        15498                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250534896                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            1667487                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       614548                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1586559924                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          15016                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         21905583                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes            9                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1586582930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.173806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.073388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1540026121     97.07%     97.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2888153      0.18%     97.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         1986079      0.13%     97.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         2945196      0.19%     97.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5321888      0.34%     97.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5947653      0.37%     98.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3703670      0.23%     98.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3299316      0.21%     98.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        20464854      1.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1586582930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.001051                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.157907                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           21905583                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           12421873                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         176584                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2155                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         64425                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache       5300292                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 528336949185                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          7503                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10178602                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      764991627                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         29123103                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    782282021                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     275382685                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents      42408811                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     561578030                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     210609462                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    246788760                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          837020034                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       254695420                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        455063401                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    246543505                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          245189                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         66506660                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1838071681                       # The number of ROB reads
system.switch_cpus2.rob.writes              550791019                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249916343                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          275083537                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        1667548                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      1648859                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         6489                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups       614591                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits         614580                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.998210                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       292673                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         6484                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1586541205                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.173386                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.050048                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1523762963     96.04%     96.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     18706422      1.18%     97.22% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      8001081      0.50%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5612816      0.35%     98.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      2999680      0.19%     98.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1683148      0.11%     98.38% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1144310      0.07%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       789838      0.05%     98.50% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     23840947      1.50%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1586541205                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249916575                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     275083794                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          109083548                       # Number of memory references committed
system.switch_cpus3.commit.loads             77791389                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1660891                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         237176557                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          126045103                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     40310109     14.65%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     77247109     28.08%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1487871      0.54%     43.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     46918293     17.06%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     20816654      7.57%     67.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     56974735     20.71%     88.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     31163131     11.33%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    275083794                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     23840947                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5109133                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1546797197                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         23044429                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     11624558                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles          7506                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved       608381                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred            6                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     275420672                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77966994                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           31299994                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                83129                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        17457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             250535783                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            1667548                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       614603                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1586557929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          15022                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         21905765                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           11                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1586582897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.173807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.073390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1540027160     97.07%     97.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2885835      0.18%     97.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         1987986      0.13%     97.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         2945166      0.19%     97.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         5319221      0.34%     97.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5946057      0.37%     98.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3708397      0.23%     98.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3300504      0.21%     98.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        20462571      1.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1586582897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.001051                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.157908                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           21905765                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14247389486862                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           12415452                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         177149                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2161                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         65057                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache       5327667                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 528336949185                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles          7506                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10175818                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      762166917                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         29124435                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    785108147                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     275384516                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents      42238535                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     564127514                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     210885891                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    246789994                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          837026071                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       254698336                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        455065100                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    246543722                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          246272                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         66501259                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1838076725                       # The number of ROB reads
system.switch_cpus3.rob.writes              550794627                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249916575                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          275083794                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
