do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:21:40 on Jul 19,2024
# vlog -reportprogress 300 -f compile_verilog 
# ** Error: (vlib-7) Failed to open design unit file "/design/adder.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:21:40 on Jul 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/InstallModelSim/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/InstallModelSim/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:01:25 on Jul 19,2024
# vlog -reportprogress 300 -f compile_verilog 
# init_dbinfo() DATABASE ERROR: (sqlite3_open D:/Users/mfss2/Desktop/Período 03/IH/projeto/RISC-V_attempt/verif/work_IH/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing internal20180930A file "D:/Users/mfss2/Desktop/Período 03/IH/projeto/RISC-V_attempt/verif/work_IH/_temp/vlogm9tc2h".
# ./../design/adder.sv(3): Verilog Compiler exiting
# End time: 16:01:25 on Jul 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/InstallModelSim/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/InstallModelSim/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work_IH".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:01:55 on Jul 19,2024
# vlog -reportprogress 300 -f compile_verilog 
# init_dbinfo() DATABASE ERROR: (sqlite3_open D:/Users/mfss2/Desktop/Período 03/IH/projeto/RISC-V_attempt/verif/work_IH/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing internal20180930A file "D:/Users/mfss2/Desktop/Período 03/IH/projeto/RISC-V_attempt/verif/work_IH/_temp/vlogrrv664".
# ./../design/adder.sv(3): Verilog Compiler exiting
# End time: 16:01:55 on Jul 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/InstallModelSim/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/InstallModelSim/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
project open {D:/Users/mfss2/Desktop/Período 03/IH/projeto/RISC-V_attempt/verif/riscV_IH}
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work_IH".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:18 on Jul 19,2024
# vlog -reportprogress 300 -f compile_verilog 
# init_dbinfo() DATABASE ERROR: (sqlite3_open D:/Users/mfss2/Desktop/Período 03/IH/projeto/RISC-V_attempt/verif/work_IH/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing internal20180930A file "D:/Users/mfss2/Desktop/Período 03/IH/projeto/RISC-V_attempt/verif/work_IH/_temp/vlog20ks1r".
# ./../design/adder.sv(3): Verilog Compiler exiting
# End time: 16:10:18 on Jul 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/InstallModelSim/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/InstallModelSim/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
