
*** Running vivado
    with args -log CPU_0_CPU_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_0_CPU_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CPU_0_CPU_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE1195/Lab4/ECE1195_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top CPU_0_CPU_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 372.926 ; gain = 104.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_0_CPU_0_0' [c:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/bd/CPU_0/ip/CPU_0_CPU_0_0/synth/CPU_0_CPU_0_0.vhd:67]
INFO: [Synth 8-3491] module 'CPU' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:5' bound to instance 'U0' of component 'CPU' [c:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/bd/CPU_0/ip/CPU_0_CPU_0_0/synth/CPU_0_CPU_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:15]
INFO: [Synth 8-3491] module 'pc' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/pc.vhd:5' bound to instance 'PC_reg' of component 'pc' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:229]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/pc.vhd:15]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'PC' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/pc.vhd:27]
INFO: [Synth 8-638] synthesizing module 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:16]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'flipflop' (1#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:19]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'reg' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'n_bit_register' (2#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'pc' (3#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/pc.vhd:15]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux_2_wide' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_2_wide.vhd:5' bound to instance 'Addr_mux' of component 'mux_2_wide' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:230]
INFO: [Synth 8-638] synthesizing module 'mux_2_wide' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_2_wide.vhd:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_2_wide.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mux_2_wide' (4#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_2_wide.vhd:13]
INFO: [Synth 8-3491] module 'instruction_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/instruction_register.vhd:5' bound to instance 'inst_reg' of component 'instruction_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:231]
INFO: [Synth 8-638] synthesizing module 'instruction_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/instruction_register.vhd:18]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/instruction_register.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'instruction_register' (5#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/instruction_register.vhd:18]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux_3_wide' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_3_wide.vhd:6' bound to instance 'write_reg_mux' of component 'mux_3_wide' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:233]
INFO: [Synth 8-638] synthesizing module 'mux_3_wide' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_3_wide.vhd:15]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_3_wide' (6#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_3_wide.vhd:15]
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:6' bound to instance 'reg_file' of component 'register_file' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:235]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:20]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'register_file' (7#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:20]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'A_reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:237]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'B_reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:238]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux_2_wide' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_2_wide.vhd:5' bound to instance 'ALU_mux1' of component 'mux_2_wide' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:239]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux_4_wide' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_4_wide.vhd:6' bound to instance 'ALU_mux2' of component 'mux_4_wide' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:242]
INFO: [Synth 8-638] synthesizing module 'mux_4_wide' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_4_wide.vhd:16]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_4_wide.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'mux_4_wide' (8#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_4_wide.vhd:16]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/ALU.vhd:5' bound to instance 'alu1' of component 'ALU' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:244]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/ALU.vhd:15]
INFO: [Synth 8-3491] module 'logical_unit' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/logical_unit.vhd:26' bound to instance 'U1' of component 'logical_unit' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/ALU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'logical_unit' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/logical_unit.vhd:33]
INFO: [Synth 8-226] default block is never used [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/logical_unit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'logical_unit' (9#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/logical_unit.vhd:33]
INFO: [Synth 8-3491] module 'shifter_unit' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/shifter_unit.vhd:5' bound to instance 'U2' of component 'shifter_unit' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/ALU.vhd:56]
INFO: [Synth 8-638] synthesizing module 'shifter_unit' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/shifter_unit.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/shifter_unit.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'shifter_unit' (10#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/shifter_unit.vhd:12]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Arith_Unit' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/Arith_Unit.vhd:9' bound to instance 'U3' of component 'arith_unit' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/ALU.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Arith_Unit' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/Arith_Unit.vhd:27]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Arith_Unit' (11#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/Arith_Unit.vhd:27]
INFO: [Synth 8-3491] module 'comparator_unit' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/comparator_unit.vhd:5' bound to instance 'U4' of component 'comparator_unit' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/ALU.vhd:58]
INFO: [Synth 8-638] synthesizing module 'comparator_unit' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/comparator_unit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'comparator_unit' (12#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/comparator_unit.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/ALU.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/CPU/ALU.vhd:15]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'alu_reg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:246]
INFO: [Synth 8-3491] module 'ALU_control' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/ALU_control.vhd:5' bound to instance 'ALU_ctrl' of component 'ALU_control' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:247]
INFO: [Synth 8-638] synthesizing module 'ALU_control' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/ALU_control.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ALU_control' (14#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/ALU_control.vhd:15]
INFO: [Synth 8-3491] module 'control' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:5' bound to instance 'ctrl' of component 'control' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:248]
INFO: [Synth 8-638] synthesizing module 'control' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'control' (15#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:36]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux_4_wide' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_4_wide.vhd:6' bound to instance 'out_mux' of component 'mux_4_wide' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:252]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/sign_extend.vhd:5' bound to instance 'SE' of component 'sign_extend' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:253]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/sign_extend.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (16#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/sign_extend.vhd:13]
INFO: [Synth 8-3491] module 'sign_extend_by' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/sign_extend_byte.vhd:5' bound to instance 'SEBYTE' of component 'sign_extend_by' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:255]
INFO: [Synth 8-638] synthesizing module 'sign_extend_by' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/sign_extend_byte.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sign_extend_by' (17#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/sign_extend_byte.vhd:12]
INFO: [Synth 8-3491] module 'sign_extend_hw' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/sign_extend_hw.vhd:5' bound to instance 'SWHALF_WORD' of component 'sign_extend_hw' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:256]
INFO: [Synth 8-638] synthesizing module 'sign_extend_hw' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/sign_extend_hw.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sign_extend_hw' (18#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/sign_extend_hw.vhd:12]
INFO: [Synth 8-3491] module 'clo' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/clo.vhd:5' bound to instance 'COUNT_ONES' of component 'clo' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:257]
INFO: [Synth 8-638] synthesizing module 'clo' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/clo.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'clo' (19#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/clo.vhd:10]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'MemReg' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:258]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux_3_wide' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_3_wide.vhd:6' bound to instance 'Mem_Data_Mux' of component 'mux_3_wide' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:259]
INFO: [Synth 8-638] synthesizing module 'mux_3_wide__parameterized1' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_3_wide.vhd:15]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_3_wide__parameterized1' (19#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_3_wide.vhd:15]
INFO: [Synth 8-3491] module 'shift_left_2' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/shift_left_2.vhd:26' bound to instance 'sl1' of component 'shift_left_2' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:260]
INFO: [Synth 8-638] synthesizing module 'shift_left_2' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/shift_left_2.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'shift_left_2' (20#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/shift_left_2.vhd:34]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux_7_wide' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_7_wide.vhd:6' bound to instance 'write_data_mux' of component 'mux_7_wide' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:263]
INFO: [Synth 8-638] synthesizing module 'mux_7_wide' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_7_wide.vhd:19]
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'input_5' is read in the process but is not in the sensitivity list [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_7_wide.vhd:22]
WARNING: [Synth 8-614] signal 'input_6' is read in the process but is not in the sensitivity list [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_7_wide.vhd:22]
WARNING: [Synth 8-614] signal 'input_7' is read in the process but is not in the sensitivity list [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_7_wide.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'mux_7_wide' (21#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/mux_7_wide.vhd:19]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'MUL_HI' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:264]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:5' bound to instance 'MUL_LO' of component 'n_bit_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:265]
INFO: [Synth 8-3491] module 'MultTop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/MultTop.vhd:5' bound to instance 'MUL' of component 'MultTop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:266]
INFO: [Synth 8-638] synthesizing module 'MultTop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/MultTop.vhd:14]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'n_bit_shift_register' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/n_bit_shift_register.vhd:5' bound to instance 'mulr' of component 'n_bit_shift_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/MultTop.vhd:80]
INFO: [Synth 8-638] synthesizing module 'n_bit_shift_register' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/n_bit_shift_register.vhd:18]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'FF' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/n_bit_shift_register.vhd:29]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'FF' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/n_bit_shift_register.vhd:29]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/flipflop.vhd:5' bound to instance 'FF' of component 'flipflop' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/n_bit_shift_register.vhd:29]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'n_bit_shift_register' (22#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/n_bit_shift_register.vhd:18]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'n_bit_shift_register__parameterized1' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/n_bit_shift_register.vhd:18]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'n_bit_shift_register__parameterized1' (22#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/n_bit_shift_register.vhd:18]
INFO: [Synth 8-638] synthesizing module 'mul_control' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/control.vhd:21]
WARNING: [Synth 8-614] signal 'rep' is read in the process but is not in the sensitivity list [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/control.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'mul_control' (23#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/control.vhd:21]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'n_bit_register__parameterized1' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:16]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'n_bit_register__parameterized1' (23#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/n_bit_register.vhd:16]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'n_bit_addsub' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/n_bit_addsub.vhd:16]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/full_adder.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (24#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/full_adder.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'n_bit_addsub' (25#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/n_bit_addsub.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'MultTop' (26#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/MultTop.vhd:14]
WARNING: [Synth 8-3848] Net MemDataReg in module/entity CPU does not have driver. [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'CPU' (27#1) [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'CPU_0_CPU_0_0' (28#1) [c:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/bd/CPU_0/ip/CPU_0_CPU_0_0/synth/CPU_0_CPU_0_0.vhd:67]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[63]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[62]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[61]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[60]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[59]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[58]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[57]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[56]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[55]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[54]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[53]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[52]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[51]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[50]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[49]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[48]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[47]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[46]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[45]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[44]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[43]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[42]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[41]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[40]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[39]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[38]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[37]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[36]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[35]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[34]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[33]
WARNING: [Synth 8-3331] design mul_control has unconnected port multiplicand[32]
WARNING: [Synth 8-3331] design ALU_control has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU_control has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU_control has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU_control has unconnected port instruction[12]
WARNING: [Synth 8-3331] design ALU_control has unconnected port instruction[11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 448.688 ; gain = 180.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MemReg:EN to constant 0 [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/CPU.vhd:258]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 448.688 ; gain = 180.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 448.688 ; gain = 180.258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 810.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 810.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 812.941 ; gain = 2.684
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 812.941 ; gain = 544.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 812.941 ; gain = 544.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 812.941 ; gain = 544.512
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "in_temp_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'control'
INFO: [Synth 8-5546] ROM "MemDataReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemDataReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "se_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "se_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSource" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'mul_control'
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[31]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[30]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[29]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[28]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[27]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[26]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[25]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[24]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[23]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[22]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[21]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[20]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[19]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[18]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[17]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[16]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[15]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[14]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[13]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[12]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[11]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[10]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[9]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[8]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[7]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[6]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[5]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[4]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[3]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[2]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[1]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'in_temp_reg[0]' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/Register/register/register.srcs/sources_1/new/register_file.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'SHAMT_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/ALU_control.vhd:24]
WARNING: [Synth 8-327] inferring latch for variable 'ctrl_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/ALU_control.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nx_state_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:43]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nx_state_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  ifetch |                   00000000000001 |                             0001
                  decode |                   00000000000010 |                             0010
                   jcomp |                   00000000000100 |                             0101
                 mulwait |                   00000000001000 |                             1100
                   mulwb |                   00000000010000 |                             1101
                 execute |                   00000000100000 |                             0011
                   rcomp |                   00000001000000 |                             0100
                  branch |                   00000010000000 |                             0110
             memaddrcalc |                   00000100000000 |                             0111
               memaccess |                   00001000000000 |                             1000
                 memcomp |                   00010000000000 |                             1001
                   lcomp |                   00100000000000 |                             1010
                 clocomp |                   01000000000000 |                             1011
                  bltzal |                   10000000000000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'control'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nx_state_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:43]
WARNING: [Synth 8-327] inferring latch for variable 'mul_reset_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'mulhien_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'PCWriteCond_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'PCWrite_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'IorD_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'z_ex_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'MemDataReg_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'se_sel_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:55]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'IRWrite_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'RegA_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'RegB_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'ALUout_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'PCSource_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/control.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/new/clo.vhd:18]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                            00001 |                              000
                      s1 |                            00010 |                              001
                      s2 |                            00100 |                              010
                      s3 |                            01000 |                              011
                      s4 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'mul_control'
WARNING: [Synth 8-327] inferring latch for variable 'multiplicand_en_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/control.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'multiplicand_ld_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/control.vhd:44]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_en_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/control.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [C:/ECE1195/Lab4/CPU/CPU.srcs/sources_1/imports/mul/control.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 812.941 ; gain = 544.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 32    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 64    
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	                1 Bit    Registers := 1440  
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 140   
	   4 Input     32 Bit        Muxes := 5     
	  14 Input     14 Bit        Muxes := 1     
	  13 Input     14 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  13 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 201   
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module flipflop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux_2_wide 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_3_wide 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module mux_4_wide 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module logical_unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module shifter_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
Module Arith_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module comparator_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALU_control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input     14 Bit        Muxes := 1     
	  13 Input     14 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  13 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module sign_extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 123   
	   2 Input      1 Bit        Muxes := 149   
Module mux_3_wide__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module n_bit_shift_register 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module n_bit_shift_register__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module mul_control 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module n_bit_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "in_temp_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_temp_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "D3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nx_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ALU_control has unconnected port instruction[15]
WARNING: [Synth 8-3331] design ALU_control has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ALU_control has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ALU_control has unconnected port instruction[12]
WARNING: [Synth 8-3331] design ALU_control has unconnected port instruction[11]
WARNING: [Synth 8-3332] Sequential element (MemDataReg_reg) is unused and will be removed from module control.
WARNING: [Synth 8-3332] Sequential element (MemRead_reg) is unused and will be removed from module control.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 850.227 ; gain = 581.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 850.227 ; gain = 581.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 850.227 ; gain = 581.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/ctrl/se_sel_reg[1]) is unused and will be removed from module CPU_0_CPU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ctrl/se_sel_reg[0]) is unused and will be removed from module CPU_0_CPU_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 922.207 ; gain = 653.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 922.207 ; gain = 653.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 922.207 ; gain = 653.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 922.207 ; gain = 653.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 922.207 ; gain = 653.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 922.207 ; gain = 653.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 922.207 ; gain = 653.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   265|
|2     |LUT1   |    46|
|3     |LUT2   |    44|
|4     |LUT3   |   520|
|5     |LUT4   |   270|
|6     |LUT5   |  1051|
|7     |LUT6   |  1673|
|8     |MUXF7  |   280|
|9     |FDCE   |  1331|
|10    |FDPE   |     2|
|11    |FDRE   |    96|
|12    |LD     |  1102|
|13    |LDC    |     7|
|14    |LDP    |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-------------------------------------+------+
|      |Instance              |Module                               |Cells |
+------+----------------------+-------------------------------------+------+
|1     |top                   |                                     |  6689|
|2     |  U0                  |CPU                                  |  6689|
|3     |    ALU_ctrl          |ALU_control                          |   158|
|4     |    ALU_mux1          |mux_2_wide                           |    41|
|5     |    ALU_mux2          |mux_4_wide                           |    33|
|6     |    A_reg             |n_bit_register                       |  2429|
|7     |      \reg[0].reg     |flipflop_1415                        |     4|
|8     |      \reg[10].reg    |flipflop_1416                        |    87|
|9     |      \reg[11].reg    |flipflop_1417                        |    42|
|10    |      \reg[12].reg    |flipflop_1418                        |    95|
|11    |      \reg[13].reg    |flipflop_1419                        |    18|
|12    |      \reg[14].reg    |flipflop_1420                        |   136|
|13    |      \reg[15].reg    |flipflop_1421                        |    51|
|14    |      \reg[16].reg    |flipflop_1422                        |   147|
|15    |      \reg[17].reg    |flipflop_1423                        |    83|
|16    |      \reg[18].reg    |flipflop_1424                        |    26|
|17    |      \reg[19].reg    |flipflop_1425                        |    94|
|18    |      \reg[1].reg     |flipflop_1426                        |    27|
|19    |      \reg[20].reg    |flipflop_1427                        |    74|
|20    |      \reg[21].reg    |flipflop_1428                        |    27|
|21    |      \reg[22].reg    |flipflop_1429                        |    74|
|22    |      \reg[23].reg    |flipflop_1430                        |    50|
|23    |      \reg[24].reg    |flipflop_1431                        |   124|
|24    |      \reg[25].reg    |flipflop_1432                        |     8|
|25    |      \reg[26].reg    |flipflop_1433                        |    45|
|26    |      \reg[27].reg    |flipflop_1434                        |   315|
|27    |      \reg[28].reg    |flipflop_1435                        |   123|
|28    |      \reg[29].reg    |flipflop_1436                        |    22|
|29    |      \reg[2].reg     |flipflop_1437                        |    23|
|30    |      \reg[30].reg    |flipflop_1438                        |   147|
|31    |      \reg[31].reg    |flipflop_1439                        |    64|
|32    |      \reg[3].reg     |flipflop_1440                        |    34|
|33    |      \reg[4].reg     |flipflop_1441                        |   161|
|34    |      \reg[5].reg     |flipflop_1442                        |    28|
|35    |      \reg[6].reg     |flipflop_1443                        |    66|
|36    |      \reg[7].reg     |flipflop_1444                        |    93|
|37    |      \reg[8].reg     |flipflop_1445                        |    68|
|38    |      \reg[9].reg     |flipflop_1446                        |    73|
|39    |    Addr_mux          |mux_2_wide_0                         |    32|
|40    |    B_reg             |n_bit_register_1                     |    33|
|41    |      \reg[0].reg     |flipflop_1383                        |     1|
|42    |      \reg[10].reg    |flipflop_1384                        |     1|
|43    |      \reg[11].reg    |flipflop_1385                        |     1|
|44    |      \reg[12].reg    |flipflop_1386                        |     1|
|45    |      \reg[13].reg    |flipflop_1387                        |     1|
|46    |      \reg[14].reg    |flipflop_1388                        |     1|
|47    |      \reg[15].reg    |flipflop_1389                        |     1|
|48    |      \reg[16].reg    |flipflop_1390                        |     1|
|49    |      \reg[17].reg    |flipflop_1391                        |     1|
|50    |      \reg[18].reg    |flipflop_1392                        |     1|
|51    |      \reg[19].reg    |flipflop_1393                        |     1|
|52    |      \reg[1].reg     |flipflop_1394                        |     1|
|53    |      \reg[20].reg    |flipflop_1395                        |     1|
|54    |      \reg[21].reg    |flipflop_1396                        |     1|
|55    |      \reg[22].reg    |flipflop_1397                        |     1|
|56    |      \reg[23].reg    |flipflop_1398                        |     1|
|57    |      \reg[24].reg    |flipflop_1399                        |     1|
|58    |      \reg[25].reg    |flipflop_1400                        |     1|
|59    |      \reg[26].reg    |flipflop_1401                        |     1|
|60    |      \reg[27].reg    |flipflop_1402                        |     1|
|61    |      \reg[28].reg    |flipflop_1403                        |     1|
|62    |      \reg[29].reg    |flipflop_1404                        |     1|
|63    |      \reg[2].reg     |flipflop_1405                        |     1|
|64    |      \reg[30].reg    |flipflop_1406                        |     1|
|65    |      \reg[31].reg    |flipflop_1407                        |     2|
|66    |      \reg[3].reg     |flipflop_1408                        |     1|
|67    |      \reg[4].reg     |flipflop_1409                        |     1|
|68    |      \reg[5].reg     |flipflop_1410                        |     1|
|69    |      \reg[6].reg     |flipflop_1411                        |     1|
|70    |      \reg[7].reg     |flipflop_1412                        |     1|
|71    |      \reg[8].reg     |flipflop_1413                        |     1|
|72    |      \reg[9].reg     |flipflop_1414                        |     1|
|73    |    COUNT_ONES        |clo                                  |    79|
|74    |    MUL               |MultTop                              |   352|
|75    |      ctrl            |mul_control                          |    80|
|76    |      muld            |n_bit_shift_register__parameterized1 |   164|
|77    |        \FF[0].FF     |flipflop_1319                        |     1|
|78    |        \FF[10].FF    |flipflop_1320                        |     5|
|79    |        \FF[11].FF    |flipflop_1321                        |     2|
|80    |        \FF[12].FF    |flipflop_1322                        |     3|
|81    |        \FF[13].FF    |flipflop_1323                        |     2|
|82    |        \FF[14].FF    |flipflop_1324                        |     3|
|83    |        \FF[15].FF    |flipflop_1325                        |     2|
|84    |        \FF[16].FF    |flipflop_1326                        |     3|
|85    |        \FF[17].FF    |flipflop_1327                        |     2|
|86    |        \FF[18].FF    |flipflop_1328                        |     4|
|87    |        \FF[19].FF    |flipflop_1329                        |     2|
|88    |        \FF[1].FF     |flipflop_1330                        |     1|
|89    |        \FF[20].FF    |flipflop_1331                        |     3|
|90    |        \FF[21].FF    |flipflop_1332                        |     3|
|91    |        \FF[22].FF    |flipflop_1333                        |     3|
|92    |        \FF[23].FF    |flipflop_1334                        |     2|
|93    |        \FF[24].FF    |flipflop_1335                        |     3|
|94    |        \FF[25].FF    |flipflop_1336                        |     2|
|95    |        \FF[26].FF    |flipflop_1337                        |     5|
|96    |        \FF[27].FF    |flipflop_1338                        |     2|
|97    |        \FF[28].FF    |flipflop_1339                        |     3|
|98    |        \FF[29].FF    |flipflop_1340                        |     2|
|99    |        \FF[2].FF     |flipflop_1341                        |     3|
|100   |        \FF[30].FF    |flipflop_1342                        |     3|
|101   |        \FF[31].FF    |flipflop_1343                        |     2|
|102   |        \FF[32].FF    |flipflop_1344                        |     3|
|103   |        \FF[33].FF    |flipflop_1345                        |     2|
|104   |        \FF[34].FF    |flipflop_1346                        |     3|
|105   |        \FF[35].FF    |flipflop_1347                        |     2|
|106   |        \FF[36].FF    |flipflop_1348                        |     3|
|107   |        \FF[37].FF    |flipflop_1349                        |     2|
|108   |        \FF[38].FF    |flipflop_1350                        |     3|
|109   |        \FF[39].FF    |flipflop_1351                        |     2|
|110   |        \FF[3].FF     |flipflop_1352                        |     2|
|111   |        \FF[40].FF    |flipflop_1353                        |     3|
|112   |        \FF[41].FF    |flipflop_1354                        |     2|
|113   |        \FF[42].FF    |flipflop_1355                        |     3|
|114   |        \FF[43].FF    |flipflop_1356                        |     2|
|115   |        \FF[44].FF    |flipflop_1357                        |     3|
|116   |        \FF[45].FF    |flipflop_1358                        |     2|
|117   |        \FF[46].FF    |flipflop_1359                        |     3|
|118   |        \FF[47].FF    |flipflop_1360                        |     2|
|119   |        \FF[48].FF    |flipflop_1361                        |     3|
|120   |        \FF[49].FF    |flipflop_1362                        |     2|
|121   |        \FF[4].FF     |flipflop_1363                        |     3|
|122   |        \FF[50].FF    |flipflop_1364                        |     3|
|123   |        \FF[51].FF    |flipflop_1365                        |     2|
|124   |        \FF[52].FF    |flipflop_1366                        |     3|
|125   |        \FF[53].FF    |flipflop_1367                        |     2|
|126   |        \FF[54].FF    |flipflop_1368                        |     3|
|127   |        \FF[55].FF    |flipflop_1369                        |     2|
|128   |        \FF[56].FF    |flipflop_1370                        |     3|
|129   |        \FF[57].FF    |flipflop_1371                        |     2|
|130   |        \FF[58].FF    |flipflop_1372                        |     3|
|131   |        \FF[59].FF    |flipflop_1373                        |     2|
|132   |        \FF[5].FF     |flipflop_1374                        |     3|
|133   |        \FF[60].FF    |flipflop_1375                        |     3|
|134   |        \FF[61].FF    |flipflop_1376                        |     3|
|135   |        \FF[62].FF    |flipflop_1377                        |     2|
|136   |        \FF[63].FF    |flipflop_1378                        |     2|
|137   |        \FF[6].FF     |flipflop_1379                        |     3|
|138   |        \FF[7].FF     |flipflop_1380                        |     2|
|139   |        \FF[8].FF     |flipflop_1381                        |     3|
|140   |        \FF[9].FF     |flipflop_1382                        |     2|
|141   |      mulr            |n_bit_shift_register                 |    41|
|142   |        \FF[0].FF     |flipflop_1287                        |     1|
|143   |        \FF[10].FF    |flipflop_1288                        |     4|
|144   |        \FF[11].FF    |flipflop_1289                        |     1|
|145   |        \FF[12].FF    |flipflop_1290                        |     1|
|146   |        \FF[13].FF    |flipflop_1291                        |     1|
|147   |        \FF[14].FF    |flipflop_1292                        |     1|
|148   |        \FF[15].FF    |flipflop_1293                        |     1|
|149   |        \FF[16].FF    |flipflop_1294                        |     1|
|150   |        \FF[17].FF    |flipflop_1295                        |     1|
|151   |        \FF[18].FF    |flipflop_1296                        |     2|
|152   |        \FF[19].FF    |flipflop_1297                        |     1|
|153   |        \FF[1].FF     |flipflop_1298                        |     1|
|154   |        \FF[20].FF    |flipflop_1299                        |     1|
|155   |        \FF[21].FF    |flipflop_1300                        |     2|
|156   |        \FF[22].FF    |flipflop_1301                        |     1|
|157   |        \FF[23].FF    |flipflop_1302                        |     1|
|158   |        \FF[24].FF    |flipflop_1303                        |     1|
|159   |        \FF[25].FF    |flipflop_1304                        |     1|
|160   |        \FF[26].FF    |flipflop_1305                        |     3|
|161   |        \FF[27].FF    |flipflop_1306                        |     1|
|162   |        \FF[28].FF    |flipflop_1307                        |     1|
|163   |        \FF[29].FF    |flipflop_1308                        |     1|
|164   |        \FF[2].FF     |flipflop_1309                        |     2|
|165   |        \FF[30].FF    |flipflop_1310                        |     1|
|166   |        \FF[31].FF    |flipflop_1311                        |     1|
|167   |        \FF[3].FF     |flipflop_1312                        |     1|
|168   |        \FF[4].FF     |flipflop_1313                        |     1|
|169   |        \FF[5].FF     |flipflop_1314                        |     2|
|170   |        \FF[6].FF     |flipflop_1315                        |     1|
|171   |        \FF[7].FF     |flipflop_1316                        |     1|
|172   |        \FF[8].FF     |flipflop_1317                        |     1|
|173   |        \FF[9].FF     |flipflop_1318                        |     1|
|174   |      prd             |n_bit_register__parameterized1       |    67|
|175   |        \reg[0].reg   |flipflop_1223                        |     2|
|176   |        \reg[10].reg  |flipflop_1224                        |     1|
|177   |        \reg[11].reg  |flipflop_1225                        |     1|
|178   |        \reg[12].reg  |flipflop_1226                        |     1|
|179   |        \reg[13].reg  |flipflop_1227                        |     1|
|180   |        \reg[14].reg  |flipflop_1228                        |     1|
|181   |        \reg[15].reg  |flipflop_1229                        |     1|
|182   |        \reg[16].reg  |flipflop_1230                        |     1|
|183   |        \reg[17].reg  |flipflop_1231                        |     1|
|184   |        \reg[18].reg  |flipflop_1232                        |     1|
|185   |        \reg[19].reg  |flipflop_1233                        |     1|
|186   |        \reg[1].reg   |flipflop_1234                        |     2|
|187   |        \reg[20].reg  |flipflop_1235                        |     1|
|188   |        \reg[21].reg  |flipflop_1236                        |     1|
|189   |        \reg[22].reg  |flipflop_1237                        |     1|
|190   |        \reg[23].reg  |flipflop_1238                        |     1|
|191   |        \reg[24].reg  |flipflop_1239                        |     1|
|192   |        \reg[25].reg  |flipflop_1240                        |     1|
|193   |        \reg[26].reg  |flipflop_1241                        |     1|
|194   |        \reg[27].reg  |flipflop_1242                        |     1|
|195   |        \reg[28].reg  |flipflop_1243                        |     1|
|196   |        \reg[29].reg  |flipflop_1244                        |     1|
|197   |        \reg[2].reg   |flipflop_1245                        |     2|
|198   |        \reg[30].reg  |flipflop_1246                        |     1|
|199   |        \reg[31].reg  |flipflop_1247                        |     1|
|200   |        \reg[32].reg  |flipflop_1248                        |     1|
|201   |        \reg[33].reg  |flipflop_1249                        |     1|
|202   |        \reg[34].reg  |flipflop_1250                        |     1|
|203   |        \reg[35].reg  |flipflop_1251                        |     1|
|204   |        \reg[36].reg  |flipflop_1252                        |     1|
|205   |        \reg[37].reg  |flipflop_1253                        |     1|
|206   |        \reg[38].reg  |flipflop_1254                        |     1|
|207   |        \reg[39].reg  |flipflop_1255                        |     1|
|208   |        \reg[3].reg   |flipflop_1256                        |     1|
|209   |        \reg[40].reg  |flipflop_1257                        |     1|
|210   |        \reg[41].reg  |flipflop_1258                        |     1|
|211   |        \reg[42].reg  |flipflop_1259                        |     1|
|212   |        \reg[43].reg  |flipflop_1260                        |     1|
|213   |        \reg[44].reg  |flipflop_1261                        |     1|
|214   |        \reg[45].reg  |flipflop_1262                        |     1|
|215   |        \reg[46].reg  |flipflop_1263                        |     1|
|216   |        \reg[47].reg  |flipflop_1264                        |     1|
|217   |        \reg[48].reg  |flipflop_1265                        |     1|
|218   |        \reg[49].reg  |flipflop_1266                        |     1|
|219   |        \reg[4].reg   |flipflop_1267                        |     1|
|220   |        \reg[50].reg  |flipflop_1268                        |     1|
|221   |        \reg[51].reg  |flipflop_1269                        |     1|
|222   |        \reg[52].reg  |flipflop_1270                        |     1|
|223   |        \reg[53].reg  |flipflop_1271                        |     1|
|224   |        \reg[54].reg  |flipflop_1272                        |     1|
|225   |        \reg[55].reg  |flipflop_1273                        |     1|
|226   |        \reg[56].reg  |flipflop_1274                        |     1|
|227   |        \reg[57].reg  |flipflop_1275                        |     1|
|228   |        \reg[58].reg  |flipflop_1276                        |     1|
|229   |        \reg[59].reg  |flipflop_1277                        |     1|
|230   |        \reg[5].reg   |flipflop_1278                        |     1|
|231   |        \reg[60].reg  |flipflop_1279                        |     1|
|232   |        \reg[61].reg  |flipflop_1280                        |     1|
|233   |        \reg[62].reg  |flipflop_1281                        |     1|
|234   |        \reg[63].reg  |flipflop_1282                        |     1|
|235   |        \reg[6].reg   |flipflop_1283                        |     1|
|236   |        \reg[7].reg   |flipflop_1284                        |     1|
|237   |        \reg[8].reg   |flipflop_1285                        |     1|
|238   |        \reg[9].reg   |flipflop_1286                        |     1|
|239   |    MUL_HI            |n_bit_register_2                     |    32|
|240   |      \reg[0].reg     |flipflop_1191                        |     1|
|241   |      \reg[10].reg    |flipflop_1192                        |     1|
|242   |      \reg[11].reg    |flipflop_1193                        |     1|
|243   |      \reg[12].reg    |flipflop_1194                        |     1|
|244   |      \reg[13].reg    |flipflop_1195                        |     1|
|245   |      \reg[14].reg    |flipflop_1196                        |     1|
|246   |      \reg[15].reg    |flipflop_1197                        |     1|
|247   |      \reg[16].reg    |flipflop_1198                        |     1|
|248   |      \reg[17].reg    |flipflop_1199                        |     1|
|249   |      \reg[18].reg    |flipflop_1200                        |     1|
|250   |      \reg[19].reg    |flipflop_1201                        |     1|
|251   |      \reg[1].reg     |flipflop_1202                        |     1|
|252   |      \reg[20].reg    |flipflop_1203                        |     1|
|253   |      \reg[21].reg    |flipflop_1204                        |     1|
|254   |      \reg[22].reg    |flipflop_1205                        |     1|
|255   |      \reg[23].reg    |flipflop_1206                        |     1|
|256   |      \reg[24].reg    |flipflop_1207                        |     1|
|257   |      \reg[25].reg    |flipflop_1208                        |     1|
|258   |      \reg[26].reg    |flipflop_1209                        |     1|
|259   |      \reg[27].reg    |flipflop_1210                        |     1|
|260   |      \reg[28].reg    |flipflop_1211                        |     1|
|261   |      \reg[29].reg    |flipflop_1212                        |     1|
|262   |      \reg[2].reg     |flipflop_1213                        |     1|
|263   |      \reg[30].reg    |flipflop_1214                        |     1|
|264   |      \reg[31].reg    |flipflop_1215                        |     1|
|265   |      \reg[3].reg     |flipflop_1216                        |     1|
|266   |      \reg[4].reg     |flipflop_1217                        |     1|
|267   |      \reg[5].reg     |flipflop_1218                        |     1|
|268   |      \reg[6].reg     |flipflop_1219                        |     1|
|269   |      \reg[7].reg     |flipflop_1220                        |     1|
|270   |      \reg[8].reg     |flipflop_1221                        |     1|
|271   |      \reg[9].reg     |flipflop_1222                        |     1|
|272   |    MUL_LO            |n_bit_register_3                     |    32|
|273   |      \reg[0].reg     |flipflop_1159                        |     1|
|274   |      \reg[10].reg    |flipflop_1160                        |     1|
|275   |      \reg[11].reg    |flipflop_1161                        |     1|
|276   |      \reg[12].reg    |flipflop_1162                        |     1|
|277   |      \reg[13].reg    |flipflop_1163                        |     1|
|278   |      \reg[14].reg    |flipflop_1164                        |     1|
|279   |      \reg[15].reg    |flipflop_1165                        |     1|
|280   |      \reg[16].reg    |flipflop_1166                        |     1|
|281   |      \reg[17].reg    |flipflop_1167                        |     1|
|282   |      \reg[18].reg    |flipflop_1168                        |     1|
|283   |      \reg[19].reg    |flipflop_1169                        |     1|
|284   |      \reg[1].reg     |flipflop_1170                        |     1|
|285   |      \reg[20].reg    |flipflop_1171                        |     1|
|286   |      \reg[21].reg    |flipflop_1172                        |     1|
|287   |      \reg[22].reg    |flipflop_1173                        |     1|
|288   |      \reg[23].reg    |flipflop_1174                        |     1|
|289   |      \reg[24].reg    |flipflop_1175                        |     1|
|290   |      \reg[25].reg    |flipflop_1176                        |     1|
|291   |      \reg[26].reg    |flipflop_1177                        |     1|
|292   |      \reg[27].reg    |flipflop_1178                        |     1|
|293   |      \reg[28].reg    |flipflop_1179                        |     1|
|294   |      \reg[29].reg    |flipflop_1180                        |     1|
|295   |      \reg[2].reg     |flipflop_1181                        |     1|
|296   |      \reg[30].reg    |flipflop_1182                        |     1|
|297   |      \reg[31].reg    |flipflop_1183                        |     1|
|298   |      \reg[3].reg     |flipflop_1184                        |     1|
|299   |      \reg[4].reg     |flipflop_1185                        |     1|
|300   |      \reg[5].reg     |flipflop_1186                        |     1|
|301   |      \reg[6].reg     |flipflop_1187                        |     1|
|302   |      \reg[7].reg     |flipflop_1188                        |     1|
|303   |      \reg[8].reg     |flipflop_1189                        |     1|
|304   |      \reg[9].reg     |flipflop_1190                        |     1|
|305   |    PC_reg            |pc                                   |    40|
|306   |      PC              |n_bit_register_1126                  |    40|
|307   |        \reg[0].reg   |flipflop_1127                        |     1|
|308   |        \reg[10].reg  |flipflop_1128                        |     1|
|309   |        \reg[11].reg  |flipflop_1129                        |     1|
|310   |        \reg[12].reg  |flipflop_1130                        |     1|
|311   |        \reg[13].reg  |flipflop_1131                        |     1|
|312   |        \reg[14].reg  |flipflop_1132                        |     1|
|313   |        \reg[15].reg  |flipflop_1133                        |     1|
|314   |        \reg[16].reg  |flipflop_1134                        |     1|
|315   |        \reg[17].reg  |flipflop_1135                        |     1|
|316   |        \reg[18].reg  |flipflop_1136                        |     1|
|317   |        \reg[19].reg  |flipflop_1137                        |     1|
|318   |        \reg[1].reg   |flipflop_1138                        |     1|
|319   |        \reg[20].reg  |flipflop_1139                        |     1|
|320   |        \reg[21].reg  |flipflop_1140                        |     1|
|321   |        \reg[22].reg  |flipflop_1141                        |     1|
|322   |        \reg[23].reg  |flipflop_1142                        |     1|
|323   |        \reg[24].reg  |flipflop_1143                        |     1|
|324   |        \reg[25].reg  |flipflop_1144                        |     1|
|325   |        \reg[26].reg  |flipflop_1145                        |     1|
|326   |        \reg[27].reg  |flipflop_1146                        |     1|
|327   |        \reg[28].reg  |flipflop_1147                        |     1|
|328   |        \reg[29].reg  |flipflop_1148                        |     1|
|329   |        \reg[2].reg   |flipflop_1149                        |     1|
|330   |        \reg[30].reg  |flipflop_1150                        |     1|
|331   |        \reg[31].reg  |flipflop_1151                        |     9|
|332   |        \reg[3].reg   |flipflop_1152                        |     1|
|333   |        \reg[4].reg   |flipflop_1153                        |     1|
|334   |        \reg[5].reg   |flipflop_1154                        |     1|
|335   |        \reg[6].reg   |flipflop_1155                        |     1|
|336   |        \reg[7].reg   |flipflop_1156                        |     1|
|337   |        \reg[8].reg   |flipflop_1157                        |     1|
|338   |        \reg[9].reg   |flipflop_1158                        |     1|
|339   |    alu_reg           |n_bit_register_4                     |    32|
|340   |      \reg[0].reg     |flipflop_1094                        |     1|
|341   |      \reg[10].reg    |flipflop_1095                        |     1|
|342   |      \reg[11].reg    |flipflop_1096                        |     1|
|343   |      \reg[12].reg    |flipflop_1097                        |     1|
|344   |      \reg[13].reg    |flipflop_1098                        |     1|
|345   |      \reg[14].reg    |flipflop_1099                        |     1|
|346   |      \reg[15].reg    |flipflop_1100                        |     1|
|347   |      \reg[16].reg    |flipflop_1101                        |     1|
|348   |      \reg[17].reg    |flipflop_1102                        |     1|
|349   |      \reg[18].reg    |flipflop_1103                        |     1|
|350   |      \reg[19].reg    |flipflop_1104                        |     1|
|351   |      \reg[1].reg     |flipflop_1105                        |     1|
|352   |      \reg[20].reg    |flipflop_1106                        |     1|
|353   |      \reg[21].reg    |flipflop_1107                        |     1|
|354   |      \reg[22].reg    |flipflop_1108                        |     1|
|355   |      \reg[23].reg    |flipflop_1109                        |     1|
|356   |      \reg[24].reg    |flipflop_1110                        |     1|
|357   |      \reg[25].reg    |flipflop_1111                        |     1|
|358   |      \reg[26].reg    |flipflop_1112                        |     1|
|359   |      \reg[27].reg    |flipflop_1113                        |     1|
|360   |      \reg[28].reg    |flipflop_1114                        |     1|
|361   |      \reg[29].reg    |flipflop_1115                        |     1|
|362   |      \reg[2].reg     |flipflop_1116                        |     1|
|363   |      \reg[30].reg    |flipflop_1117                        |     1|
|364   |      \reg[31].reg    |flipflop_1118                        |     1|
|365   |      \reg[3].reg     |flipflop_1119                        |     1|
|366   |      \reg[4].reg     |flipflop_1120                        |     1|
|367   |      \reg[5].reg     |flipflop_1121                        |     1|
|368   |      \reg[6].reg     |flipflop_1122                        |     1|
|369   |      \reg[7].reg     |flipflop_1123                        |     1|
|370   |      \reg[8].reg     |flipflop_1124                        |     1|
|371   |      \reg[9].reg     |flipflop_1125                        |     1|
|372   |    ctrl              |control                              |   194|
|373   |    inst_reg          |instruction_register                 |   204|
|374   |      \reg            |n_bit_register_1061                  |   204|
|375   |        \reg[0].reg   |flipflop_1062                        |    13|
|376   |        \reg[10].reg  |flipflop_1063                        |     4|
|377   |        \reg[11].reg  |flipflop_1064                        |     5|
|378   |        \reg[12].reg  |flipflop_1065                        |     5|
|379   |        \reg[13].reg  |flipflop_1066                        |    44|
|380   |        \reg[14].reg  |flipflop_1067                        |     8|
|381   |        \reg[15].reg  |flipflop_1068                        |     8|
|382   |        \reg[16].reg  |flipflop_1069                        |     1|
|383   |        \reg[17].reg  |flipflop_1070                        |     1|
|384   |        \reg[18].reg  |flipflop_1071                        |     1|
|385   |        \reg[19].reg  |flipflop_1072                        |     3|
|386   |        \reg[1].reg   |flipflop_1073                        |     7|
|387   |        \reg[20].reg  |flipflop_1074                        |    13|
|388   |        \reg[21].reg  |flipflop_1075                        |     2|
|389   |        \reg[22].reg  |flipflop_1076                        |     2|
|390   |        \reg[23].reg  |flipflop_1077                        |     1|
|391   |        \reg[24].reg  |flipflop_1078                        |     1|
|392   |        \reg[25].reg  |flipflop_1079                        |     1|
|393   |        \reg[26].reg  |flipflop_1080                        |     1|
|394   |        \reg[27].reg  |flipflop_1081                        |     7|
|395   |        \reg[28].reg  |flipflop_1082                        |    10|
|396   |        \reg[29].reg  |flipflop_1083                        |     2|
|397   |        \reg[2].reg   |flipflop_1084                        |     8|
|398   |        \reg[30].reg  |flipflop_1085                        |     8|
|399   |        \reg[31].reg  |flipflop_1086                        |    13|
|400   |        \reg[3].reg   |flipflop_1087                        |     7|
|401   |        \reg[4].reg   |flipflop_1088                        |     5|
|402   |        \reg[5].reg   |flipflop_1089                        |     7|
|403   |        \reg[6].reg   |flipflop_1090                        |     4|
|404   |        \reg[7].reg   |flipflop_1091                        |     4|
|405   |        \reg[8].reg   |flipflop_1092                        |     4|
|406   |        \reg[9].reg   |flipflop_1093                        |     4|
|407   |    out_mux           |mux_4_wide_5                         |    32|
|408   |    reg_file          |register_file                        |  2880|
|409   |      \reg[0].reg     |n_bit_register_6                     |    32|
|410   |        \reg[0].reg   |flipflop_1029                        |     1|
|411   |        \reg[10].reg  |flipflop_1030                        |     1|
|412   |        \reg[11].reg  |flipflop_1031                        |     1|
|413   |        \reg[12].reg  |flipflop_1032                        |     1|
|414   |        \reg[13].reg  |flipflop_1033                        |     1|
|415   |        \reg[14].reg  |flipflop_1034                        |     1|
|416   |        \reg[15].reg  |flipflop_1035                        |     1|
|417   |        \reg[16].reg  |flipflop_1036                        |     1|
|418   |        \reg[17].reg  |flipflop_1037                        |     1|
|419   |        \reg[18].reg  |flipflop_1038                        |     1|
|420   |        \reg[19].reg  |flipflop_1039                        |     1|
|421   |        \reg[1].reg   |flipflop_1040                        |     1|
|422   |        \reg[20].reg  |flipflop_1041                        |     1|
|423   |        \reg[21].reg  |flipflop_1042                        |     1|
|424   |        \reg[22].reg  |flipflop_1043                        |     1|
|425   |        \reg[23].reg  |flipflop_1044                        |     1|
|426   |        \reg[24].reg  |flipflop_1045                        |     1|
|427   |        \reg[25].reg  |flipflop_1046                        |     1|
|428   |        \reg[26].reg  |flipflop_1047                        |     1|
|429   |        \reg[27].reg  |flipflop_1048                        |     1|
|430   |        \reg[28].reg  |flipflop_1049                        |     1|
|431   |        \reg[29].reg  |flipflop_1050                        |     1|
|432   |        \reg[2].reg   |flipflop_1051                        |     1|
|433   |        \reg[30].reg  |flipflop_1052                        |     1|
|434   |        \reg[31].reg  |flipflop_1053                        |     1|
|435   |        \reg[3].reg   |flipflop_1054                        |     1|
|436   |        \reg[4].reg   |flipflop_1055                        |     1|
|437   |        \reg[5].reg   |flipflop_1056                        |     1|
|438   |        \reg[6].reg   |flipflop_1057                        |     1|
|439   |        \reg[7].reg   |flipflop_1058                        |     1|
|440   |        \reg[8].reg   |flipflop_1059                        |     1|
|441   |        \reg[9].reg   |flipflop_1060                        |     1|
|442   |      \reg[10].reg    |n_bit_register_7                     |    32|
|443   |        \reg[0].reg   |flipflop_997                         |     1|
|444   |        \reg[10].reg  |flipflop_998                         |     1|
|445   |        \reg[11].reg  |flipflop_999                         |     1|
|446   |        \reg[12].reg  |flipflop_1000                        |     1|
|447   |        \reg[13].reg  |flipflop_1001                        |     1|
|448   |        \reg[14].reg  |flipflop_1002                        |     1|
|449   |        \reg[15].reg  |flipflop_1003                        |     1|
|450   |        \reg[16].reg  |flipflop_1004                        |     1|
|451   |        \reg[17].reg  |flipflop_1005                        |     1|
|452   |        \reg[18].reg  |flipflop_1006                        |     1|
|453   |        \reg[19].reg  |flipflop_1007                        |     1|
|454   |        \reg[1].reg   |flipflop_1008                        |     1|
|455   |        \reg[20].reg  |flipflop_1009                        |     1|
|456   |        \reg[21].reg  |flipflop_1010                        |     1|
|457   |        \reg[22].reg  |flipflop_1011                        |     1|
|458   |        \reg[23].reg  |flipflop_1012                        |     1|
|459   |        \reg[24].reg  |flipflop_1013                        |     1|
|460   |        \reg[25].reg  |flipflop_1014                        |     1|
|461   |        \reg[26].reg  |flipflop_1015                        |     1|
|462   |        \reg[27].reg  |flipflop_1016                        |     1|
|463   |        \reg[28].reg  |flipflop_1017                        |     1|
|464   |        \reg[29].reg  |flipflop_1018                        |     1|
|465   |        \reg[2].reg   |flipflop_1019                        |     1|
|466   |        \reg[30].reg  |flipflop_1020                        |     1|
|467   |        \reg[31].reg  |flipflop_1021                        |     1|
|468   |        \reg[3].reg   |flipflop_1022                        |     1|
|469   |        \reg[4].reg   |flipflop_1023                        |     1|
|470   |        \reg[5].reg   |flipflop_1024                        |     1|
|471   |        \reg[6].reg   |flipflop_1025                        |     1|
|472   |        \reg[7].reg   |flipflop_1026                        |     1|
|473   |        \reg[8].reg   |flipflop_1027                        |     1|
|474   |        \reg[9].reg   |flipflop_1028                        |     1|
|475   |      \reg[11].reg    |n_bit_register_8                     |   160|
|476   |        \reg[0].reg   |flipflop_965                         |     5|
|477   |        \reg[10].reg  |flipflop_966                         |     5|
|478   |        \reg[11].reg  |flipflop_967                         |     5|
|479   |        \reg[12].reg  |flipflop_968                         |     5|
|480   |        \reg[13].reg  |flipflop_969                         |     5|
|481   |        \reg[14].reg  |flipflop_970                         |     5|
|482   |        \reg[15].reg  |flipflop_971                         |     5|
|483   |        \reg[16].reg  |flipflop_972                         |     5|
|484   |        \reg[17].reg  |flipflop_973                         |     5|
|485   |        \reg[18].reg  |flipflop_974                         |     5|
|486   |        \reg[19].reg  |flipflop_975                         |     5|
|487   |        \reg[1].reg   |flipflop_976                         |     5|
|488   |        \reg[20].reg  |flipflop_977                         |     5|
|489   |        \reg[21].reg  |flipflop_978                         |     5|
|490   |        \reg[22].reg  |flipflop_979                         |     5|
|491   |        \reg[23].reg  |flipflop_980                         |     5|
|492   |        \reg[24].reg  |flipflop_981                         |     5|
|493   |        \reg[25].reg  |flipflop_982                         |     5|
|494   |        \reg[26].reg  |flipflop_983                         |     5|
|495   |        \reg[27].reg  |flipflop_984                         |     5|
|496   |        \reg[28].reg  |flipflop_985                         |     5|
|497   |        \reg[29].reg  |flipflop_986                         |     5|
|498   |        \reg[2].reg   |flipflop_987                         |     5|
|499   |        \reg[30].reg  |flipflop_988                         |     5|
|500   |        \reg[31].reg  |flipflop_989                         |     5|
|501   |        \reg[3].reg   |flipflop_990                         |     5|
|502   |        \reg[4].reg   |flipflop_991                         |     5|
|503   |        \reg[5].reg   |flipflop_992                         |     5|
|504   |        \reg[6].reg   |flipflop_993                         |     5|
|505   |        \reg[7].reg   |flipflop_994                         |     5|
|506   |        \reg[8].reg   |flipflop_995                         |     5|
|507   |        \reg[9].reg   |flipflop_996                         |     5|
|508   |      \reg[12].reg    |n_bit_register_9                     |    32|
|509   |        \reg[0].reg   |flipflop_933                         |     1|
|510   |        \reg[10].reg  |flipflop_934                         |     1|
|511   |        \reg[11].reg  |flipflop_935                         |     1|
|512   |        \reg[12].reg  |flipflop_936                         |     1|
|513   |        \reg[13].reg  |flipflop_937                         |     1|
|514   |        \reg[14].reg  |flipflop_938                         |     1|
|515   |        \reg[15].reg  |flipflop_939                         |     1|
|516   |        \reg[16].reg  |flipflop_940                         |     1|
|517   |        \reg[17].reg  |flipflop_941                         |     1|
|518   |        \reg[18].reg  |flipflop_942                         |     1|
|519   |        \reg[19].reg  |flipflop_943                         |     1|
|520   |        \reg[1].reg   |flipflop_944                         |     1|
|521   |        \reg[20].reg  |flipflop_945                         |     1|
|522   |        \reg[21].reg  |flipflop_946                         |     1|
|523   |        \reg[22].reg  |flipflop_947                         |     1|
|524   |        \reg[23].reg  |flipflop_948                         |     1|
|525   |        \reg[24].reg  |flipflop_949                         |     1|
|526   |        \reg[25].reg  |flipflop_950                         |     1|
|527   |        \reg[26].reg  |flipflop_951                         |     1|
|528   |        \reg[27].reg  |flipflop_952                         |     1|
|529   |        \reg[28].reg  |flipflop_953                         |     1|
|530   |        \reg[29].reg  |flipflop_954                         |     1|
|531   |        \reg[2].reg   |flipflop_955                         |     1|
|532   |        \reg[30].reg  |flipflop_956                         |     1|
|533   |        \reg[31].reg  |flipflop_957                         |     1|
|534   |        \reg[3].reg   |flipflop_958                         |     1|
|535   |        \reg[4].reg   |flipflop_959                         |     1|
|536   |        \reg[5].reg   |flipflop_960                         |     1|
|537   |        \reg[6].reg   |flipflop_961                         |     1|
|538   |        \reg[7].reg   |flipflop_962                         |     1|
|539   |        \reg[8].reg   |flipflop_963                         |     1|
|540   |        \reg[9].reg   |flipflop_964                         |     1|
|541   |      \reg[13].reg    |n_bit_register_10                    |    32|
|542   |        \reg[0].reg   |flipflop_901                         |     1|
|543   |        \reg[10].reg  |flipflop_902                         |     1|
|544   |        \reg[11].reg  |flipflop_903                         |     1|
|545   |        \reg[12].reg  |flipflop_904                         |     1|
|546   |        \reg[13].reg  |flipflop_905                         |     1|
|547   |        \reg[14].reg  |flipflop_906                         |     1|
|548   |        \reg[15].reg  |flipflop_907                         |     1|
|549   |        \reg[16].reg  |flipflop_908                         |     1|
|550   |        \reg[17].reg  |flipflop_909                         |     1|
|551   |        \reg[18].reg  |flipflop_910                         |     1|
|552   |        \reg[19].reg  |flipflop_911                         |     1|
|553   |        \reg[1].reg   |flipflop_912                         |     1|
|554   |        \reg[20].reg  |flipflop_913                         |     1|
|555   |        \reg[21].reg  |flipflop_914                         |     1|
|556   |        \reg[22].reg  |flipflop_915                         |     1|
|557   |        \reg[23].reg  |flipflop_916                         |     1|
|558   |        \reg[24].reg  |flipflop_917                         |     1|
|559   |        \reg[25].reg  |flipflop_918                         |     1|
|560   |        \reg[26].reg  |flipflop_919                         |     1|
|561   |        \reg[27].reg  |flipflop_920                         |     1|
|562   |        \reg[28].reg  |flipflop_921                         |     1|
|563   |        \reg[29].reg  |flipflop_922                         |     1|
|564   |        \reg[2].reg   |flipflop_923                         |     1|
|565   |        \reg[30].reg  |flipflop_924                         |     1|
|566   |        \reg[31].reg  |flipflop_925                         |     1|
|567   |        \reg[3].reg   |flipflop_926                         |     1|
|568   |        \reg[4].reg   |flipflop_927                         |     1|
|569   |        \reg[5].reg   |flipflop_928                         |     1|
|570   |        \reg[6].reg   |flipflop_929                         |     1|
|571   |        \reg[7].reg   |flipflop_930                         |     1|
|572   |        \reg[8].reg   |flipflop_931                         |     1|
|573   |        \reg[9].reg   |flipflop_932                         |     1|
|574   |      \reg[14].reg    |n_bit_register_11                    |    32|
|575   |        \reg[0].reg   |flipflop_869                         |     1|
|576   |        \reg[10].reg  |flipflop_870                         |     1|
|577   |        \reg[11].reg  |flipflop_871                         |     1|
|578   |        \reg[12].reg  |flipflop_872                         |     1|
|579   |        \reg[13].reg  |flipflop_873                         |     1|
|580   |        \reg[14].reg  |flipflop_874                         |     1|
|581   |        \reg[15].reg  |flipflop_875                         |     1|
|582   |        \reg[16].reg  |flipflop_876                         |     1|
|583   |        \reg[17].reg  |flipflop_877                         |     1|
|584   |        \reg[18].reg  |flipflop_878                         |     1|
|585   |        \reg[19].reg  |flipflop_879                         |     1|
|586   |        \reg[1].reg   |flipflop_880                         |     1|
|587   |        \reg[20].reg  |flipflop_881                         |     1|
|588   |        \reg[21].reg  |flipflop_882                         |     1|
|589   |        \reg[22].reg  |flipflop_883                         |     1|
|590   |        \reg[23].reg  |flipflop_884                         |     1|
|591   |        \reg[24].reg  |flipflop_885                         |     1|
|592   |        \reg[25].reg  |flipflop_886                         |     1|
|593   |        \reg[26].reg  |flipflop_887                         |     1|
|594   |        \reg[27].reg  |flipflop_888                         |     1|
|595   |        \reg[28].reg  |flipflop_889                         |     1|
|596   |        \reg[29].reg  |flipflop_890                         |     1|
|597   |        \reg[2].reg   |flipflop_891                         |     1|
|598   |        \reg[30].reg  |flipflop_892                         |     1|
|599   |        \reg[31].reg  |flipflop_893                         |     1|
|600   |        \reg[3].reg   |flipflop_894                         |     1|
|601   |        \reg[4].reg   |flipflop_895                         |     1|
|602   |        \reg[5].reg   |flipflop_896                         |     1|
|603   |        \reg[6].reg   |flipflop_897                         |     1|
|604   |        \reg[7].reg   |flipflop_898                         |     1|
|605   |        \reg[8].reg   |flipflop_899                         |     1|
|606   |        \reg[9].reg   |flipflop_900                         |     1|
|607   |      \reg[15].reg    |n_bit_register_12                    |    96|
|608   |        \reg[0].reg   |flipflop_837                         |     3|
|609   |        \reg[10].reg  |flipflop_838                         |     3|
|610   |        \reg[11].reg  |flipflop_839                         |     3|
|611   |        \reg[12].reg  |flipflop_840                         |     3|
|612   |        \reg[13].reg  |flipflop_841                         |     3|
|613   |        \reg[14].reg  |flipflop_842                         |     3|
|614   |        \reg[15].reg  |flipflop_843                         |     3|
|615   |        \reg[16].reg  |flipflop_844                         |     3|
|616   |        \reg[17].reg  |flipflop_845                         |     3|
|617   |        \reg[18].reg  |flipflop_846                         |     3|
|618   |        \reg[19].reg  |flipflop_847                         |     3|
|619   |        \reg[1].reg   |flipflop_848                         |     3|
|620   |        \reg[20].reg  |flipflop_849                         |     3|
|621   |        \reg[21].reg  |flipflop_850                         |     3|
|622   |        \reg[22].reg  |flipflop_851                         |     3|
|623   |        \reg[23].reg  |flipflop_852                         |     3|
|624   |        \reg[24].reg  |flipflop_853                         |     3|
|625   |        \reg[25].reg  |flipflop_854                         |     3|
|626   |        \reg[26].reg  |flipflop_855                         |     3|
|627   |        \reg[27].reg  |flipflop_856                         |     3|
|628   |        \reg[28].reg  |flipflop_857                         |     3|
|629   |        \reg[29].reg  |flipflop_858                         |     3|
|630   |        \reg[2].reg   |flipflop_859                         |     3|
|631   |        \reg[30].reg  |flipflop_860                         |     3|
|632   |        \reg[31].reg  |flipflop_861                         |     3|
|633   |        \reg[3].reg   |flipflop_862                         |     3|
|634   |        \reg[4].reg   |flipflop_863                         |     3|
|635   |        \reg[5].reg   |flipflop_864                         |     3|
|636   |        \reg[6].reg   |flipflop_865                         |     3|
|637   |        \reg[7].reg   |flipflop_866                         |     3|
|638   |        \reg[8].reg   |flipflop_867                         |     3|
|639   |        \reg[9].reg   |flipflop_868                         |     3|
|640   |      \reg[16].reg    |n_bit_register_13                    |    32|
|641   |        \reg[0].reg   |flipflop_805                         |     1|
|642   |        \reg[10].reg  |flipflop_806                         |     1|
|643   |        \reg[11].reg  |flipflop_807                         |     1|
|644   |        \reg[12].reg  |flipflop_808                         |     1|
|645   |        \reg[13].reg  |flipflop_809                         |     1|
|646   |        \reg[14].reg  |flipflop_810                         |     1|
|647   |        \reg[15].reg  |flipflop_811                         |     1|
|648   |        \reg[16].reg  |flipflop_812                         |     1|
|649   |        \reg[17].reg  |flipflop_813                         |     1|
|650   |        \reg[18].reg  |flipflop_814                         |     1|
|651   |        \reg[19].reg  |flipflop_815                         |     1|
|652   |        \reg[1].reg   |flipflop_816                         |     1|
|653   |        \reg[20].reg  |flipflop_817                         |     1|
|654   |        \reg[21].reg  |flipflop_818                         |     1|
|655   |        \reg[22].reg  |flipflop_819                         |     1|
|656   |        \reg[23].reg  |flipflop_820                         |     1|
|657   |        \reg[24].reg  |flipflop_821                         |     1|
|658   |        \reg[25].reg  |flipflop_822                         |     1|
|659   |        \reg[26].reg  |flipflop_823                         |     1|
|660   |        \reg[27].reg  |flipflop_824                         |     1|
|661   |        \reg[28].reg  |flipflop_825                         |     1|
|662   |        \reg[29].reg  |flipflop_826                         |     1|
|663   |        \reg[2].reg   |flipflop_827                         |     1|
|664   |        \reg[30].reg  |flipflop_828                         |     1|
|665   |        \reg[31].reg  |flipflop_829                         |     1|
|666   |        \reg[3].reg   |flipflop_830                         |     1|
|667   |        \reg[4].reg   |flipflop_831                         |     1|
|668   |        \reg[5].reg   |flipflop_832                         |     1|
|669   |        \reg[6].reg   |flipflop_833                         |     1|
|670   |        \reg[7].reg   |flipflop_834                         |     1|
|671   |        \reg[8].reg   |flipflop_835                         |     1|
|672   |        \reg[9].reg   |flipflop_836                         |     1|
|673   |      \reg[17].reg    |n_bit_register_14                    |    32|
|674   |        \reg[0].reg   |flipflop_773                         |     1|
|675   |        \reg[10].reg  |flipflop_774                         |     1|
|676   |        \reg[11].reg  |flipflop_775                         |     1|
|677   |        \reg[12].reg  |flipflop_776                         |     1|
|678   |        \reg[13].reg  |flipflop_777                         |     1|
|679   |        \reg[14].reg  |flipflop_778                         |     1|
|680   |        \reg[15].reg  |flipflop_779                         |     1|
|681   |        \reg[16].reg  |flipflop_780                         |     1|
|682   |        \reg[17].reg  |flipflop_781                         |     1|
|683   |        \reg[18].reg  |flipflop_782                         |     1|
|684   |        \reg[19].reg  |flipflop_783                         |     1|
|685   |        \reg[1].reg   |flipflop_784                         |     1|
|686   |        \reg[20].reg  |flipflop_785                         |     1|
|687   |        \reg[21].reg  |flipflop_786                         |     1|
|688   |        \reg[22].reg  |flipflop_787                         |     1|
|689   |        \reg[23].reg  |flipflop_788                         |     1|
|690   |        \reg[24].reg  |flipflop_789                         |     1|
|691   |        \reg[25].reg  |flipflop_790                         |     1|
|692   |        \reg[26].reg  |flipflop_791                         |     1|
|693   |        \reg[27].reg  |flipflop_792                         |     1|
|694   |        \reg[28].reg  |flipflop_793                         |     1|
|695   |        \reg[29].reg  |flipflop_794                         |     1|
|696   |        \reg[2].reg   |flipflop_795                         |     1|
|697   |        \reg[30].reg  |flipflop_796                         |     1|
|698   |        \reg[31].reg  |flipflop_797                         |     1|
|699   |        \reg[3].reg   |flipflop_798                         |     1|
|700   |        \reg[4].reg   |flipflop_799                         |     1|
|701   |        \reg[5].reg   |flipflop_800                         |     1|
|702   |        \reg[6].reg   |flipflop_801                         |     1|
|703   |        \reg[7].reg   |flipflop_802                         |     1|
|704   |        \reg[8].reg   |flipflop_803                         |     1|
|705   |        \reg[9].reg   |flipflop_804                         |     1|
|706   |      \reg[18].reg    |n_bit_register_15                    |    32|
|707   |        \reg[0].reg   |flipflop_741                         |     1|
|708   |        \reg[10].reg  |flipflop_742                         |     1|
|709   |        \reg[11].reg  |flipflop_743                         |     1|
|710   |        \reg[12].reg  |flipflop_744                         |     1|
|711   |        \reg[13].reg  |flipflop_745                         |     1|
|712   |        \reg[14].reg  |flipflop_746                         |     1|
|713   |        \reg[15].reg  |flipflop_747                         |     1|
|714   |        \reg[16].reg  |flipflop_748                         |     1|
|715   |        \reg[17].reg  |flipflop_749                         |     1|
|716   |        \reg[18].reg  |flipflop_750                         |     1|
|717   |        \reg[19].reg  |flipflop_751                         |     1|
|718   |        \reg[1].reg   |flipflop_752                         |     1|
|719   |        \reg[20].reg  |flipflop_753                         |     1|
|720   |        \reg[21].reg  |flipflop_754                         |     1|
|721   |        \reg[22].reg  |flipflop_755                         |     1|
|722   |        \reg[23].reg  |flipflop_756                         |     1|
|723   |        \reg[24].reg  |flipflop_757                         |     1|
|724   |        \reg[25].reg  |flipflop_758                         |     1|
|725   |        \reg[26].reg  |flipflop_759                         |     1|
|726   |        \reg[27].reg  |flipflop_760                         |     1|
|727   |        \reg[28].reg  |flipflop_761                         |     1|
|728   |        \reg[29].reg  |flipflop_762                         |     1|
|729   |        \reg[2].reg   |flipflop_763                         |     1|
|730   |        \reg[30].reg  |flipflop_764                         |     1|
|731   |        \reg[31].reg  |flipflop_765                         |     1|
|732   |        \reg[3].reg   |flipflop_766                         |     1|
|733   |        \reg[4].reg   |flipflop_767                         |     1|
|734   |        \reg[5].reg   |flipflop_768                         |     1|
|735   |        \reg[6].reg   |flipflop_769                         |     1|
|736   |        \reg[7].reg   |flipflop_770                         |     1|
|737   |        \reg[8].reg   |flipflop_771                         |     1|
|738   |        \reg[9].reg   |flipflop_772                         |     1|
|739   |      \reg[19].reg    |n_bit_register_16                    |   160|
|740   |        \reg[0].reg   |flipflop_709                         |     5|
|741   |        \reg[10].reg  |flipflop_710                         |     5|
|742   |        \reg[11].reg  |flipflop_711                         |     5|
|743   |        \reg[12].reg  |flipflop_712                         |     5|
|744   |        \reg[13].reg  |flipflop_713                         |     5|
|745   |        \reg[14].reg  |flipflop_714                         |     5|
|746   |        \reg[15].reg  |flipflop_715                         |     5|
|747   |        \reg[16].reg  |flipflop_716                         |     5|
|748   |        \reg[17].reg  |flipflop_717                         |     5|
|749   |        \reg[18].reg  |flipflop_718                         |     5|
|750   |        \reg[19].reg  |flipflop_719                         |     5|
|751   |        \reg[1].reg   |flipflop_720                         |     5|
|752   |        \reg[20].reg  |flipflop_721                         |     5|
|753   |        \reg[21].reg  |flipflop_722                         |     5|
|754   |        \reg[22].reg  |flipflop_723                         |     5|
|755   |        \reg[23].reg  |flipflop_724                         |     5|
|756   |        \reg[24].reg  |flipflop_725                         |     5|
|757   |        \reg[25].reg  |flipflop_726                         |     5|
|758   |        \reg[26].reg  |flipflop_727                         |     5|
|759   |        \reg[27].reg  |flipflop_728                         |     5|
|760   |        \reg[28].reg  |flipflop_729                         |     5|
|761   |        \reg[29].reg  |flipflop_730                         |     5|
|762   |        \reg[2].reg   |flipflop_731                         |     5|
|763   |        \reg[30].reg  |flipflop_732                         |     5|
|764   |        \reg[31].reg  |flipflop_733                         |     5|
|765   |        \reg[3].reg   |flipflop_734                         |     5|
|766   |        \reg[4].reg   |flipflop_735                         |     5|
|767   |        \reg[5].reg   |flipflop_736                         |     5|
|768   |        \reg[6].reg   |flipflop_737                         |     5|
|769   |        \reg[7].reg   |flipflop_738                         |     5|
|770   |        \reg[8].reg   |flipflop_739                         |     5|
|771   |        \reg[9].reg   |flipflop_740                         |     5|
|772   |      \reg[1].reg     |n_bit_register_17                    |    32|
|773   |        \reg[0].reg   |flipflop_677                         |     1|
|774   |        \reg[10].reg  |flipflop_678                         |     1|
|775   |        \reg[11].reg  |flipflop_679                         |     1|
|776   |        \reg[12].reg  |flipflop_680                         |     1|
|777   |        \reg[13].reg  |flipflop_681                         |     1|
|778   |        \reg[14].reg  |flipflop_682                         |     1|
|779   |        \reg[15].reg  |flipflop_683                         |     1|
|780   |        \reg[16].reg  |flipflop_684                         |     1|
|781   |        \reg[17].reg  |flipflop_685                         |     1|
|782   |        \reg[18].reg  |flipflop_686                         |     1|
|783   |        \reg[19].reg  |flipflop_687                         |     1|
|784   |        \reg[1].reg   |flipflop_688                         |     1|
|785   |        \reg[20].reg  |flipflop_689                         |     1|
|786   |        \reg[21].reg  |flipflop_690                         |     1|
|787   |        \reg[22].reg  |flipflop_691                         |     1|
|788   |        \reg[23].reg  |flipflop_692                         |     1|
|789   |        \reg[24].reg  |flipflop_693                         |     1|
|790   |        \reg[25].reg  |flipflop_694                         |     1|
|791   |        \reg[26].reg  |flipflop_695                         |     1|
|792   |        \reg[27].reg  |flipflop_696                         |     1|
|793   |        \reg[28].reg  |flipflop_697                         |     1|
|794   |        \reg[29].reg  |flipflop_698                         |     1|
|795   |        \reg[2].reg   |flipflop_699                         |     1|
|796   |        \reg[30].reg  |flipflop_700                         |     1|
|797   |        \reg[31].reg  |flipflop_701                         |     1|
|798   |        \reg[3].reg   |flipflop_702                         |     1|
|799   |        \reg[4].reg   |flipflop_703                         |     1|
|800   |        \reg[5].reg   |flipflop_704                         |     1|
|801   |        \reg[6].reg   |flipflop_705                         |     1|
|802   |        \reg[7].reg   |flipflop_706                         |     1|
|803   |        \reg[8].reg   |flipflop_707                         |     1|
|804   |        \reg[9].reg   |flipflop_708                         |     1|
|805   |      \reg[20].reg    |n_bit_register_18                    |    32|
|806   |        \reg[0].reg   |flipflop_645                         |     1|
|807   |        \reg[10].reg  |flipflop_646                         |     1|
|808   |        \reg[11].reg  |flipflop_647                         |     1|
|809   |        \reg[12].reg  |flipflop_648                         |     1|
|810   |        \reg[13].reg  |flipflop_649                         |     1|
|811   |        \reg[14].reg  |flipflop_650                         |     1|
|812   |        \reg[15].reg  |flipflop_651                         |     1|
|813   |        \reg[16].reg  |flipflop_652                         |     1|
|814   |        \reg[17].reg  |flipflop_653                         |     1|
|815   |        \reg[18].reg  |flipflop_654                         |     1|
|816   |        \reg[19].reg  |flipflop_655                         |     1|
|817   |        \reg[1].reg   |flipflop_656                         |     1|
|818   |        \reg[20].reg  |flipflop_657                         |     1|
|819   |        \reg[21].reg  |flipflop_658                         |     1|
|820   |        \reg[22].reg  |flipflop_659                         |     1|
|821   |        \reg[23].reg  |flipflop_660                         |     1|
|822   |        \reg[24].reg  |flipflop_661                         |     1|
|823   |        \reg[25].reg  |flipflop_662                         |     1|
|824   |        \reg[26].reg  |flipflop_663                         |     1|
|825   |        \reg[27].reg  |flipflop_664                         |     1|
|826   |        \reg[28].reg  |flipflop_665                         |     1|
|827   |        \reg[29].reg  |flipflop_666                         |     1|
|828   |        \reg[2].reg   |flipflop_667                         |     1|
|829   |        \reg[30].reg  |flipflop_668                         |     1|
|830   |        \reg[31].reg  |flipflop_669                         |     1|
|831   |        \reg[3].reg   |flipflop_670                         |     1|
|832   |        \reg[4].reg   |flipflop_671                         |     1|
|833   |        \reg[5].reg   |flipflop_672                         |     1|
|834   |        \reg[6].reg   |flipflop_673                         |     1|
|835   |        \reg[7].reg   |flipflop_674                         |     1|
|836   |        \reg[8].reg   |flipflop_675                         |     1|
|837   |        \reg[9].reg   |flipflop_676                         |     1|
|838   |      \reg[21].reg    |n_bit_register_19                    |    32|
|839   |        \reg[0].reg   |flipflop_613                         |     1|
|840   |        \reg[10].reg  |flipflop_614                         |     1|
|841   |        \reg[11].reg  |flipflop_615                         |     1|
|842   |        \reg[12].reg  |flipflop_616                         |     1|
|843   |        \reg[13].reg  |flipflop_617                         |     1|
|844   |        \reg[14].reg  |flipflop_618                         |     1|
|845   |        \reg[15].reg  |flipflop_619                         |     1|
|846   |        \reg[16].reg  |flipflop_620                         |     1|
|847   |        \reg[17].reg  |flipflop_621                         |     1|
|848   |        \reg[18].reg  |flipflop_622                         |     1|
|849   |        \reg[19].reg  |flipflop_623                         |     1|
|850   |        \reg[1].reg   |flipflop_624                         |     1|
|851   |        \reg[20].reg  |flipflop_625                         |     1|
|852   |        \reg[21].reg  |flipflop_626                         |     1|
|853   |        \reg[22].reg  |flipflop_627                         |     1|
|854   |        \reg[23].reg  |flipflop_628                         |     1|
|855   |        \reg[24].reg  |flipflop_629                         |     1|
|856   |        \reg[25].reg  |flipflop_630                         |     1|
|857   |        \reg[26].reg  |flipflop_631                         |     1|
|858   |        \reg[27].reg  |flipflop_632                         |     1|
|859   |        \reg[28].reg  |flipflop_633                         |     1|
|860   |        \reg[29].reg  |flipflop_634                         |     1|
|861   |        \reg[2].reg   |flipflop_635                         |     1|
|862   |        \reg[30].reg  |flipflop_636                         |     1|
|863   |        \reg[31].reg  |flipflop_637                         |     1|
|864   |        \reg[3].reg   |flipflop_638                         |     1|
|865   |        \reg[4].reg   |flipflop_639                         |     1|
|866   |        \reg[5].reg   |flipflop_640                         |     1|
|867   |        \reg[6].reg   |flipflop_641                         |     1|
|868   |        \reg[7].reg   |flipflop_642                         |     1|
|869   |        \reg[8].reg   |flipflop_643                         |     1|
|870   |        \reg[9].reg   |flipflop_644                         |     1|
|871   |      \reg[22].reg    |n_bit_register_20                    |    32|
|872   |        \reg[0].reg   |flipflop_581                         |     1|
|873   |        \reg[10].reg  |flipflop_582                         |     1|
|874   |        \reg[11].reg  |flipflop_583                         |     1|
|875   |        \reg[12].reg  |flipflop_584                         |     1|
|876   |        \reg[13].reg  |flipflop_585                         |     1|
|877   |        \reg[14].reg  |flipflop_586                         |     1|
|878   |        \reg[15].reg  |flipflop_587                         |     1|
|879   |        \reg[16].reg  |flipflop_588                         |     1|
|880   |        \reg[17].reg  |flipflop_589                         |     1|
|881   |        \reg[18].reg  |flipflop_590                         |     1|
|882   |        \reg[19].reg  |flipflop_591                         |     1|
|883   |        \reg[1].reg   |flipflop_592                         |     1|
|884   |        \reg[20].reg  |flipflop_593                         |     1|
|885   |        \reg[21].reg  |flipflop_594                         |     1|
|886   |        \reg[22].reg  |flipflop_595                         |     1|
|887   |        \reg[23].reg  |flipflop_596                         |     1|
|888   |        \reg[24].reg  |flipflop_597                         |     1|
|889   |        \reg[25].reg  |flipflop_598                         |     1|
|890   |        \reg[26].reg  |flipflop_599                         |     1|
|891   |        \reg[27].reg  |flipflop_600                         |     1|
|892   |        \reg[28].reg  |flipflop_601                         |     1|
|893   |        \reg[29].reg  |flipflop_602                         |     1|
|894   |        \reg[2].reg   |flipflop_603                         |     1|
|895   |        \reg[30].reg  |flipflop_604                         |     1|
|896   |        \reg[31].reg  |flipflop_605                         |     1|
|897   |        \reg[3].reg   |flipflop_606                         |     1|
|898   |        \reg[4].reg   |flipflop_607                         |     1|
|899   |        \reg[5].reg   |flipflop_608                         |     1|
|900   |        \reg[6].reg   |flipflop_609                         |     1|
|901   |        \reg[7].reg   |flipflop_610                         |     1|
|902   |        \reg[8].reg   |flipflop_611                         |     1|
|903   |        \reg[9].reg   |flipflop_612                         |     1|
|904   |      \reg[23].reg    |n_bit_register_21                    |    96|
|905   |        \reg[0].reg   |flipflop_549                         |     3|
|906   |        \reg[10].reg  |flipflop_550                         |     3|
|907   |        \reg[11].reg  |flipflop_551                         |     3|
|908   |        \reg[12].reg  |flipflop_552                         |     3|
|909   |        \reg[13].reg  |flipflop_553                         |     3|
|910   |        \reg[14].reg  |flipflop_554                         |     3|
|911   |        \reg[15].reg  |flipflop_555                         |     3|
|912   |        \reg[16].reg  |flipflop_556                         |     3|
|913   |        \reg[17].reg  |flipflop_557                         |     3|
|914   |        \reg[18].reg  |flipflop_558                         |     3|
|915   |        \reg[19].reg  |flipflop_559                         |     3|
|916   |        \reg[1].reg   |flipflop_560                         |     3|
|917   |        \reg[20].reg  |flipflop_561                         |     3|
|918   |        \reg[21].reg  |flipflop_562                         |     3|
|919   |        \reg[22].reg  |flipflop_563                         |     3|
|920   |        \reg[23].reg  |flipflop_564                         |     3|
|921   |        \reg[24].reg  |flipflop_565                         |     3|
|922   |        \reg[25].reg  |flipflop_566                         |     3|
|923   |        \reg[26].reg  |flipflop_567                         |     3|
|924   |        \reg[27].reg  |flipflop_568                         |     3|
|925   |        \reg[28].reg  |flipflop_569                         |     3|
|926   |        \reg[29].reg  |flipflop_570                         |     3|
|927   |        \reg[2].reg   |flipflop_571                         |     3|
|928   |        \reg[30].reg  |flipflop_572                         |     3|
|929   |        \reg[31].reg  |flipflop_573                         |     3|
|930   |        \reg[3].reg   |flipflop_574                         |     3|
|931   |        \reg[4].reg   |flipflop_575                         |     3|
|932   |        \reg[5].reg   |flipflop_576                         |     3|
|933   |        \reg[6].reg   |flipflop_577                         |     3|
|934   |        \reg[7].reg   |flipflop_578                         |     3|
|935   |        \reg[8].reg   |flipflop_579                         |     3|
|936   |        \reg[9].reg   |flipflop_580                         |     3|
|937   |      \reg[24].reg    |n_bit_register_22                    |    32|
|938   |        \reg[0].reg   |flipflop_517                         |     1|
|939   |        \reg[10].reg  |flipflop_518                         |     1|
|940   |        \reg[11].reg  |flipflop_519                         |     1|
|941   |        \reg[12].reg  |flipflop_520                         |     1|
|942   |        \reg[13].reg  |flipflop_521                         |     1|
|943   |        \reg[14].reg  |flipflop_522                         |     1|
|944   |        \reg[15].reg  |flipflop_523                         |     1|
|945   |        \reg[16].reg  |flipflop_524                         |     1|
|946   |        \reg[17].reg  |flipflop_525                         |     1|
|947   |        \reg[18].reg  |flipflop_526                         |     1|
|948   |        \reg[19].reg  |flipflop_527                         |     1|
|949   |        \reg[1].reg   |flipflop_528                         |     1|
|950   |        \reg[20].reg  |flipflop_529                         |     1|
|951   |        \reg[21].reg  |flipflop_530                         |     1|
|952   |        \reg[22].reg  |flipflop_531                         |     1|
|953   |        \reg[23].reg  |flipflop_532                         |     1|
|954   |        \reg[24].reg  |flipflop_533                         |     1|
|955   |        \reg[25].reg  |flipflop_534                         |     1|
|956   |        \reg[26].reg  |flipflop_535                         |     1|
|957   |        \reg[27].reg  |flipflop_536                         |     1|
|958   |        \reg[28].reg  |flipflop_537                         |     1|
|959   |        \reg[29].reg  |flipflop_538                         |     1|
|960   |        \reg[2].reg   |flipflop_539                         |     1|
|961   |        \reg[30].reg  |flipflop_540                         |     1|
|962   |        \reg[31].reg  |flipflop_541                         |     1|
|963   |        \reg[3].reg   |flipflop_542                         |     1|
|964   |        \reg[4].reg   |flipflop_543                         |     1|
|965   |        \reg[5].reg   |flipflop_544                         |     1|
|966   |        \reg[6].reg   |flipflop_545                         |     1|
|967   |        \reg[7].reg   |flipflop_546                         |     1|
|968   |        \reg[8].reg   |flipflop_547                         |     1|
|969   |        \reg[9].reg   |flipflop_548                         |     1|
|970   |      \reg[25].reg    |n_bit_register_23                    |    32|
|971   |        \reg[0].reg   |flipflop_485                         |     1|
|972   |        \reg[10].reg  |flipflop_486                         |     1|
|973   |        \reg[11].reg  |flipflop_487                         |     1|
|974   |        \reg[12].reg  |flipflop_488                         |     1|
|975   |        \reg[13].reg  |flipflop_489                         |     1|
|976   |        \reg[14].reg  |flipflop_490                         |     1|
|977   |        \reg[15].reg  |flipflop_491                         |     1|
|978   |        \reg[16].reg  |flipflop_492                         |     1|
|979   |        \reg[17].reg  |flipflop_493                         |     1|
|980   |        \reg[18].reg  |flipflop_494                         |     1|
|981   |        \reg[19].reg  |flipflop_495                         |     1|
|982   |        \reg[1].reg   |flipflop_496                         |     1|
|983   |        \reg[20].reg  |flipflop_497                         |     1|
|984   |        \reg[21].reg  |flipflop_498                         |     1|
|985   |        \reg[22].reg  |flipflop_499                         |     1|
|986   |        \reg[23].reg  |flipflop_500                         |     1|
|987   |        \reg[24].reg  |flipflop_501                         |     1|
|988   |        \reg[25].reg  |flipflop_502                         |     1|
|989   |        \reg[26].reg  |flipflop_503                         |     1|
|990   |        \reg[27].reg  |flipflop_504                         |     1|
|991   |        \reg[28].reg  |flipflop_505                         |     1|
|992   |        \reg[29].reg  |flipflop_506                         |     1|
|993   |        \reg[2].reg   |flipflop_507                         |     1|
|994   |        \reg[30].reg  |flipflop_508                         |     1|
|995   |        \reg[31].reg  |flipflop_509                         |     1|
|996   |        \reg[3].reg   |flipflop_510                         |     1|
|997   |        \reg[4].reg   |flipflop_511                         |     1|
|998   |        \reg[5].reg   |flipflop_512                         |     1|
|999   |        \reg[6].reg   |flipflop_513                         |     1|
|1000  |        \reg[7].reg   |flipflop_514                         |     1|
|1001  |        \reg[8].reg   |flipflop_515                         |     1|
|1002  |        \reg[9].reg   |flipflop_516                         |     1|
|1003  |      \reg[26].reg    |n_bit_register_24                    |    32|
|1004  |        \reg[0].reg   |flipflop_453                         |     1|
|1005  |        \reg[10].reg  |flipflop_454                         |     1|
|1006  |        \reg[11].reg  |flipflop_455                         |     1|
|1007  |        \reg[12].reg  |flipflop_456                         |     1|
|1008  |        \reg[13].reg  |flipflop_457                         |     1|
|1009  |        \reg[14].reg  |flipflop_458                         |     1|
|1010  |        \reg[15].reg  |flipflop_459                         |     1|
|1011  |        \reg[16].reg  |flipflop_460                         |     1|
|1012  |        \reg[17].reg  |flipflop_461                         |     1|
|1013  |        \reg[18].reg  |flipflop_462                         |     1|
|1014  |        \reg[19].reg  |flipflop_463                         |     1|
|1015  |        \reg[1].reg   |flipflop_464                         |     1|
|1016  |        \reg[20].reg  |flipflop_465                         |     1|
|1017  |        \reg[21].reg  |flipflop_466                         |     1|
|1018  |        \reg[22].reg  |flipflop_467                         |     1|
|1019  |        \reg[23].reg  |flipflop_468                         |     1|
|1020  |        \reg[24].reg  |flipflop_469                         |     1|
|1021  |        \reg[25].reg  |flipflop_470                         |     1|
|1022  |        \reg[26].reg  |flipflop_471                         |     1|
|1023  |        \reg[27].reg  |flipflop_472                         |     1|
|1024  |        \reg[28].reg  |flipflop_473                         |     1|
|1025  |        \reg[29].reg  |flipflop_474                         |     1|
|1026  |        \reg[2].reg   |flipflop_475                         |     1|
|1027  |        \reg[30].reg  |flipflop_476                         |     1|
|1028  |        \reg[31].reg  |flipflop_477                         |     1|
|1029  |        \reg[3].reg   |flipflop_478                         |     1|
|1030  |        \reg[4].reg   |flipflop_479                         |     1|
|1031  |        \reg[5].reg   |flipflop_480                         |     1|
|1032  |        \reg[6].reg   |flipflop_481                         |     1|
|1033  |        \reg[7].reg   |flipflop_482                         |     1|
|1034  |        \reg[8].reg   |flipflop_483                         |     1|
|1035  |        \reg[9].reg   |flipflop_484                         |     1|
|1036  |      \reg[27].reg    |n_bit_register_25                    |   224|
|1037  |        \reg[0].reg   |flipflop_421                         |     7|
|1038  |        \reg[10].reg  |flipflop_422                         |     7|
|1039  |        \reg[11].reg  |flipflop_423                         |     7|
|1040  |        \reg[12].reg  |flipflop_424                         |     7|
|1041  |        \reg[13].reg  |flipflop_425                         |     7|
|1042  |        \reg[14].reg  |flipflop_426                         |     7|
|1043  |        \reg[15].reg  |flipflop_427                         |     7|
|1044  |        \reg[16].reg  |flipflop_428                         |     7|
|1045  |        \reg[17].reg  |flipflop_429                         |     7|
|1046  |        \reg[18].reg  |flipflop_430                         |     7|
|1047  |        \reg[19].reg  |flipflop_431                         |     7|
|1048  |        \reg[1].reg   |flipflop_432                         |     7|
|1049  |        \reg[20].reg  |flipflop_433                         |     7|
|1050  |        \reg[21].reg  |flipflop_434                         |     7|
|1051  |        \reg[22].reg  |flipflop_435                         |     7|
|1052  |        \reg[23].reg  |flipflop_436                         |     7|
|1053  |        \reg[24].reg  |flipflop_437                         |     7|
|1054  |        \reg[25].reg  |flipflop_438                         |     7|
|1055  |        \reg[26].reg  |flipflop_439                         |     7|
|1056  |        \reg[27].reg  |flipflop_440                         |     7|
|1057  |        \reg[28].reg  |flipflop_441                         |     7|
|1058  |        \reg[29].reg  |flipflop_442                         |     7|
|1059  |        \reg[2].reg   |flipflop_443                         |     7|
|1060  |        \reg[30].reg  |flipflop_444                         |     7|
|1061  |        \reg[31].reg  |flipflop_445                         |     7|
|1062  |        \reg[3].reg   |flipflop_446                         |     7|
|1063  |        \reg[4].reg   |flipflop_447                         |     7|
|1064  |        \reg[5].reg   |flipflop_448                         |     7|
|1065  |        \reg[6].reg   |flipflop_449                         |     7|
|1066  |        \reg[7].reg   |flipflop_450                         |     7|
|1067  |        \reg[8].reg   |flipflop_451                         |     7|
|1068  |        \reg[9].reg   |flipflop_452                         |     7|
|1069  |      \reg[28].reg    |n_bit_register_26                    |    32|
|1070  |        \reg[0].reg   |flipflop_389                         |     1|
|1071  |        \reg[10].reg  |flipflop_390                         |     1|
|1072  |        \reg[11].reg  |flipflop_391                         |     1|
|1073  |        \reg[12].reg  |flipflop_392                         |     1|
|1074  |        \reg[13].reg  |flipflop_393                         |     1|
|1075  |        \reg[14].reg  |flipflop_394                         |     1|
|1076  |        \reg[15].reg  |flipflop_395                         |     1|
|1077  |        \reg[16].reg  |flipflop_396                         |     1|
|1078  |        \reg[17].reg  |flipflop_397                         |     1|
|1079  |        \reg[18].reg  |flipflop_398                         |     1|
|1080  |        \reg[19].reg  |flipflop_399                         |     1|
|1081  |        \reg[1].reg   |flipflop_400                         |     1|
|1082  |        \reg[20].reg  |flipflop_401                         |     1|
|1083  |        \reg[21].reg  |flipflop_402                         |     1|
|1084  |        \reg[22].reg  |flipflop_403                         |     1|
|1085  |        \reg[23].reg  |flipflop_404                         |     1|
|1086  |        \reg[24].reg  |flipflop_405                         |     1|
|1087  |        \reg[25].reg  |flipflop_406                         |     1|
|1088  |        \reg[26].reg  |flipflop_407                         |     1|
|1089  |        \reg[27].reg  |flipflop_408                         |     1|
|1090  |        \reg[28].reg  |flipflop_409                         |     1|
|1091  |        \reg[29].reg  |flipflop_410                         |     1|
|1092  |        \reg[2].reg   |flipflop_411                         |     1|
|1093  |        \reg[30].reg  |flipflop_412                         |     1|
|1094  |        \reg[31].reg  |flipflop_413                         |     1|
|1095  |        \reg[3].reg   |flipflop_414                         |     1|
|1096  |        \reg[4].reg   |flipflop_415                         |     1|
|1097  |        \reg[5].reg   |flipflop_416                         |     1|
|1098  |        \reg[6].reg   |flipflop_417                         |     1|
|1099  |        \reg[7].reg   |flipflop_418                         |     1|
|1100  |        \reg[8].reg   |flipflop_419                         |     1|
|1101  |        \reg[9].reg   |flipflop_420                         |     1|
|1102  |      \reg[29].reg    |n_bit_register_27                    |    32|
|1103  |        \reg[0].reg   |flipflop_357                         |     1|
|1104  |        \reg[10].reg  |flipflop_358                         |     1|
|1105  |        \reg[11].reg  |flipflop_359                         |     1|
|1106  |        \reg[12].reg  |flipflop_360                         |     1|
|1107  |        \reg[13].reg  |flipflop_361                         |     1|
|1108  |        \reg[14].reg  |flipflop_362                         |     1|
|1109  |        \reg[15].reg  |flipflop_363                         |     1|
|1110  |        \reg[16].reg  |flipflop_364                         |     1|
|1111  |        \reg[17].reg  |flipflop_365                         |     1|
|1112  |        \reg[18].reg  |flipflop_366                         |     1|
|1113  |        \reg[19].reg  |flipflop_367                         |     1|
|1114  |        \reg[1].reg   |flipflop_368                         |     1|
|1115  |        \reg[20].reg  |flipflop_369                         |     1|
|1116  |        \reg[21].reg  |flipflop_370                         |     1|
|1117  |        \reg[22].reg  |flipflop_371                         |     1|
|1118  |        \reg[23].reg  |flipflop_372                         |     1|
|1119  |        \reg[24].reg  |flipflop_373                         |     1|
|1120  |        \reg[25].reg  |flipflop_374                         |     1|
|1121  |        \reg[26].reg  |flipflop_375                         |     1|
|1122  |        \reg[27].reg  |flipflop_376                         |     1|
|1123  |        \reg[28].reg  |flipflop_377                         |     1|
|1124  |        \reg[29].reg  |flipflop_378                         |     1|
|1125  |        \reg[2].reg   |flipflop_379                         |     1|
|1126  |        \reg[30].reg  |flipflop_380                         |     1|
|1127  |        \reg[31].reg  |flipflop_381                         |     1|
|1128  |        \reg[3].reg   |flipflop_382                         |     1|
|1129  |        \reg[4].reg   |flipflop_383                         |     1|
|1130  |        \reg[5].reg   |flipflop_384                         |     1|
|1131  |        \reg[6].reg   |flipflop_385                         |     1|
|1132  |        \reg[7].reg   |flipflop_386                         |     1|
|1133  |        \reg[8].reg   |flipflop_387                         |     1|
|1134  |        \reg[9].reg   |flipflop_388                         |     1|
|1135  |      \reg[2].reg     |n_bit_register_28                    |    32|
|1136  |        \reg[0].reg   |flipflop_325                         |     1|
|1137  |        \reg[10].reg  |flipflop_326                         |     1|
|1138  |        \reg[11].reg  |flipflop_327                         |     1|
|1139  |        \reg[12].reg  |flipflop_328                         |     1|
|1140  |        \reg[13].reg  |flipflop_329                         |     1|
|1141  |        \reg[14].reg  |flipflop_330                         |     1|
|1142  |        \reg[15].reg  |flipflop_331                         |     1|
|1143  |        \reg[16].reg  |flipflop_332                         |     1|
|1144  |        \reg[17].reg  |flipflop_333                         |     1|
|1145  |        \reg[18].reg  |flipflop_334                         |     1|
|1146  |        \reg[19].reg  |flipflop_335                         |     1|
|1147  |        \reg[1].reg   |flipflop_336                         |     1|
|1148  |        \reg[20].reg  |flipflop_337                         |     1|
|1149  |        \reg[21].reg  |flipflop_338                         |     1|
|1150  |        \reg[22].reg  |flipflop_339                         |     1|
|1151  |        \reg[23].reg  |flipflop_340                         |     1|
|1152  |        \reg[24].reg  |flipflop_341                         |     1|
|1153  |        \reg[25].reg  |flipflop_342                         |     1|
|1154  |        \reg[26].reg  |flipflop_343                         |     1|
|1155  |        \reg[27].reg  |flipflop_344                         |     1|
|1156  |        \reg[28].reg  |flipflop_345                         |     1|
|1157  |        \reg[29].reg  |flipflop_346                         |     1|
|1158  |        \reg[2].reg   |flipflop_347                         |     1|
|1159  |        \reg[30].reg  |flipflop_348                         |     1|
|1160  |        \reg[31].reg  |flipflop_349                         |     1|
|1161  |        \reg[3].reg   |flipflop_350                         |     1|
|1162  |        \reg[4].reg   |flipflop_351                         |     1|
|1163  |        \reg[5].reg   |flipflop_352                         |     1|
|1164  |        \reg[6].reg   |flipflop_353                         |     1|
|1165  |        \reg[7].reg   |flipflop_354                         |     1|
|1166  |        \reg[8].reg   |flipflop_355                         |     1|
|1167  |        \reg[9].reg   |flipflop_356                         |     1|
|1168  |      \reg[30].reg    |n_bit_register_29                    |    32|
|1169  |        \reg[0].reg   |flipflop_293                         |     1|
|1170  |        \reg[10].reg  |flipflop_294                         |     1|
|1171  |        \reg[11].reg  |flipflop_295                         |     1|
|1172  |        \reg[12].reg  |flipflop_296                         |     1|
|1173  |        \reg[13].reg  |flipflop_297                         |     1|
|1174  |        \reg[14].reg  |flipflop_298                         |     1|
|1175  |        \reg[15].reg  |flipflop_299                         |     1|
|1176  |        \reg[16].reg  |flipflop_300                         |     1|
|1177  |        \reg[17].reg  |flipflop_301                         |     1|
|1178  |        \reg[18].reg  |flipflop_302                         |     1|
|1179  |        \reg[19].reg  |flipflop_303                         |     1|
|1180  |        \reg[1].reg   |flipflop_304                         |     1|
|1181  |        \reg[20].reg  |flipflop_305                         |     1|
|1182  |        \reg[21].reg  |flipflop_306                         |     1|
|1183  |        \reg[22].reg  |flipflop_307                         |     1|
|1184  |        \reg[23].reg  |flipflop_308                         |     1|
|1185  |        \reg[24].reg  |flipflop_309                         |     1|
|1186  |        \reg[25].reg  |flipflop_310                         |     1|
|1187  |        \reg[26].reg  |flipflop_311                         |     1|
|1188  |        \reg[27].reg  |flipflop_312                         |     1|
|1189  |        \reg[28].reg  |flipflop_313                         |     1|
|1190  |        \reg[29].reg  |flipflop_314                         |     1|
|1191  |        \reg[2].reg   |flipflop_315                         |     1|
|1192  |        \reg[30].reg  |flipflop_316                         |     1|
|1193  |        \reg[31].reg  |flipflop_317                         |     1|
|1194  |        \reg[3].reg   |flipflop_318                         |     1|
|1195  |        \reg[4].reg   |flipflop_319                         |     1|
|1196  |        \reg[5].reg   |flipflop_320                         |     1|
|1197  |        \reg[6].reg   |flipflop_321                         |     1|
|1198  |        \reg[7].reg   |flipflop_322                         |     1|
|1199  |        \reg[8].reg   |flipflop_323                         |     1|
|1200  |        \reg[9].reg   |flipflop_324                         |     1|
|1201  |      \reg[31].reg    |n_bit_register_30                    |    96|
|1202  |        \reg[0].reg   |flipflop_261                         |     3|
|1203  |        \reg[10].reg  |flipflop_262                         |     3|
|1204  |        \reg[11].reg  |flipflop_263                         |     3|
|1205  |        \reg[12].reg  |flipflop_264                         |     3|
|1206  |        \reg[13].reg  |flipflop_265                         |     3|
|1207  |        \reg[14].reg  |flipflop_266                         |     3|
|1208  |        \reg[15].reg  |flipflop_267                         |     3|
|1209  |        \reg[16].reg  |flipflop_268                         |     3|
|1210  |        \reg[17].reg  |flipflop_269                         |     3|
|1211  |        \reg[18].reg  |flipflop_270                         |     3|
|1212  |        \reg[19].reg  |flipflop_271                         |     3|
|1213  |        \reg[1].reg   |flipflop_272                         |     3|
|1214  |        \reg[20].reg  |flipflop_273                         |     3|
|1215  |        \reg[21].reg  |flipflop_274                         |     3|
|1216  |        \reg[22].reg  |flipflop_275                         |     3|
|1217  |        \reg[23].reg  |flipflop_276                         |     3|
|1218  |        \reg[24].reg  |flipflop_277                         |     3|
|1219  |        \reg[25].reg  |flipflop_278                         |     3|
|1220  |        \reg[26].reg  |flipflop_279                         |     3|
|1221  |        \reg[27].reg  |flipflop_280                         |     3|
|1222  |        \reg[28].reg  |flipflop_281                         |     3|
|1223  |        \reg[29].reg  |flipflop_282                         |     3|
|1224  |        \reg[2].reg   |flipflop_283                         |     3|
|1225  |        \reg[30].reg  |flipflop_284                         |     3|
|1226  |        \reg[31].reg  |flipflop_285                         |     3|
|1227  |        \reg[3].reg   |flipflop_286                         |     3|
|1228  |        \reg[4].reg   |flipflop_287                         |     3|
|1229  |        \reg[5].reg   |flipflop_288                         |     3|
|1230  |        \reg[6].reg   |flipflop_289                         |     3|
|1231  |        \reg[7].reg   |flipflop_290                         |     3|
|1232  |        \reg[8].reg   |flipflop_291                         |     3|
|1233  |        \reg[9].reg   |flipflop_292                         |     3|
|1234  |      \reg[3].reg     |n_bit_register_31                    |   160|
|1235  |        \reg[0].reg   |flipflop_229                         |     5|
|1236  |        \reg[10].reg  |flipflop_230                         |     5|
|1237  |        \reg[11].reg  |flipflop_231                         |     5|
|1238  |        \reg[12].reg  |flipflop_232                         |     5|
|1239  |        \reg[13].reg  |flipflop_233                         |     5|
|1240  |        \reg[14].reg  |flipflop_234                         |     5|
|1241  |        \reg[15].reg  |flipflop_235                         |     5|
|1242  |        \reg[16].reg  |flipflop_236                         |     5|
|1243  |        \reg[17].reg  |flipflop_237                         |     5|
|1244  |        \reg[18].reg  |flipflop_238                         |     5|
|1245  |        \reg[19].reg  |flipflop_239                         |     5|
|1246  |        \reg[1].reg   |flipflop_240                         |     5|
|1247  |        \reg[20].reg  |flipflop_241                         |     5|
|1248  |        \reg[21].reg  |flipflop_242                         |     5|
|1249  |        \reg[22].reg  |flipflop_243                         |     5|
|1250  |        \reg[23].reg  |flipflop_244                         |     5|
|1251  |        \reg[24].reg  |flipflop_245                         |     5|
|1252  |        \reg[25].reg  |flipflop_246                         |     5|
|1253  |        \reg[26].reg  |flipflop_247                         |     5|
|1254  |        \reg[27].reg  |flipflop_248                         |     5|
|1255  |        \reg[28].reg  |flipflop_249                         |     5|
|1256  |        \reg[29].reg  |flipflop_250                         |     5|
|1257  |        \reg[2].reg   |flipflop_251                         |     5|
|1258  |        \reg[30].reg  |flipflop_252                         |     5|
|1259  |        \reg[31].reg  |flipflop_253                         |     5|
|1260  |        \reg[3].reg   |flipflop_254                         |     5|
|1261  |        \reg[4].reg   |flipflop_255                         |     5|
|1262  |        \reg[5].reg   |flipflop_256                         |     5|
|1263  |        \reg[6].reg   |flipflop_257                         |     5|
|1264  |        \reg[7].reg   |flipflop_258                         |     5|
|1265  |        \reg[8].reg   |flipflop_259                         |     5|
|1266  |        \reg[9].reg   |flipflop_260                         |     5|
|1267  |      \reg[4].reg     |n_bit_register_32                    |    32|
|1268  |        \reg[0].reg   |flipflop_197                         |     1|
|1269  |        \reg[10].reg  |flipflop_198                         |     1|
|1270  |        \reg[11].reg  |flipflop_199                         |     1|
|1271  |        \reg[12].reg  |flipflop_200                         |     1|
|1272  |        \reg[13].reg  |flipflop_201                         |     1|
|1273  |        \reg[14].reg  |flipflop_202                         |     1|
|1274  |        \reg[15].reg  |flipflop_203                         |     1|
|1275  |        \reg[16].reg  |flipflop_204                         |     1|
|1276  |        \reg[17].reg  |flipflop_205                         |     1|
|1277  |        \reg[18].reg  |flipflop_206                         |     1|
|1278  |        \reg[19].reg  |flipflop_207                         |     1|
|1279  |        \reg[1].reg   |flipflop_208                         |     1|
|1280  |        \reg[20].reg  |flipflop_209                         |     1|
|1281  |        \reg[21].reg  |flipflop_210                         |     1|
|1282  |        \reg[22].reg  |flipflop_211                         |     1|
|1283  |        \reg[23].reg  |flipflop_212                         |     1|
|1284  |        \reg[24].reg  |flipflop_213                         |     1|
|1285  |        \reg[25].reg  |flipflop_214                         |     1|
|1286  |        \reg[26].reg  |flipflop_215                         |     1|
|1287  |        \reg[27].reg  |flipflop_216                         |     1|
|1288  |        \reg[28].reg  |flipflop_217                         |     1|
|1289  |        \reg[29].reg  |flipflop_218                         |     1|
|1290  |        \reg[2].reg   |flipflop_219                         |     1|
|1291  |        \reg[30].reg  |flipflop_220                         |     1|
|1292  |        \reg[31].reg  |flipflop_221                         |     1|
|1293  |        \reg[3].reg   |flipflop_222                         |     1|
|1294  |        \reg[4].reg   |flipflop_223                         |     1|
|1295  |        \reg[5].reg   |flipflop_224                         |     1|
|1296  |        \reg[6].reg   |flipflop_225                         |     1|
|1297  |        \reg[7].reg   |flipflop_226                         |     1|
|1298  |        \reg[8].reg   |flipflop_227                         |     1|
|1299  |        \reg[9].reg   |flipflop_228                         |     1|
|1300  |      \reg[5].reg     |n_bit_register_33                    |    32|
|1301  |        \reg[0].reg   |flipflop_165                         |     1|
|1302  |        \reg[10].reg  |flipflop_166                         |     1|
|1303  |        \reg[11].reg  |flipflop_167                         |     1|
|1304  |        \reg[12].reg  |flipflop_168                         |     1|
|1305  |        \reg[13].reg  |flipflop_169                         |     1|
|1306  |        \reg[14].reg  |flipflop_170                         |     1|
|1307  |        \reg[15].reg  |flipflop_171                         |     1|
|1308  |        \reg[16].reg  |flipflop_172                         |     1|
|1309  |        \reg[17].reg  |flipflop_173                         |     1|
|1310  |        \reg[18].reg  |flipflop_174                         |     1|
|1311  |        \reg[19].reg  |flipflop_175                         |     1|
|1312  |        \reg[1].reg   |flipflop_176                         |     1|
|1313  |        \reg[20].reg  |flipflop_177                         |     1|
|1314  |        \reg[21].reg  |flipflop_178                         |     1|
|1315  |        \reg[22].reg  |flipflop_179                         |     1|
|1316  |        \reg[23].reg  |flipflop_180                         |     1|
|1317  |        \reg[24].reg  |flipflop_181                         |     1|
|1318  |        \reg[25].reg  |flipflop_182                         |     1|
|1319  |        \reg[26].reg  |flipflop_183                         |     1|
|1320  |        \reg[27].reg  |flipflop_184                         |     1|
|1321  |        \reg[28].reg  |flipflop_185                         |     1|
|1322  |        \reg[29].reg  |flipflop_186                         |     1|
|1323  |        \reg[2].reg   |flipflop_187                         |     1|
|1324  |        \reg[30].reg  |flipflop_188                         |     1|
|1325  |        \reg[31].reg  |flipflop_189                         |     1|
|1326  |        \reg[3].reg   |flipflop_190                         |     1|
|1327  |        \reg[4].reg   |flipflop_191                         |     1|
|1328  |        \reg[5].reg   |flipflop_192                         |     1|
|1329  |        \reg[6].reg   |flipflop_193                         |     1|
|1330  |        \reg[7].reg   |flipflop_194                         |     1|
|1331  |        \reg[8].reg   |flipflop_195                         |     1|
|1332  |        \reg[9].reg   |flipflop_196                         |     1|
|1333  |      \reg[6].reg     |n_bit_register_34                    |    32|
|1334  |        \reg[0].reg   |flipflop_133                         |     1|
|1335  |        \reg[10].reg  |flipflop_134                         |     1|
|1336  |        \reg[11].reg  |flipflop_135                         |     1|
|1337  |        \reg[12].reg  |flipflop_136                         |     1|
|1338  |        \reg[13].reg  |flipflop_137                         |     1|
|1339  |        \reg[14].reg  |flipflop_138                         |     1|
|1340  |        \reg[15].reg  |flipflop_139                         |     1|
|1341  |        \reg[16].reg  |flipflop_140                         |     1|
|1342  |        \reg[17].reg  |flipflop_141                         |     1|
|1343  |        \reg[18].reg  |flipflop_142                         |     1|
|1344  |        \reg[19].reg  |flipflop_143                         |     1|
|1345  |        \reg[1].reg   |flipflop_144                         |     1|
|1346  |        \reg[20].reg  |flipflop_145                         |     1|
|1347  |        \reg[21].reg  |flipflop_146                         |     1|
|1348  |        \reg[22].reg  |flipflop_147                         |     1|
|1349  |        \reg[23].reg  |flipflop_148                         |     1|
|1350  |        \reg[24].reg  |flipflop_149                         |     1|
|1351  |        \reg[25].reg  |flipflop_150                         |     1|
|1352  |        \reg[26].reg  |flipflop_151                         |     1|
|1353  |        \reg[27].reg  |flipflop_152                         |     1|
|1354  |        \reg[28].reg  |flipflop_153                         |     1|
|1355  |        \reg[29].reg  |flipflop_154                         |     1|
|1356  |        \reg[2].reg   |flipflop_155                         |     1|
|1357  |        \reg[30].reg  |flipflop_156                         |     1|
|1358  |        \reg[31].reg  |flipflop_157                         |     1|
|1359  |        \reg[3].reg   |flipflop_158                         |     1|
|1360  |        \reg[4].reg   |flipflop_159                         |     1|
|1361  |        \reg[5].reg   |flipflop_160                         |     1|
|1362  |        \reg[6].reg   |flipflop_161                         |     1|
|1363  |        \reg[7].reg   |flipflop_162                         |     1|
|1364  |        \reg[8].reg   |flipflop_163                         |     1|
|1365  |        \reg[9].reg   |flipflop_164                         |     1|
|1366  |      \reg[7].reg     |n_bit_register_35                    |    96|
|1367  |        \reg[0].reg   |flipflop_101                         |     3|
|1368  |        \reg[10].reg  |flipflop_102                         |     3|
|1369  |        \reg[11].reg  |flipflop_103                         |     3|
|1370  |        \reg[12].reg  |flipflop_104                         |     3|
|1371  |        \reg[13].reg  |flipflop_105                         |     3|
|1372  |        \reg[14].reg  |flipflop_106                         |     3|
|1373  |        \reg[15].reg  |flipflop_107                         |     3|
|1374  |        \reg[16].reg  |flipflop_108                         |     3|
|1375  |        \reg[17].reg  |flipflop_109                         |     3|
|1376  |        \reg[18].reg  |flipflop_110                         |     3|
|1377  |        \reg[19].reg  |flipflop_111                         |     3|
|1378  |        \reg[1].reg   |flipflop_112                         |     3|
|1379  |        \reg[20].reg  |flipflop_113                         |     3|
|1380  |        \reg[21].reg  |flipflop_114                         |     3|
|1381  |        \reg[22].reg  |flipflop_115                         |     3|
|1382  |        \reg[23].reg  |flipflop_116                         |     3|
|1383  |        \reg[24].reg  |flipflop_117                         |     3|
|1384  |        \reg[25].reg  |flipflop_118                         |     3|
|1385  |        \reg[26].reg  |flipflop_119                         |     3|
|1386  |        \reg[27].reg  |flipflop_120                         |     3|
|1387  |        \reg[28].reg  |flipflop_121                         |     3|
|1388  |        \reg[29].reg  |flipflop_122                         |     3|
|1389  |        \reg[2].reg   |flipflop_123                         |     3|
|1390  |        \reg[30].reg  |flipflop_124                         |     3|
|1391  |        \reg[31].reg  |flipflop_125                         |     3|
|1392  |        \reg[3].reg   |flipflop_126                         |     3|
|1393  |        \reg[4].reg   |flipflop_127                         |     3|
|1394  |        \reg[5].reg   |flipflop_128                         |     3|
|1395  |        \reg[6].reg   |flipflop_129                         |     3|
|1396  |        \reg[7].reg   |flipflop_130                         |     3|
|1397  |        \reg[8].reg   |flipflop_131                         |     3|
|1398  |        \reg[9].reg   |flipflop_132                         |     3|
|1399  |      \reg[8].reg     |n_bit_register_36                    |    32|
|1400  |        \reg[0].reg   |flipflop_69                          |     1|
|1401  |        \reg[10].reg  |flipflop_70                          |     1|
|1402  |        \reg[11].reg  |flipflop_71                          |     1|
|1403  |        \reg[12].reg  |flipflop_72                          |     1|
|1404  |        \reg[13].reg  |flipflop_73                          |     1|
|1405  |        \reg[14].reg  |flipflop_74                          |     1|
|1406  |        \reg[15].reg  |flipflop_75                          |     1|
|1407  |        \reg[16].reg  |flipflop_76                          |     1|
|1408  |        \reg[17].reg  |flipflop_77                          |     1|
|1409  |        \reg[18].reg  |flipflop_78                          |     1|
|1410  |        \reg[19].reg  |flipflop_79                          |     1|
|1411  |        \reg[1].reg   |flipflop_80                          |     1|
|1412  |        \reg[20].reg  |flipflop_81                          |     1|
|1413  |        \reg[21].reg  |flipflop_82                          |     1|
|1414  |        \reg[22].reg  |flipflop_83                          |     1|
|1415  |        \reg[23].reg  |flipflop_84                          |     1|
|1416  |        \reg[24].reg  |flipflop_85                          |     1|
|1417  |        \reg[25].reg  |flipflop_86                          |     1|
|1418  |        \reg[26].reg  |flipflop_87                          |     1|
|1419  |        \reg[27].reg  |flipflop_88                          |     1|
|1420  |        \reg[28].reg  |flipflop_89                          |     1|
|1421  |        \reg[29].reg  |flipflop_90                          |     1|
|1422  |        \reg[2].reg   |flipflop_91                          |     1|
|1423  |        \reg[30].reg  |flipflop_92                          |     1|
|1424  |        \reg[31].reg  |flipflop_93                          |     1|
|1425  |        \reg[3].reg   |flipflop_94                          |     1|
|1426  |        \reg[4].reg   |flipflop_95                          |     1|
|1427  |        \reg[5].reg   |flipflop_96                          |     1|
|1428  |        \reg[6].reg   |flipflop_97                          |     1|
|1429  |        \reg[7].reg   |flipflop_98                          |     1|
|1430  |        \reg[8].reg   |flipflop_99                          |     1|
|1431  |        \reg[9].reg   |flipflop_100                         |     1|
|1432  |      \reg[9].reg     |n_bit_register_37                    |    32|
|1433  |        \reg[0].reg   |flipflop                             |     1|
|1434  |        \reg[10].reg  |flipflop_38                          |     1|
|1435  |        \reg[11].reg  |flipflop_39                          |     1|
|1436  |        \reg[12].reg  |flipflop_40                          |     1|
|1437  |        \reg[13].reg  |flipflop_41                          |     1|
|1438  |        \reg[14].reg  |flipflop_42                          |     1|
|1439  |        \reg[15].reg  |flipflop_43                          |     1|
|1440  |        \reg[16].reg  |flipflop_44                          |     1|
|1441  |        \reg[17].reg  |flipflop_45                          |     1|
|1442  |        \reg[18].reg  |flipflop_46                          |     1|
|1443  |        \reg[19].reg  |flipflop_47                          |     1|
|1444  |        \reg[1].reg   |flipflop_48                          |     1|
|1445  |        \reg[20].reg  |flipflop_49                          |     1|
|1446  |        \reg[21].reg  |flipflop_50                          |     1|
|1447  |        \reg[22].reg  |flipflop_51                          |     1|
|1448  |        \reg[23].reg  |flipflop_52                          |     1|
|1449  |        \reg[24].reg  |flipflop_53                          |     1|
|1450  |        \reg[25].reg  |flipflop_54                          |     1|
|1451  |        \reg[26].reg  |flipflop_55                          |     1|
|1452  |        \reg[27].reg  |flipflop_56                          |     1|
|1453  |        \reg[28].reg  |flipflop_57                          |     1|
|1454  |        \reg[29].reg  |flipflop_58                          |     1|
|1455  |        \reg[2].reg   |flipflop_59                          |     1|
|1456  |        \reg[30].reg  |flipflop_60                          |     1|
|1457  |        \reg[31].reg  |flipflop_61                          |     1|
|1458  |        \reg[3].reg   |flipflop_62                          |     1|
|1459  |        \reg[4].reg   |flipflop_63                          |     1|
|1460  |        \reg[5].reg   |flipflop_64                          |     1|
|1461  |        \reg[6].reg   |flipflop_65                          |     1|
|1462  |        \reg[7].reg   |flipflop_66                          |     1|
|1463  |        \reg[8].reg   |flipflop_67                          |     1|
|1464  |        \reg[9].reg   |flipflop_68                          |     1|
|1465  |    write_data_mux    |mux_7_wide                           |    80|
|1466  |    write_reg_mux     |mux_3_wide                           |     5|
+------+----------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 922.207 ; gain = 653.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 922.207 ; gain = 289.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:00 . Memory (MB): peak = 922.207 ; gain = 653.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1656 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 922.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1111 instances were transformed.
  LD => LDCE: 1102 instances
  LDC => LDCE: 7 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
266 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 922.207 ; gain = 653.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 922.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ECE1195/Lab4/CPU/CPU.runs/CPU_0_CPU_0_0_synth_1/CPU_0_CPU_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 1465 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 922.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ECE1195/Lab4/CPU/CPU.runs/CPU_0_CPU_0_0_synth_1/CPU_0_CPU_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_0_CPU_0_0_utilization_synth.rpt -pb CPU_0_CPU_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 03:34:21 2021...
