<!DOCTYPE html>
<html lang="en">
	<head>
		<meta charset="utf-8"/>
		<title>JAK Services – PCB — Design Rules / Lookup Guide / Checklist</title>
		<meta content="width=device-width, initial-scale=1" name="viewport"/>
		<meta content="Practical PCB design rules and reference guidance / check list for reliable, low‑noise electronics." name="description"/>
		<link rel="stylesheet" href="../styles/styles.css" />
		<link rel="stylesheet" href="../styles/portfolio_carousel.css" />
		<link href="/favicon.ico" rel="icon" type="image/x-icon"/>
		<link href="https://jak-services.github.io/en/pcb-design-rules.html" rel="canonical"/>
		<link href="https://jak-services.github.io/en/pcb-design-rules.html" hreflang="en" rel="alternate"/>
		<link href="https://jak-services.github.io/fr/pcb-design-rules.html" hreflang="fr" rel="alternate"/>
		<link href="https://jak-services.github.io/en/pcb-design-rules.html" hreflang="x-default" rel="alternate"/>
		<meta content="website" property="og:type"/><meta content="JAK Services – Electronics Engineering Guides" property="og:title"/>
		<meta content="Hands-on guides, rules of thumb and check lists in electronics, software, and prototyping by JAK Services." property="og:description"/>
		<meta content="https://jak-services.github.io/en/pcb-design-rules.html" property="og:url"/>
		<meta content="https://jak-services.github.io/images/jak-logo.svg" property="og:image"/>
		<meta content="summary" name="twitter:card"/><meta content="JAK Services – Electronics Engineering Guides" name="twitter:title"/>
		<meta content="Hands-on guides, rules of thumb and check lists in electronics, software, and prototyping by JAK Services." name="twitter:description"/>
		<meta content="https://jak-services.github.io/images/jak-logo.svg" name="twitter:image"/>
		<script type="application/ld+json">
			{"@context": "https://schema.org"
				, "@type": "Organization"
				, "name": "JAK Services"
				, "url": "https://jak-services.github.io"
				, "logo": "https://jak-services.github.io/images/jak-logo.svg"
			}
		</script>
	</head>

	<body>
		<header class="site-header">
		  <div class="container header-inner">
			<a class="brand" href="index.html">
			  <img alt="JAK Services logo" class="logo" src="../images/jak-logo.svg"/>
			  <div class="brand-text">
				<span class="brand-name">JAK Services</span>
				<span class="brand-tagline">Software and Electronics Engineering Solutions</span>
			  </div>
			</a>
			<nav class="main-nav">
			  <a href="index.html">Home / About</a>
			  <a href="services.html">Services</a>
			  <a href="portefolio.html">Portefolio</a>
			  <a href="tutorials.html">Tutorials</a>
			  <a href="guides.html" aria-current="page">Guides</a>
			  <a href="clients.html">Clients</a>
			  <a href="contact.html">Contact</a>
			</nav>
			<div class="lang-switch" aria-label="Language selector">
			  <a class="lang-btn" href="../fr/tutorials.html">FR</a>
			  <a class="lang-btn active" aria-current="true" href="../en/tutorials.html">EN</a>
			</div>
		  </div>
		</header>

		
		<main class="container">
			<section class="hero">
				<h1>PCB — Design Rules / Checklist</h1>
				<p class="lead">A practical, experience‑based checklist for designing low‑noise, reliable and manufacturable printed circuit boards.</p>
			</section>

			<section class="card toc">
			  <h2>Contents</h2>
			  <nav aria-label="PCB Design Rules - Contents">
				<ul class="toc-list">
				  <li><a href="#pcb_design_rules_schematics">Schematics</a></li>
				  <li><a href="#pcb_design_rules_manufacturability_dfma">Manufacturability (DFMA)</a></li>
				  <li><a href="#pcb_design_rules_layout_physical_constraints">PCB Layout — Physical Constraints</a></li>
				  <li><a href="#pcb_design_rules_stack_up_and_planes">Stack-Up, Planes &amp; EMI Control</a></li>
				  <li><a href="#pcb_design_rules_signal_integrity_and_routing">Signal Integrity, EMI &amp; Routing</a></li>
				  <li><a href="#pcb_design_rules_decoupling_and_power_integrity">Decoupling, Power Integrity &amp; EMI</a></li>				  
				  <li><a href="#pcb_design_rules_vias">Vias</a></li>
				  <li><a href="#pcb_design_rules_voltage_transients_and_esd_protection">Voltage Transients &amp; ESD Protection</a></li>
				  <li><a href="#pcb_design_rules_creepage_and_clearance">Creepage &amp; Clearance (important for &gt;30&nbsp;V)</a></li>
				  <li><a href="#pcb_design_rules_high_current_and_temperature">High Current &amp; Temperature</a></li>
				  <li><a href="#pcb_design_rules_design_test_dft">Design for Test (DFT)</a></li>
				  <li><a href="#pcb_design_rules_calculators">Calculators</a></li>
				  <li><a href="#Electronic_Standards">Pertinent Electronic Standards</a></li>
				  <li><a href="#pcb_design_rules_resources">Resources</a></li>
				</ul>
			  </nav>
			</section>

			<section class="card" id="pcb_design_rules_schematics">
				<h2>Schematics</h2>
				<ul class="toggle-list">
				
					<li class="has-detail" title="Group related parts (e.g., power supply, MCU, RF front-end) into hierarchical sheets so the schematic is easier to read. This also helps the PCB layout naturally follow those functional blocks.">
						<span class="item-label">Group circuits by function</span>
						<div class="item-detail">
							Group related parts (e.g., power supply, MCU, RF front-end) into hierarchical sheets so the schematic is easier to read. 
							This also helps the PCB layout naturally follow those functional blocks.
						</div>
					</li>
					
					<li class="has-detail" title="Arrange the schematic so that signals generally flow from left to right. This makes the logical path easier to follow and simplifies debugging and reviews.">
						<span class="item-label">Use clear signal path (left → right)</span>
						<div class="item-detail">
							Arrange the schematic so that signals generally flow from left to right. 
							This makes the logical path easier to follow and simplifies debugging and reviews.
						</div>
					</li>
					
					<li class="has-detail" title="Use recognised, industry-standard schematic symbols for all components. This keeps the design unambiguous and easier for others to read, review, and maintain. Aligning your symbols with trusted PCB libraries and manufacturer-approved footprints also helps avoid confusion later in the production process.">
						<span class="item-label">Use standard symbols</span>
						<div class="item-detail">
							Use recognised, industry-standard schematic symbols for all components. 
							This keeps the design unambiguous and easier for others to read, review, and maintain. 
							Aligning your symbols with trusted PCB libraries and manufacturer-approved footprints also helps avoid confusion later in the production process.
						</div>
					</li>
					
					<li class="has-detail" title="Label nets clearly and consistently. Good naming makes the schematic easier to follow, reduces wiring mistakes, and helps during layout and debugging. Avoid generic labels where several rails or signals exist — for example, instead of calling everything VCC, use specific names such as 3V3_RF, 5V_USB, or 1V2_CORE. Clear and unique names make intent obvious and reduce mistakes during layout and debugging.">
						<span class="item-label">Label nets clearly</span>
						<div class="item-detail">
							Label nets clearly and consistently. Good naming makes the schematic easier to follow, reduces wiring mistakes, and helps during layout and debugging. 
							Avoid generic labels where several rails or signals exist — for example, instead of calling everything VCC, use specific names such as 3V3_RF, 5V_USB, or 1V2_CORE.
							Clear and unique names make intent obvious and reduce mistakes during layout and debugging.
						</div>
					</li>
					
					<li class="has-detail" title="Annotate and document the schematic so design intent is clear. Add short notes for anything that isn’t immediately obvious — for example: pull-up value choices, timing constraints, layout requirements (“keep short / matched length”), or alternative component options. Fully annotate all components with stable reference designators before starting PCB layout, so that the BoM, placement, test, and debug work stay consistent throughout the project. Good documentation reduces ambiguity and saves time during layout, testing, and manufacturing.">
						<span class="item-label">Annotate and document</span>
						<div class="item-detail">
							Annotate and document the schematic so design intent is clear. 
							Add short notes for anything that isn’t immediately obvious — for example: pull-up value choices, timing constraints, 
							layout requirements (“keep short / matched length”), or alternative component options.
							Fully annotate all components with stable reference designators before starting PCB layout, so that the BoM, placement, 
							test, and debug work stay consistent throughout the project. 
							Good documentation reduces ambiguity and saves time during layout, testing, and manufacturing.
						</div>
					</li>
					
					<li class="has-detail" title="Some schematic libraries automatically connect power pins or treat certain net names as “global”, so they are joined across the whole design even if no wire is drawn. This can make the schematic look correct while parts are actually powered from (or connected to) the wrong net. Prefer explicit, visible power and net connections so the schematic always shows the real wiring. This greatly reduces the risk of accidental net ties and hard-to-find errors during bring-up and debugging.">
					  <span class="item-label">Avoid hidden power pins and unintended global nets</span>
					  <div class="item-detail">
						Some schematic libraries automatically connect power pins or treat certain net names as “global”, so they are joined across the whole design even if no wire is drawn. 
						This can make the schematic look correct while parts are actually powered from (or connected to) the wrong net.
						Prefer explicit, visible power and net connections so the schematic always shows the real wiring. 
						This greatly reduces the risk of accidental net ties and hard-to-find errors during bring-up and debugging.
					  </div>
					</li>		
					
					<li class="has-detail" title="Mark polarity, pin-1, and orientation clearly on both the schematic and PCB footprint . Ensure diodes, electrolytic capacitors, connectors, ICs, and LEDs have unambiguous orientation marks that match the silkscreen and assembly drawings. Clear polarity and pin-1 indicators greatly reduce placement errors during assembly and prevent costly rework or board damage.">
						<span class="item-label">Mark polarity, pin-1, and orientation clearly</span>
						<div class="item-detail">
							Mark polarity, pin-1, and orientation clearly on both the schematic and PCB footprint .
							Ensure diodes, electrolytic capacitors, connectors, ICs, and LEDs have unambiguous orientation marks that match the silkscreen and assembly drawings. 
							Clear polarity and pin-1 indicators greatly reduce placement errors during assembly and prevent costly rework or board damage.
						</div>
					</li>
					
					<li class="has-detail" title="Label connectors meaningfully, not just J1, J2, etc. Use names that describe the function or interface — such as PWR_IN, BAT_CONN, ETHERNET, or UART_DEBUG. Also label key pins (e.g., TX, RX, 5V, GND). Good connector naming prevents wiring mistakes and makes installation and troubleshooting much easier.">
						<span class="item-label">Label connectors meaningfully</span>
						<div class="item-detail">
							Label connectors meaningfully, not just J1, J2, etc. 
							Use names that describe the function or interface — such as PWR_IN, BAT_CONN, ETHERNET, or UART_DEBUG. 
							Also label key pins (e.g., TX, RX, 5V, GND). 
							Good connector naming prevents wiring mistakes and makes installation and troubleshooting much easier.
						</div>
					</li>
					
					<li class="has-detail" title="Ensure current-carrying parts such as connectors, switches, shunt resistors, and FETs are rated for both the expected current and ambient temperature. Many failures occur at components and connectors before PCB traces reach their limits.">
					  <span class="item-label">Check thermal ratings of connectors and components</span>
					  <div class="item-detail">
						Ensure current-carrying parts such as connectors, switches, shunt resistors, and FETs are rated for both the expected current and ambient temperature. 
						Many failures occur at components and connectors before PCB traces reach their limits.
					  </div>
					</li>
					
					<li class="has-detail" title="Use your tool’s Electrical Rules Check (ERC) and resolve warnings instead of ignoring them. ERC catches many real mistakes early — such as unconnected pins, output–output conflicts, and missing power connections.">
						<span class="item-label">Run ERC and fix warnings</span>
						<div class="item-detail">
							Use your tool’s Electrical Rules Check (ERC) and resolve warnings instead of ignoring them. 
							ERC catches many real mistakes early — such as unconnected pins, output–output conflicts, and missing power connections.
						</div>
					</li>
					
					<li class="has-detail" title="Include the board name, hardware revision, and build date clearly on both the schematic and PCB. Make sure each schematic sheet also has a consistent title block with the project name, sheet title, sheet number, and revision information. <br>Clear and consistent identification helps ensure everyone is working from the same version during layout, testing, and production, and makes field support and traceability far easier.">
					  <span class="item-label">Include board name, revision, and date</span>
					  <div class="item-detail">
						Include the board name, hardware revision, and build date clearly on both the schematic and PCB. 
						Make sure each schematic sheet also has a consistent title block with the project name, sheet title, sheet number, and revision information. 
						<br>Clear and consistent identification helps ensure everyone is working from the same version during layout, testing, and production, and makes field support and traceability far easier.
					  </div>
					</li>
					
					<li class="has-detail" title="Any signal or cable leaving the board can inject ESD (Electro Static Discharge) or surge energy into your system. Provide TVS (Transient Voltage Suppressor) protection right at the connector to prevent stress or damage to downstream circuitry.">
					  <span class="item-label">Protect all external I/O at connectors against ESD and surge</span>
					  <div class="item-detail">
						Any signal or cable leaving the board can inject ESD (Electro Static Discharge) or surge energy into your system. 
						Provide TVS (Transient Voltage Suppressor) protection right at the connector to prevent stress or damage to downstream circuitry.
					  </div>
					</li>

					<li class="has-detail" title="High-speed interfaces such as USB, HDMI, PCIe, and MIPI are sensitive to added capacitance. Choose ESD parts specifically designed for high-speed differential signals so signal integrity is not degraded.">
					  <span class="item-label">Use low-capacitance TVS for high-speed data lines</span>
					  <div class="item-detail">
						High-speed interfaces such as USB, HDMI, PCIe, and MIPI are sensitive to added capacitance. 
						Choose ESD parts specifically designed for high-speed differential signals so signal integrity is not degraded.
					  </div>
					</li>

					<li class="has-detail" title="For external power feeds, consider reverse-polarity protection (diode or ideal-FET), an input TVS, and a fuse or resettable fuse for fault protection. An LC or π filter can help keep conducted noise both out of and inside your system.">
					  <span class="item-label">Protect power inputs against abuse and conducted noise</span>
					  <div class="item-detail">
						For external power feeds, consider reverse-polarity protection (diode or ideal-FET), an input TVS, 
						and a fuse or resettable fuse for fault protection. 
						An LC or π filter can help keep conducted noise both out of and inside your system.
					  </div>
					</li>

					<li class="has-detail" title="Common-mode chokes can reduce both radiated emissions and RF susceptibility on long cable runs by blocking unwanted common-mode currents while preserving the desired differential signal.">
					  <span class="item-label">Use common-mode chokes on long cables if emissions or susceptibility are an issue</span>
					  <div class="item-detail">
						Common-mode chokes can reduce both radiated emissions and RF susceptibility on long cable runs by blocking unwanted common-mode currents 
						while preserving the desired differential signal.
					  </div>
					</li>
					
				</ul>
			</section>

			<section class="card" id="pcb_design_rules_manufacturability_dfma">
			  <h2>Manufacturability (DFMA)</h2>
			  <ul class="toggle-list">

				<li class="has-detail"
				  title="Confirm your manufacturer’s real process limits, then configure your ECAD tool’s clearance, trace width, via size, annular ring, solder-mask, and other manufacturing rules to match — before you place or route anything. This prevents unmanufacturable features being created and improves yield and cost. Verify compliance during layout using DFMA/DRC tools.">
				  <span class="item-label">Design Rule Check (DRC)</span>
				  <div class="item-detail">
					Confirm your PCB manufacturer’s real process limits (standard vs. advanced capability, trace width/spacing, via size, annular ring, solder-mask expansion, copper weight, layer count, stack-up etc.) 
					and configure your ECAD tool’s design rules to match these conservatively — <strong>before you place or route anything</strong>. 
					This ensures the design is buildable with good yield and cost from the start, prevents unmanufacturable features being created, and avoids costly late-stage rework.
					<br><br>
					Align your ECAD DRC limits with what your fab and assembler can reliably produce, and verify compliance during layout using 
					<a href="https://jlcpcb.com/blog/how-to-run-design-rule-check" target="_blank" rel="noopener">DRC</a> and 
					<a href="https://jlcdfm.com/" target="_blank" rel="noopener">DFMA tools</a>.
					<p><strong>Typical baseline limits (always verify with your fab first):</strong></p>
					<ul>
					  <li>Minimum trace width: ~6&nbsp;mil typical</li>
					  <li>Clearance (spacing): ~6&nbsp;mil typical</li>
					  <li>Via drill size: ≥0.30&nbsp;mm typical</li>
					  <li>Solder mask expansion: 3–5&nbsp;mil</li>
					</ul>
				  </div>
				</li>

				<li class="has-detail" title="Single-sided assembly is cheaper and simpler than double-sided, reducing pick-and-place time, reflow steps, and yield risk. Place only truly necessary parts on the second side.">
				  <span class="item-label">Keep SMD components on one side where possible</span>
				  <div class="item-detail">
					Single-sided assembly is cheaper and simpler than double-sided, reducing pick-and-place time, reflow steps, and yield risk. 
					Place only truly necessary parts on the second side.
				  </div>
				</li>

				<li class="has-detail" title="Leave clearance for pick-and-place tolerances, inspection, and rework. Very tight spacing increases defect rates and makes repair difficult — follow your assembler’s spacing guidelines.">
				  <span class="item-label">Maintain sufficient component spacing for assembly</span>
				  <div class="item-detail">
					Leave clearance for pick-and-place tolerances, inspection, and rework. 
					Very tight spacing increases defect rates and makes repair difficult — follow your assembler’s spacing guidelines.
				  </div>
				</li>

				<li class="has-detail" title="Create footprints from datasheets and verify pad sizes, keepouts, and courtyard areas. IPC-7351-based footprints are recommended to ensure manufacturability and solderability across vendors.">
				  <span class="item-label">Use accurate, standards-based footprints</span>
				  <div class="item-detail">
					Create footprints from datasheets and verify pad sizes, keepouts, and courtyard areas. 
					IPC-7351-based footprints are recommended to ensure manufacturability and solderability across vendors.
				  </div>
				</li>

				<li class="has-detail" title="Include global board fiducials (and local ones for fine-pitch parts) so assembly machines can align accurately. Keep fiducials clear of solder mask openings and silkscreen.">
				  <span class="item-label">Provide fiducial marks for pick-and-place alignment</span>
				  <div class="item-detail">
					Include global board fiducials (and local ones for fine-pitch parts) so assembly machines can align accurately. 
					Keep fiducials clear of solder mask openings and silkscreen.
				  </div>
				</li>

				<li class="has-detail" title="Align polarized parts and IC pin-1 orientation consistently across the board. This simplifies inspection, reduces assembly errors, and speeds production.">
				  <span class="item-label">Use consistent component orientation where possible</span>
				  <div class="item-detail">
					Align polarized parts and IC pin-1 orientation consistently across the board. 
					This simplifies inspection, reduces assembly errors, and speeds production.
				  </div>
				</li>

				<li class="has-detail" title="Work with your assembler to define panel size, tooling rails, fiducials, break-tabs, and mouse-bites or V-grooves. Good panelization improves throughput and reduces handling damage.">
				  <span class="item-label">Plan panelization early if building in volume</span>
				  <div class="item-detail">
					Work with your assembler to define panel size, tooling rails, fiducials, break-tabs, and mouse-bites or V-grooves. 
					Good panelization improves throughput and reduces handling damage.
				  </div>
				</li>
			  </ul>
			</section>

			<section class="card" id="pcb_design_rules_layout_physical_constraints">
				<h2>PCB Layout — Physical Constraints</h2>
				<ul class="toggle-list">
				
					<li class="has-detail" title="Define the PCB outline early based on realistic mechanical constraints — overall size, shape, corners, and cut-outs. Include height limits and mechanical keep-outs, and ensure the design stays within your PCB manufacturer’s minimum/maximum size and panelisation constraints.">
					  <span class="item-label">Board outline</span>
					  <div class="item-detail">
						Define the PCB outline early based on realistic mechanical constraints — overall size, shape, corners, and cut-outs. 
						Include height limits and mechanical keep-outs, and ensure the design stays within your PCB manufacturer’s minimum/maximum size and panelisation constraints.
					  </div>
					</li>
					
					<li class="has-detail" title="Add mounting holes early with consistent spacing, pad sizes, and clearances, and keep their positions fixed so mechanical supports and the enclosure can be designed with confidence. Reserve copper-free keep-out areas around mounting holes for washers, standoffs, and to avoid unintended chassis connections.">
						<span class="item-label">Mounting holes</span>
						<div class="item-detail">
							Add mounting holes early with consistent spacing, pad sizes, and clearances, and keep their 
							positions fixed so mechanical supports and the enclosure can be designed with confidence.
							Reserve copper-free keep-out areas around mounting holes for washers, standoffs, and to avoid unintended chassis connections.
						</div>
					</li>
					
					<li class="has-detail" title="Fix the position and orientation of connectors early, and align them consistently at the board edge so cables, panels, and future enclosures can be designed to mate reliably.">
						<span class="item-label">Connectors</span>
						<div class="item-detail">
							Fix the position and orientation of connectors early, and align them consistently at the board edge so cables, panels, and future enclosures can be designed to mate reliably.
						</div>
					</li>
					
					<li class="has-detail" title="Place tall or bulky parts (e.g., transformers, heat sinks, large capacitors, batteries) early and lock their positions, as they strongly influence board layout, airflow, and enclosure design.">
						<span class="item-label">Large components</span>
						<div class="item-detail">
							Place tall or bulky parts (e.g., transformers, heat sinks, large capacitors, batteries) early and lock their positions, as they strongly influence board layout, airflow, and enclosure design.
						</div>
					</li>
					
					<li class="has-detail" title="Identify and place electrically sensitive or timing-critical parts early (e.g., oscillators, RF parts, precision references) so routing and grounding can be optimised around them.">
						<span class="item-label">Critical components</span>
						<div class="item-detail">
							Identify and place electrically sensitive or timing-critical parts early (e.g., oscillators, RF parts, precision references) so routing and grounding can be optimised around them.
						</div>
					</li>
					
					<li class="has-detail" title="Check PCB and assembly constraints early (minimum trace/space, via sizes, tolerances, panelisation, component spacing and heights, solder mask / silkscreen limits, and drill tolerances) to ensure the design can be produced consistently and at reasonable cost. Configure your ECAD design rules to match your chosen manufacturer’s capabilities so violations are caught automatically rather than at fabrication time. Use DFMA/DRC tools regularly during layout to verify that the finished design remains within buildable limits.">
					  <span class="item-label">DFMA — Design for manufacturability &amp; assembly: match your design to your manufacturer’s capabilities</span>
					  <div class="item-detail">
						Check PCB and assembly constraints early (minimum trace/space, via sizes, tolerances, panelisation, component spacing and heights, solder mask / silkscreen limits, and drill tolerances) 
						to ensure the design can be produced consistently and at reasonable cost. 
						Configure your ECAD design rules to match your chosen manufacturer’s capabilities so violations are caught automatically rather than at fabrication time. 
						Use <a href="https://jlcdfm.com/" target="_blank" rel="noopener">DFMA/DRC tools</a> regularly during layout to verify that the finished design remains within buildable limits.
					  </div>
					</li>
					
				</ul>
			</section>

			<section class="card" id="pcb_design_rules_stack_up_and_planes">
			  <h2>Stack-Up, Planes &amp; EMI Control</h2>
			  <ul class="toggle-list">
			  
				<li class="has-detail" title="Agree the layer stack-up at the start of layout — including materials, copper weights, dielectric thickness, and any impedance-controlled layers — so routing strategy, EMI control, and manufacturability decisions are based on a stable structure. Choose materials that match environmental and production needs (e.g., operating temperature, reflow profile, reliability requirements), and confirm the stack-up is supported by your PCB manufacturer at the required cost and capability. Make sure the chosen materials and clearances also meet relevant standards and regulations (e.g., IPC class, UL flammability rating, RoHS/REACH, and local compliance requirements).">
				  <span class="item-label">Decide stack-up early</span>
				  <div class="item-detail">
					Agree the layer stack-up at the start of layout — including materials, copper weights, dielectric thickness, 
					and any impedance-controlled layers — so routing strategy, EMI control, and manufacturability decisions are based on a stable structure. 
					Choose materials that match environmental and production needs (e.g., operating temperature, reflow profile, reliability requirements), 
					and confirm the stack-up is supported by your PCB manufacturer at the required cost and capability. 
					Make sure the chosen materials and clearances also meet relevant standards and regulations (e.g., IPC class, UL flammability rating, RoHS/REACH, and local compliance requirements).
				  </div>
				</li>
				
				<li class="has-detail" title="Use a continuous, unbroken ground plane wherever possible. Place the main power plane on the adjacent layer so the ground–power pair forms a tight capacitor, reducing loop area and improving noise immunity.">
				  <span class="item-label">Prioritise a solid ground plane</span>
				  <div class="item-detail">
					Use a continuous, unbroken ground plane wherever possible. Place the main power plane on the adjacent layer so the ground–power pair 
					forms a tight capacitor, reducing loop area and improving noise immunity.
				  </div>
				</li>

				<li class="has-detail" title="On 2-layer designs, use large copper pours for ground and power instead of thin tracks, and stitch the top and bottom pours together liberally with vias to lower impedance and improve return-path continuity.">
				  <span class="item-label">2-layer boards: pour copper for power & ground</span>
				  <div class="item-detail">
					On 2-layer designs, use large copper pours for ground and power instead of thin tracks, and stitch the top and bottom pours 
					together liberally with vias to lower impedance and improve return-path continuity.
				  </div>
				</li>

				<li class="has-detail" title="Split or fragmented planes force return currents to detour around gaps, increasing noise and EMI risk. Keep planes solid unless a split is absolutely necessary — and if you must split, control where signals cross.">
				  <span class="item-label">Avoid split planes where possible</span>
				  <div class="item-detail">
					Split or fragmented planes force return currents to detour around gaps, increasing noise and EMI risk. 
					Keep planes solid unless a split is absolutely necessary — and if you must split, control where signals cross.
				  </div>
				</li>

				<li class="has-detail" title="Feed major loads or sensitive circuits from a single, well-defined distribution point rather than daisy-chaining through devices. This helps avoid shared return currents modulating other circuits and reduces ground bounce.">
				  <span class="item-label">Prefer star / single-point power distribution</span>
				  <div class="item-detail">
					Feed major loads or sensitive circuits from a single, well-defined distribution point rather than daisy-chaining through devices. 
					This helps avoid shared return currents modulating other circuits and reduces ground bounce.
				  </div>
				</li>

				<li class="has-detail" title="A high-speed signal returns under its trace via the nearest reference plane. If the trace crosses a plane split, the return current must detour — increasing loop area, adding EMI, and degrading signal integrity. Always keep high-speed traces over a continuous reference plane. This applies to fast-edge signals such as: clocks USB / Ethernet / HDMI / SERDES DDR memory buses SPI on fast MCUs and generally anything with edge rates faster than ~5–10 ns">
				  <span class="item-label">Never route high-speed / fast-edge signals across plane splits</span>
				  <div class="item-detail">
					A high-speed signal returns under its trace via the nearest reference plane. 
					If the trace crosses a plane split, the return current must detour — increasing loop area, adding EMI, 
					and degrading signal integrity. Always keep high-speed traces over a continuous reference plane.
					<br><br>
					This applies to fast-edge signals such as:
					<ul>
					  <li>clocks</li>
					  <li>USB / Ethernet / HDMI / SERDES</li>
					  <li>DDR memory buses</li>
					  <li>SPI on fast MCUs</li>
					  <li>and generally anything with edge rates faster than ~5–10&nbsp;ns</li>
					</ul>
				  </div>
				</li>

				<li class="has-detail" title="Keep fast edges routed directly over a continuous ground plane wherever possible. This provides a defined impedance, short return path, lower emissions, and reduced crosstalk — especially for clocks, SERDES, USB, HDMI, and fast MCU buses.">
				  <span class="item-label">Route high-speed signals adjacent to a ground plane</span>
				  <div class="item-detail">
					Keep fast edges routed directly over a continuous ground plane wherever possible. 
					This provides a defined impedance, short return path, lower emissions, and reduced crosstalk — especially for clocks, SERDES, USB, HDMI, and fast MCU buses.
				  </div>
				</li>

				<li class="has-detail" title="Physically separate analog, digital, and power sections so noisy return currents do not flow through sensitive analog ground paths. Place the most sensitive analog circuits furthest from switching regulators, clocks, and fast digital edges.">
				  <span class="item-label">Use board zoning for analog, digital, and power</span>
				  <div class="item-detail">
					Physically separate analog, digital, and power sections so noisy return currents do not flow through sensitive analog ground paths. 
					Place the most sensitive analog circuits furthest from switching regulators, clocks, and fast digital edges.
				  </div>
				</li>

			  </ul>
			</section>

			<section class="card" id="pcb_design_rules_signal_integrity_and_routing">
			  <h2>Signal Integrity, EMI &amp; Routing</h2>
			  <ul class="toggle-list">

				<li class="has-detail" title="High-speed and fast-edge signals form a loop with their return current which should be flowing directly beneath the trace in the nearest solid reference plane. Keep a continuous plane under critical routing so the return current does not have to detour — breaks in the return path increase loop area, noise, and EMI. Shorter traces and closely-coupled outgoing/return paths further reduce inductance and improve signal integrity.">
				  <span class="item-label">Control the return path and minimise loop area</span>
				  <div class="item-detail">
					High-speed and fast-edge signals form a loop with their return current which should be flowing directly beneath the trace in the nearest solid reference plane. 
					Keep a continuous plane under critical routing so the return current does not have to detour — breaks in the return path increase loop area, noise, and EMI. 
					Shorter traces and closely-coupled outgoing/return paths further reduce inductance and improve signal integrity.
				  </div>
				</li>

				<li class="has-detail" title="When a high-speed signal changes layer, the return current must also transition between planes. Place a ground stitching via close to the signal via to provide a short, controlled return path and reduce loop inductance.">
				  <span class="item-label">Add stitching vias near layer transitions</span>
				  <div class="item-detail">
					When a high-speed signal changes layer, the return current must also transition between planes. 
					Place a ground stitching via close to the signal via to provide a short, controlled return path and reduce loop inductance.
				  </div>
				</li>

				<li class="has-detail" title="Clock nets switch continuously and radiate energy. Route them as short as practical, over a solid reference plane, and keep them away from sensitive analog or high-impedance nodes.">
				  <span class="item-label">Keep clocks short and isolated</span>
				  <div class="item-detail">
					Clock nets switch continuously and radiate energy. 
					Route them as short as practical, over a solid reference plane, and keep them away from sensitive analog or high-impedance nodes.
				  </div>
				</li>

				<li class="has-detail" title="45° bends (or gentle curves) provide cleaner routing, maintain more constant impedance, reduce current crowding, and avoid creating unnecessary stubs — especially useful at RF and high-speed edges.">
				  <span class="item-label">Prefer 45° bends over 90°</span>
				  <div class="item-detail">
					45° bends (or gentle curves) provide cleaner routing, maintain more constant impedance, reduce current crowding, 
					and avoid creating unnecessary stubs — especially useful at RF and high-speed edges.
				  </div>
				</li>

				<li class="has-detail" title="At higher frequencies (roughly above 80 MHz and for fast-edge logic), through-hole leads and long traces add significant inductance and behave like small antennas. Prefer SMD parts and keep traces as short as practical. Avoid stubs or unused track segments — for example, test pads or via branches that form “dangling” connections — as these create reflections and radiation points. Note that even ~10 cm of trace can act as an efficient radiator in the FM band.">
				  <span class="item-label">Avoid long traces and through-hole parts at RF / fast edges</span>
				  <div class="item-detail">
					At higher frequencies (roughly above 80&nbsp;MHz and for fast-edge logic), through-hole leads and long traces add significant inductance and behave like small antennas. 
					Prefer SMD parts and keep traces as short as practical. 
					Avoid stubs or unused track segments — for example, test pads or via branches that form “dangling” connections — as these create reflections and radiation points. 
					Note that even ~10&nbsp;cm of trace can act as an efficient radiator in the FM band.
				  </div>
				</li>

				<li class="has-detail" title="Long, closely-spaced parallel traces couple capacitively and inductively. Avoid running signals in parallel for long distances — and if unavoidable, keep spacing at least three times the trace width or route over a solid reference plane with good return-path control.">
				  <span class="item-label">Reduce crosstalk by spacing parallel runs, keep ≥ 3× trace‑width spacing</span>
				  <div class="item-detail">
					Long, closely-spaced parallel traces couple capacitively and inductively. 
					Avoid running signals in parallel for long distances — and if unavoidable, keep spacing at least three times the trace width or route over a solid reference plane with good return-path control.
				  </div>
				</li>

				<li class="has-detail" title="Fast, noisy signals near the PCB edge radiate more easily and are more susceptible to interference. Keep switching and high-speed nets away from the perimeter wherever possible.">
				  <span class="item-label">Avoid routing noisy traces near board edges</span>
				  <div class="item-detail">
					Fast, noisy signals near the PCB edge radiate more easily and are more susceptible to interference. 
					Keep switching and high-speed nets away from the perimeter wherever possible.
				  </div>
				</li>
				
				<li class="has-detail" title="Crystals and oscillators are sensitive to noise and stray capacitance. Avoid placing unrelated components close to the crystal, and don’t route other signals directly under or around the crystal network. Leaving a few centimetres of clearance helps maintain frequency stability, minimise coupling into the oscillator return path, and preserve startup margin.">
				  <span class="item-label">Keep components and routing away from the crystal / oscillator</span>
				  <div class="item-detail">
					Crystals and oscillators are sensitive to noise and stray capacitance. 
					Avoid placing unrelated components close to the crystal, and don’t route other signals directly under or around the crystal network. 
					Leaving a few centimetres of clearance helps maintain frequency stability, minimise coupling into the oscillator return path, and preserve startup margin.
				  </div>
				</li>

				<li class="has-detail" title="Floating inputs can oscillate, inject noise, or increase power consumption. Follow the datasheet and use pull-ups or pull-downs as recommended so each unused input has a clean, defined logic level.">
				  <span class="item-label">Give unused inputs a defined logic state</span>
				  <div class="item-detail">
					Floating inputs can oscillate, inject noise, or increase power consumption. 
					Follow the datasheet and use pull-ups or pull-downs as recommended so each unused input has a clean, defined logic level.
				  </div>
				</li>

				<li class="has-detail" title="Adding a small series resistor (typically 10–100 Ω), and in some cases a small RC network, can slow very fast edges and damp ringing and electromagnetic interference (EMI) on long or noisy traces or cables. This reduces radiated emissions, improves signal integrity, and can also limit surge current into devices. Apply this only where the protocol timing and edge-rate requirements are still met and the additional delay is acceptable.">
				  <span class="item-label">Use series resistors or small RC networks to control edges and ringing (where the protocol allows)</span>
				  <div class="item-detail">
					Adding a small series resistor (typically 10–100&nbsp;Ω), and in some cases a small RC network, can slow very 
					fast edges and damp ringing and electromagnetic interference (EMI) on long or noisy traces or cables. 
					This reduces radiated emissions, improves signal integrity, and can also limit surge current into devices. 
					Apply this only where the protocol timing and edge-rate requirements are still met and the additional delay is acceptable.
				  </div>
				</li>

				<li class="has-detail" title="Route differential pairs together with consistent spacing and width so their impedance stays balanced. Avoid stubs and branching off the pair — vias, test pads, or unused track segments that form “dangling” connections introduce reflections and imbalance. Minimise skew, and length-match only as required by the interface specification. Common differential pairs include such as: USB 2.0 (D+ / D-) and USB 3.x lanes Ethernet (TX+/TX-, RX+/RX-) LVDS links and camera/display interfaces PCIe lanes HDMI / DisplayPort lanes DDR address/command or data groups when specified by the memory vendor">
				  <span class="item-label">Differential pairs: keep equal length, constant spacing, and matched impedance</span>
				  <div class="item-detail">
					Route differential pairs together with consistent spacing and width so their impedance stays balanced. 
					Avoid stubs and branching off the pair — vias, test pads, or unused track segments that form “dangling” connections introduce reflections and imbalance. 
					Minimise skew, and length-match only as required by the interface specification.					
					<br><br>
					Common differential pairs include such as:
					<ul>
					  <li>USB&nbsp;2.0&nbsp;(D+ / D-) and USB&nbsp;3.x&nbsp;lanes</li>
					  <li>Ethernet&nbsp;(TX+/TX-, RX+/RX-)</li>
					  <li>LVDS links and camera/display interfaces</li>
					  <li>PCIe lanes</li>
					  <li>HDMI / DisplayPort lanes</li>
					  <li>DDR&nbsp;address/command or data groups when specified by the memory vendor</li>
					</ul>
				  </div>
				</li>

				<li class="has-detail" title="Length-matching adds complexity and extra meanders, which can increase crosstalk and loss. Only match lengths where the interface requires controlled timing (e.g., DDR, some SERDES buses) — otherwise keep routing simple and direct.">
				  <span class="item-label">Length-match only when timing or protocol requires it</span>
				  <div class="item-detail">
					Length-matching adds complexity and extra meanders, which can increase crosstalk and loss. 
					Only match lengths where the interface requires controlled timing (e.g., DDR, some SERDES buses) — otherwise keep routing simple and direct.
				  </div>
				</li>

			  </ul>
			</section>

			<section class="card" id="pcb_design_rules_decoupling_and_power_integrity">
			  <h2>Decoupling, Power Integrity &amp; EMI</h2>
			  <ul class="toggle-list">

				<li class="has-detail" title="Each IC (Integrated Circuit) supply pin should have its own local decoupling capacitor to provide a low-impedance energy reservoir at the device and keep the rail stable during fast current transients. A 0.1 µF MLCC (Multilayer Ceramic Capacitor) is a good general-purpose high-frequency decoupler — place it as close as physically possible to the IC power pin and its return to ground, with very short tracks and minimal vias.">
				  <span class="item-label">Place a local decoupling capacitor on every IC supply pin</span>
				  <div class="item-detail">
					Each IC (Integrated Circuit) supply pin should have its own local decoupling capacitor to provide a low-impedance energy reservoir at the device and keep 
					the rail stable during fast current transients. 
					A 0.1&nbsp;µF MLCC (Multilayer Ceramic Capacitor) is a good general-purpose high-frequency decoupler — 
					place it as close as physically possible to the IC power pin and its return to 
					ground, with very short tracks and minimal vias.
				  </div>
				</li>

				<li class="has-detail" title="The decoupling capacitor, power pin, and ground return form a loop. Keep this loop extremely small (short, wide connections; direct via to ground plane) to reduce inductance and improve transient response and EMI performance.">
				  <span class="item-label">Minimise the cap–VCC–GND loop area</span>
				  <div class="item-detail">
					The decoupling capacitor, power pin, and ground return form a loop. 
					Keep this loop extremely small (short, wide connections; direct via to ground plane) to reduce inductance and improve transient response and EMI performance.
				  </div>
				</li>

				<li class="has-detail" title="Use bulk capacitance (typically 1–10 µF or higher as needed) near major loads or where power enters the board or a subsystem. These support lower-frequency current demand and stabilise regulators and long power distribution paths. Note: Verify any already designed regulator's datasheets for allowable output capacitance and ESR (Equivalent Series Resistance) ranges, as excessive or very low-ESR capacitance can affect stability or startup behaviour.">
				  <span class="item-label">Add bulk capacitors per rail or region</span>
				  <div class="item-detail">
					Use bulk capacitance (typically 1–10&nbsp;µF or higher as needed) near major loads or where power enters the board or a subsystem.
					These support lower-frequency current demand and stabilise regulators and long power distribution paths.
					<br><small>Note: Verify any already designed regulator's datasheets for allowable output capacitance and ESR (Equivalent Series Resistance) ranges, 
					as excessive or very low-ESR capacitance can affect stability or startup behaviour.</small>
				  </div>
				</li>

				<li class="has-detail" title="Power rails should have low resistance and low inductance to minimise voltage drop and improve transient response. Use power planes or wide copper traces, and avoid narrow neck-downs that create local heating and voltage droop during current surges. Keep power traces consistently wide, especially near regulators and high-current devices. Use calculators to ensure sufficient cross-section area.">
				  <span class="item-label">Use planes or wide traces for power</span>
				  <div class="item-detail">
					Power rails should have low resistance and low inductance to minimise voltage drop and improve transient response. 
					Use power planes or wide copper traces, and avoid narrow neck-downs that create local heating and voltage droop during current surges. 
					Keep power traces consistently wide, especially near regulators and high-current devices. 
					Use <a href="https://www.digikey.in/en/resources/conversion-calculators/conversion-calculator-pcb-trace-width" target="_blank" rel="noopener">calculators</a> to ensure sufficient cross-section area.

				  </div>
				</li>

				<li class="has-detail" title="Sensitive analog circuits should not share supply or return paths with noisy digital loads. Use star-style routing or separate power regions, rather than daisy chaining, so high-current switching noise does not modulate precision analog references or ADC inputs.<br>Ensure the star point is a well-defined reference node, as voltage drops in shared returns can otherwise create bias errors in analog measurements. Often this star point is placed near: the ADC reference pin the regulator output or sense point the system ground star or chassis connection">
				  <span class="item-label">Star-route sensitive analog supplies where possible</span>
				  <div class="item-detail">
					Sensitive analog circuits should not share supply or return paths with noisy digital loads.
					Use star-style routing or separate power regions, rather than daisy chaining, so high-current switching noise does not modulate precision analog references or ADC inputs.
					<small>
					  <br>Ensure the star point is a well-defined reference node, as voltage drops in shared returns can otherwise create bias errors in analog measurements.
					  Often this star point is placed near:
					  <ul>
						<li>the ADC reference pin</li>
						<li>the regulator output or sense point</li>
						<li>the system ground star or chassis connection</li>
					  </ul>
					</small>
				  </div>
				</li>

			  </ul>
			</section>

			<section class="card" id="pcb_design_rules_vias">
				<h2>Vias</h2>
				<ul class="toggle-list">

					<li class="has-detail" title="Vias introduce impedance discontinuities and add inductance, which can degrade high-speed or timing-critical signals. Avoid unnecessary layer changes wherever possible. On very high-speed interfaces, unused via barrel length also behaves as a stub and can cause reflections. Keep via stubs short by selecting appropriate layer transitions, or by using blind/buried vias or back-drilling where required by the interface.">
					  <span class="item-label">Minimise vias on high-speed and very high-speed signals</span>
					  <div class="item-detail">
						Vias introduce impedance discontinuities and add inductance, which can degrade high-speed or timing-critical signals. 
						Avoid unnecessary layer changes wherever possible.
						On very high-speed interfaces, unused via barrel length also behaves as a stub and can cause reflections. 
						Keep via stubs short by selecting appropriate layer transitions, or by using blind/buried vias or back-drilling where required by the interface.
					  </div>
					</li>

					<li class="has-detail" title="If vias are required on differential pairs, route both signals with matching via structures to maintain equal electrical length and minimise skew or mode conversion.">
						<span class="item-label">Keep differential pair vias symmetrical</span>
						<div class="item-detail">
						  If vias are required on differential pairs, route both signals with matching via structures
						  to maintain equal electrical length and minimise skew or mode conversion.
						</div>
					</li>

					<li class="has-detail" title="Stitch ground vias around RF sections, shielded areas, and critical analog nodes to provide a short return path, contain fields, and reduce coupling into adjacent circuitry.">
						<span class="item-label">Use stitching vias around RF and sensitive analog areas</span>
						<div class="item-detail">
						  Stitch ground vias around RF sections, shielded areas, and critical analog nodes 
						  to provide a short return path, contain fields, and reduce coupling into adjacent circuitry.
						</div>
					</li>

					<li class="has-detail" title="Open vias in pads (without filling or plating over) can wick solder away during assembly, causing poor wetting (how well molten solder flows onto and bonds with the metal surface) or tombstoning (one end of a SMD component lifts up during reflow so it ends up standing vertically). If via-in-pad is required for performance, use filled and plated-over vias (VIPPO – Via-In-Pad Plated-Over) so the pad surface remains flat and solderable.">
					  <span class="item-label">Avoid via-in-pad unless vias are filled and plated (VIPPO)</span>
					  <div class="item-detail">
						Open vias in pads (without filling or plating over) can wick solder away during assembly, causing poor wetting (how well molten solder flows onto and bonds with the metal surface) or tombstoning (one end of a SMD component lifts up during reflow so it ends up standing vertically). 
						If via-in-pad is required for performance, use filled and plated-over vias (VIPPO – Via-In-Pad Plated-Over) so the pad surface remains flat and solderable.
					  </div>
					</li>

					<li class="has-detail" title="Directly connecting vias or pads to large copper planes makes soldering difficult due to heat-sinking. Thermal relief spokes improve solderability while still providing a good electrical connection.">
						<span class="item-label">Use thermal relief spokes on vias connected to planes</span>
						<div class="item-detail">
						  Directly connecting vias or pads to large copper planes makes soldering difficult due to heat-sinking.
						  Thermal relief spokes improve solderability while still providing a good electrical connection.
						</div>
					</li>

					<li class="has-detail" title="Each via has limited current capacity, depending on its diameter, plating thickness, and temperature rise. Use multiple parallel vias for high-current paths (e.g., power distribution, regulator outputs, motor drivers), and place them close to the component pad or plane transition to minimise loop inductance.">
						<span class="item-label">Consider via current-carrying capability</span>
						<div class="item-detail">
						  Each via has limited current capacity, depending on its diameter, plating thickness, and temperature rise. 
						  Use multiple parallel vias for high-current paths (e.g., power distribution, regulator outputs, motor drivers), 
						  and place them close to the component pad or plane transition to minimise loop inductance.
						</div>
					</li>

					<li class="has-detail" title="Check your PCB fabricator’s minimum drill size, aspect ratio, annular ring, and filling/plating options before finalising via geometry. Microvias, VIPPO (Via-In-Pad Plated-Over), and stacked vias may not be standard processes and can affect yield and cost. Align your design rules with what your preferred manufacturer can reliably produce.">
						<span class="item-label">Design within your manufacturer’s via capability</span>
						<div class="item-detail">
						  Check your PCB fabricator’s minimum drill size, aspect ratio, annular ring, and filling/plating options before finalising via geometry. 
						  Microvias, VIPPO (Via-In-Pad Plated-Over), and stacked vias may not be standard processes and can affect yield and cost. 
						  Align your design rules with what your preferred manufacturer can reliably produce.
						</div>
					</li>
				</ul>
			</section>

			<section class="card" id="pcb_design_rules_voltage_transients_and_esd_protection">
			  <h2>Voltage Transients &amp; ESD Protection</h2>
			  <ul class="toggle-list">

				<li class="has-detail" title="TVS (Transient Voltage Suppressor) diodes should be located as close as possible to the entry point of the transient, with short, wide copper back to the chosen ESD reference (ground or chassis) to minimise inductance and clamp the event locally.">
				  <span class="item-label">Place TVS diodes close to the connector with a short return path</span>
				  <div class="item-detail">
					TVS (Transient Voltage Suppressor) diodes should be located as close as possible to the entry point of the transient, 
					with short, wide copper back to the chosen ESD reference (ground or chassis) to minimise inductance and clamp the event locally.
				  </div>
				</li>

				<li class="has-detail" title="ESD current should return to ground or chassis near the injection point. Avoid layouts that force ESD currents to travel through sensitive analog or digital ground regions.">
				  <span class="item-label">Keep ESD return currents local</span>
				  <div class="item-detail">
					ESD current should return to ground or chassis near the injection point. 
					Avoid layouts that force ESD currents to travel through sensitive analog or digital ground regions.
				  </div>
				</li>

			  </ul>
			</section>

			<section class="card" id="pcb_design_rules_creepage_and_clearance">
			  <h2>Creepage &amp; Clearance (important for &gt;30&nbsp;V)</h2>
			  <ul class="toggle-list">

				<li class="has-detail" title="Minimum creepage (along the board surface) and clearance (through air) distances depend on working voltage, pollution degree, insulation class, and material group. Use IPC-2221 as a general guide, but follow relevant product safety standard (e.g., IEC/UL 61010, 60950/62368, 60335, medical, automotive) wherever it gives specific spacing requirements.">
				  <span class="item-label">Follow IPC-2221 or the applicable safety standard</span>
				  <div class="item-detail">
					Minimum creepage (along the board surface) and clearance (through air) distances depend on working voltage, pollution degree, insulation class, and material group. 
					Use <a href="#Electronic_Standards" target="_blank" rel="noopener">IPC-2221</a> as a general guide, but follow relevant product safety standard (e.g., IEC/UL 61010, 60950/62368, 60335, medical, automotive) wherever it gives specific spacing requirements.
				  </div>
				</li>

				<li class="has-detail" title="Moisture and contaminants reduce the breakdown strength of air and increase surface conductivity, lowering the voltage at which tracking or arcing occurs. Treat outdoor, industrial, or high-humidity environments as higher “pollution degree” and allow extra creepage and clearance margin.">
				  <span class="item-label">Increase spacing in humid, dusty, or contaminated environments</span>
				  <div class="item-detail">
					Moisture and contaminants reduce the breakdown strength of air and increase surface conductivity, lowering the voltage at which tracking or arcing occurs. 
					Treat outdoor, industrial, or high-humidity environments as higher “pollution degree” and allow extra creepage and clearance margin.
				  </div>
				</li>

				<li class="has-detail" title="Where board space is tight, routed slots, grooves, or insulating barriers can increase the surface path (creepage) between high-voltage nodes. Ensure the edges are clean and plated appropriately (or not plated, depending on the design requirement).">
				  <span class="item-label">Use slots or barriers to increase creepage distance</span>
				  <div class="item-detail">
					Where board space is tight, routed slots, grooves, or insulating barriers can increase the surface path (creepage) between high-voltage nodes. 
					Ensure the edges are clean and plated appropriately (or not plated, depending on the design requirement).
				  </div>
				</li>

				<li class="has-detail" title="Conformal coating, potting, or physical barriers can change the required creepage and clearance distances in some standards. If you rely on these for safety, ensure the chosen materials, thickness, and application process are explicitly allowed by the relevant safety standard and tested accordingly.">
				  <span class="item-label">Account for coatings and additional insulation</span>
				  <div class="item-detail">
					Conformal coating, potting, or physical barriers can change the required creepage and clearance distances in some standards. 
					If you rely on these for safety, ensure the chosen materials, thickness, and application process are explicitly allowed by the relevant safety standard and tested accordingly.
				  </div>
				</li>
				
			  </ul>
			</section>

			<section class="card" id="pcb_design_rules_high_current_and_temperature">
			  <h2>High Current &amp; Temperature</h2>
			  <ul class="toggle-list">

				<li class="has-detail" title="Estimate the maximum continuous and peak currents, the full ambient temperature range, and the allowable temperature rise for each power path. Remember that connectors, vias, planes, and components all contribute resistance and heating — not just traces. Also confirm your PCB manufacturer’s capabilities (e.g., copper weight, plating thickness, and via aspect ratio), as these directly affect current-carrying capacity and reliability.">
				  <span class="item-label">Know your current and temperature limits</span>
				  <div class="item-detail">
					Estimate the maximum continuous and peak currents, the full ambient temperature range, and the allowable temperature rise for each power path. 
					Remember that connectors, vias, planes, and components all contribute resistance and heating — not just traces. 
					Also confirm your PCB manufacturer’s capabilities (e.g., copper weight, plating thickness, and via aspect ratio), as these directly affect current-carrying capacity and reliability.
				  </div>
				</li>


				<li class="has-detail" title="Use PCB trace width calculators and IPC guidelines to choose suitable copper width and thickness for the expected current and permitted temperature rise. Consider both external and internal layers, as buried traces run hotter for the same current.">
				  <span class="item-label">Size copper traces using calculators or standards</span>
				  <div class="item-detail">
					Use PCB trace width <a href="https://www.digikey.in/en/resources/conversion-calculators/conversion-calculator-pcb-trace-width" target="_blank" rel="noopener">calculators</a> and IPC guidelines to choose suitable copper width and thickness for the expected current and permitted temperature rise. 
					Consider both external and internal layers, as buried traces run hotter for the same current.
				  </div>
				</li>

				<li class="has-detail" title="Use wider copper, heavier copper weight, copper pours, or multiple parallel traces for high-current routing. Add multiple vias between layers to share current and reduce local heating. Practical guidance: track width vs current capacity .">
				  <span class="item-label">Widen or reinforce high-current paths</span>
				  <div class="item-detail">
					Use wider copper, heavier copper weight, copper pours, or multiple parallel traces for high-current routing. 
					Add multiple vias between layers to share current and reduce local heating. 
					Practical guidance:
					<a href="https://jlcpcb.com/blog/track-width-vs-current-capacity-pcb-layout-tips" target="_blank" rel="noopener">track width vs current capacity</a>.
				  </div>
				</li>

			  </ul>
			</section>

			<section class="card" id="pcb_design_rules_design_test_dft">
			  <h2>Design for Test (DFT)</h2>
			  <ul class="toggle-list">

				<li class="has-detail" title="Provide accessible test pads or vias on important signals such as GND, supply rails (e.g., 3V3, 5V), reset, clock, debug interfaces, UART, and other critical control or measurement nodes. This simplifies bring-up, fault-finding, and production test.<br>Note: Avoid placing test pads directly on high-speed or impedance-controlled nets, as the added stub can cause reflections and signal degradation. If probing is required, consider high-impedance probes, matched probe pads, or test at a buffered node (a copy of the signal taken from the output of a buffer or isolation device) instead, so probing it does not disturb the original signal.">
				  <span class="item-label">Add test points to key nets</span>
				  <div class="item-detail">
					Provide accessible test pads or vias on important signals such as GND, supply rails (e.g., 3V3, 5V), reset, clock, debug interfaces, UART, and other critical control or measurement nodes. 
					This simplifies bring-up, fault-finding, and production test.
					<small>
					  <br>Note: Avoid placing test pads directly on high-speed or impedance-controlled nets, as the added stub can cause reflections and signal degradation. 
					  If probing is required, consider high-impedance probes, matched probe pads, or test at a buffered node 
					  (a copy of the signal taken from the output of a buffer or isolation device) instead, so probing it does not disturb the original signal. 
					</small>
				  </div>
				</li>

				<li class="has-detail" title="Leave enough clearance around test points for oscilloscope or multimeter probes, or for bed-of-nails or pogo-pin fixtures in production. Avoid placing test points under tall components or heatsinks unless dedicated fixtures are planned.">
				  <span class="item-label">Ensure physical access for probes</span>
				  <div class="item-detail">
					Leave enough clearance around test points for oscilloscope or multimeter probes, or for bed-of-nails or pogo-pin fixtures in production. 
					Avoid placing test points under tall components or heatsinks unless dedicated fixtures are planned.
				  </div>
				</li>

				<li class="has-detail" title="Logical grouping and clear silkscreen labels reduce wiring mistakes and speed debugging. Where possible, align test points to a grid to suit automated or semi-automated fixtures.">
				  <span class="item-label">Group and label test points consistently</span>
				  <div class="item-detail">
					Logical grouping and clear silkscreen labels reduce wiring mistakes and speed debugging. 
					Where possible, align test points to a grid to suit automated or semi-automated fixtures.
				  </div>
				</li>

			  </ul>
			</section>

			<section class="card" id="pcb_design_rules_calculators">
			  <h2>Calculators</h2>
			  <p>
				ECAD packages such as KiCad usually include a rich and powerful selection of calculators for PCB design.
				However, if you need something quick, here are some useful online calculators:
			  </p>
			  <ul>
				<li><a href="https://www.digikey.in/en/resources/conversion-calculators/conversion-calculator-pcb-trace-width" target="_blank" rel="noopener">Digi-Key PCB Trace Width Calculator</a></li>
				<li><a href="https://www.pcbway.com/pcb_prototype/impedance_calculator.html?utm_source=chatgpt.com" target="_blank" rel="noopener">PCBWay Trace Impedance Calculator</a></li>
			  </ul>
			</section>

			<section class="card" id="Electronic_Standards">
				<h2>Pertinent Electronic Standards (commercially available from <a href="https://shop.electronics.org/" target="_blank" rel="noopener">Global Electronics Association / IPC</a>)</h2>
				<ul>
				  <li>IPC‑2221 — Generic PCB design rules: layout, spacing, materials, reliability.</li>
				  <li>IPC‑2222 — Design requirements specific to rigid printed circuit boards.</li>
				  <li>IPC‑6012 — Performance and qualification rules for rigid printed circuit boards.</li>
				  <li>IPC‑A‑600 — Visual acceptability criteria for finished bare printed circuit boards.</li>
				  <li>IPC‑7351 — Standard footprint (land‑pattern) design rules for SMT components.</li>
				  <li>IPC‑4101 — Specifications for laminate and prepreg materials for rigid PCBs.</li>
				  <li>IPC‑2615 — Standard formats for PCB manufacturing and fabrication data exchange.</li>
				  <li>IPC‑6013 — Performance and qualification rules for flexible and flex‑rigid PCBs.</li>
				</ul>
			</section>

			<section class="card" id="pcb_design_rules_resources">
				<h2>Resources</h2>
				<ul>
				  <li><a href="https://www.ti.com/lit/an/szza009/szza009.pdf" target="_blank" rel="noopener">TI — PCB Design Guidelines For Reduced EMI</a></li>
				  <li><a href="https://jlcpcb.com/blog/pcb-design-rules-best-practices" target="_blank" rel="noopener">JLCPCB — PCB Design Rules &amp; Best Practices</a></li>
				  <li><a href="https://resources.altium.com/fr/p/pcb-layout-guidelines" target="_blank" rel="noopener">Altium — PCB Layout Guidelines</a></li>
				  <li><a href="https://www.wonderfulpcb.com/blog/common-pcb-design-rules-for-reliable-manufacturable-boards/" target="_blank" rel="noopener">WonderfulPCB — Common PCB Design Rules</a></li>
				  <li><a href="https://shop.electronics.org/" target="_blank" rel="noopener">Global Electronics Association / IPC standards</a></li>
				</ul>
			</section>

		</main>

		<footer class="site-footer">
		  <div class="container footer-inner">
			<p>© <span id="year"></span> JAK Services – Toulouse, France</p>
			<p>
			  <a class="footer-link" href="legal.html">Legal mentions</a>
			  <a class="footer-link" href="privacy.html">Privacy policy</a>
			</p>
		  </div>
		</footer>

		<script src="../js/main.js"></script>
	</body>
</html>
