#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d9ffe8f880 .scope module, "tb_async_fifo" "tb_async_fifo" 2 3;
 .timescale -9 -12;
P_000001d9ffe8fa10 .param/l "address_size" 0 2 8, +C4<00000000000000000000000000000100>;
P_000001d9ffe8fa48 .param/l "data_width" 0 2 6, +C4<00000000000000000000000000001000>;
P_000001d9ffe8fa80 .param/l "fifo_depth" 0 2 7, +C4<00000000000000000000000000010000>;
v000001d9ffefe9e0_0 .var "data_in", 7 0;
v000001d9ffefe760_0 .net "data_out", 7 0, v000001d9ffefe3a0_0;  1 drivers
v000001d9ffefe300_0 .net "empty", 0 0, L_000001d9fff47140;  1 drivers
v000001d9ffefef80_0 .net "full", 0 0, L_000001d9fff48540;  1 drivers
v000001d9ffefe800_0 .var "rd_clk", 0 0;
v000001d9ffefeb20_0 .var "rd_en", 0 0;
v000001d9ffefe120_0 .var "rst", 0 0;
v000001d9ffefe8a0_0 .var "wr_clk", 0 0;
v000001d9ffefea80_0 .var "wr_en", 0 0;
S_000001d9ffe90f30 .scope task, "read_data" "read_data" 2 103, 2 103 0, S_000001d9ffe8f880;
 .timescale -9 -12;
E_000001d9ffe9c560 .event posedge, v000001d9ffefe6c0_0;
TD_tb_async_fifo.read_data ;
    %load/vec4 v000001d9ffefe300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %wait E_000001d9ffe9c560;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9ffefeb20_0, 0, 1;
    %wait E_000001d9ffe9c560;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ffefeb20_0, 0, 1;
    %vpi_call 2 110 "$display", "Time=%0t | Read data=%h | Empty=%b", $time, v000001d9ffefe760_0, v000001d9ffefe300_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 112 "$display", "Time=%0t | Read failed: FIFO is EMPTY", $time {0 0 0};
T_0.1 ;
    %end;
S_000001d9ffe910c0 .scope module, "uut" "asyn_fifo" 2 22, 3 1 0, S_000001d9ffe8f880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "rd_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "valid";
    .port_info 10 /OUTPUT 1 "overflow";
    .port_info 11 /OUTPUT 1 "underflow";
P_000001d9ffe8fac0 .param/l "address_size" 0 3 19, +C4<00000000000000000000000000000100>;
P_000001d9ffe8faf8 .param/l "data_width" 0 3 17, +C4<00000000000000000000000000001000>;
P_000001d9ffe8fb30 .param/l "fifo_depth" 0 3 18, +C4<00000000000000000000000000010000>;
v000001d9ffe86030_0 .net *"_ivl_0", 31 0, L_000001d9ffefe080;  1 drivers
v000001d9ffe62ff0_0 .net *"_ivl_10", 31 0, L_000001d9fff484a0;  1 drivers
L_000001d9ffeff048 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d9ffe62d70_0 .net *"_ivl_3", 27 0, L_000001d9ffeff048;  1 drivers
v000001d9ffe9b450_0 .net *"_ivl_4", 31 0, L_000001d9fff476e0;  1 drivers
L_000001d9ffeff090 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d9ffe9b4f0_0 .net *"_ivl_7", 27 0, L_000001d9ffeff090;  1 drivers
L_000001d9ffeff0d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d9ffe9b590_0 .net/2u *"_ivl_8", 31 0, L_000001d9ffeff0d8;  1 drivers
v000001d9ffe9b630_0 .net "data_in", 7 0, v000001d9ffefe9e0_0;  1 drivers
v000001d9ffefe3a0_0 .var "data_out", 7 0;
v000001d9ffefe620_0 .net "empty", 0 0, L_000001d9fff47140;  alias, 1 drivers
v000001d9ffefec60_0 .net "full", 0 0, L_000001d9fff48540;  alias, 1 drivers
v000001d9ffefebc0 .array "mem", 0 15, 7 0;
v000001d9ffefed00_0 .var "overflow", 0 0;
v000001d9ffefe6c0_0 .net "rd_clk", 0 0, v000001d9ffefe800_0;  1 drivers
v000001d9ffefee40_0 .net "rd_en", 0 0, v000001d9ffefeb20_0;  1 drivers
v000001d9ffefe440_0 .var "rd_pointer", 3 0;
v000001d9ffefe1c0_0 .net "rst", 0 0, v000001d9ffefe120_0;  1 drivers
v000001d9ffefe4e0_0 .var "underflow", 0 0;
v000001d9ffefeda0_0 .var "valid", 0 0;
v000001d9ffefe580_0 .net "wr_clk", 0 0, v000001d9ffefe8a0_0;  1 drivers
v000001d9ffefeee0_0 .net "wr_en", 0 0, v000001d9ffefea80_0;  1 drivers
v000001d9ffefe260_0 .var "wr_pointer", 3 0;
E_000001d9ffe9d060 .event posedge, v000001d9ffefe1c0_0, v000001d9ffefe6c0_0;
E_000001d9ffe9c9a0 .event posedge, v000001d9ffefe1c0_0, v000001d9ffefe580_0;
L_000001d9ffefe080 .concat [ 4 28 0 0], v000001d9ffefe260_0, L_000001d9ffeff048;
L_000001d9fff476e0 .concat [ 4 28 0 0], v000001d9ffefe440_0, L_000001d9ffeff090;
L_000001d9fff484a0 .arith/sub 32, L_000001d9fff476e0, L_000001d9ffeff0d8;
L_000001d9fff48540 .cmp/eq 32, L_000001d9ffefe080, L_000001d9fff484a0;
L_000001d9fff47140 .cmp/eq 4, v000001d9ffefe260_0, v000001d9ffefe440_0;
S_000001d9ffe94660 .scope task, "write_data" "write_data" 2 87, 2 87 0, S_000001d9ffe8f880;
 .timescale -9 -12;
v000001d9ffefe940_0 .var "data", 7 0;
E_000001d9ffe9c420 .event posedge, v000001d9ffefe580_0;
TD_tb_async_fifo.write_data ;
    %load/vec4 v000001d9ffefef80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %wait E_000001d9ffe9c420;
    %load/vec4 v000001d9ffefe940_0;
    %store/vec4 v000001d9ffefe9e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9ffefea80_0, 0, 1;
    %wait E_000001d9ffe9c420;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ffefea80_0, 0, 1;
    %vpi_call 2 95 "$display", "Time=%0t | Wrote data=%h | Full=%b", $time, v000001d9ffefe940_0, v000001d9ffefef80_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 97 "$display", "Time=%0t | Write failed: FIFO is FULL", $time {0 0 0};
T_1.3 ;
    %end;
    .scope S_000001d9ffe910c0;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d9ffefe260_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d9ffefe440_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d9ffe910c0;
T_3 ;
    %wait E_000001d9ffe9c9a0;
    %load/vec4 v000001d9ffefe1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d9ffefe260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d9ffefed00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d9ffefeee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001d9ffefec60_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001d9ffe9b630_0;
    %load/vec4 v000001d9ffefe260_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d9ffefebc0, 0, 4;
    %load/vec4 v000001d9ffefe260_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001d9ffefe260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d9ffefed00_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001d9ffefeee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v000001d9ffefec60_0;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d9ffefed00_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d9ffe910c0;
T_4 ;
    %wait E_000001d9ffe9d060;
    %load/vec4 v000001d9ffefe1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d9ffefe440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d9ffefe3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d9ffefe4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d9ffefeda0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d9ffefee40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v000001d9ffefe620_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001d9ffefe440_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001d9ffefebc0, 4;
    %assign/vec4 v000001d9ffefe3a0_0, 0;
    %load/vec4 v000001d9ffefe440_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001d9ffefe440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d9ffefeda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d9ffefe4e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001d9ffefee40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %load/vec4 v000001d9ffefe620_0;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d9ffefe4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d9ffefeda0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d9ffefeda0_0, 0;
T_4.6 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d9ffe8f880;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ffefe8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ffefe800_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v000001d9ffefe8a0_0;
    %inv;
    %store/vec4 v000001d9ffefe8a0_0, 0, 1;
    %delay 7000, 0;
    %load/vec4 v000001d9ffefe800_0;
    %inv;
    %store/vec4 v000001d9ffefe800_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001d9ffe8f880;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9ffefe120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ffefea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ffefeb20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d9ffefe9e0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ffefe120_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001d9ffefe940_0, 0, 8;
    %fork TD_tb_async_fifo.write_data, S_000001d9ffe94660;
    %join;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v000001d9ffefe940_0, 0, 8;
    %fork TD_tb_async_fifo.write_data, S_000001d9ffe94660;
    %join;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v000001d9ffefe940_0, 0, 8;
    %fork TD_tb_async_fifo.write_data, S_000001d9ffe94660;
    %join;
    %delay 20000, 0;
    %fork TD_tb_async_fifo.read_data, S_000001d9ffe90f30;
    %join;
    %fork TD_tb_async_fifo.read_data, S_000001d9ffe90f30;
    %join;
    %fork TD_tb_async_fifo.read_data, S_000001d9ffe90f30;
    %join;
    %delay 20000, 0;
    %vpi_call 2 71 "$display", "\012Testing FULL condition..." {0 0 0};
    %pushi/vec4 16, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 72 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v000001d9ffefe940_0, 0, 8;
    %fork TD_tb_async_fifo.write_data, S_000001d9ffe94660;
    %join;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001d9ffefe940_0, 0, 8;
    %fork TD_tb_async_fifo.write_data, S_000001d9ffe94660;
    %join;
    %delay 20000, 0;
    %vpi_call 2 78 "$display", "\012Testing EMPTY condition..." {0 0 0};
    %pushi/vec4 16, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_tb_async_fifo.read_data, S_000001d9ffe90f30;
    %join;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %fork TD_tb_async_fifo.read_data, S_000001d9ffe90f30;
    %join;
    %delay 50000, 0;
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "async_fifotb.v";
    "async_fifo.v";
