Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue May 14 23:08:06 2024
| Host         : DESKTOP-4RDNORI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zynq_top_timing_summary_routed.rpt -pb zynq_top_timing_summary_routed.pb -rpx zynq_top_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (58)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (346)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (58)
-------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: ClockDivider_i/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (346)
--------------------------------------------------
 There are 346 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.619        0.000                      0                 4057        0.046        0.000                      0                 4057        9.146        0.000                       0                  1635  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.619        0.000                      0                 4042        0.046        0.000                      0                 4042        9.146        0.000                       0                  1635  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.226        0.000                      0                   15        1.613        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.619ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 1.755ns (19.462%)  route 7.263ns (80.538%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.125     3.667 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=2, routed)           2.811     6.478    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[73]_0[42]
    SLICE_X19Y49         LUT6 (Prop_lut6_I5_O)        0.105     6.583 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_5/O
                         net (fo=1, routed)           0.547     7.130    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_5_n_0
    SLICE_X19Y49         LUT5 (Prop_lut5_I4_O)        0.105     7.235 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_3/O
                         net (fo=3, routed)           2.135     9.370    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_3_n_0
    SLICE_X26Y97         LUT4 (Prop_lut4_I3_O)        0.105     9.475 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_17/O
                         net (fo=1, routed)           0.558    10.033    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[2]_i_2__0_2
    SLICE_X33Y96         LUT6 (Prop_lut6_I4_O)        0.105    10.138 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[2]_i_8/O
                         net (fo=1, routed)           0.536    10.674    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[2]_i_8_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I5_O)        0.105    10.779 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[2]_i_2__0/O
                         net (fo=5, routed)           0.676    11.455    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]_1
    SLICE_X31Y97         LUT6 (Prop_lut6_I1_O)        0.105    11.560 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_1/O
                         net (fo=1, routed)           0.000    11.560    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_1_n_0
    SLICE_X31Y97         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.276    22.259    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X31Y97         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.192    22.451    
                         clock uncertainty           -0.302    22.149    
    SLICE_X31Y97         FDRE (Setup_fdre_C_D)        0.030    22.179    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         22.179    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                 10.619    

Slack (MET) :             10.628ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 1.934ns (21.469%)  route 7.075ns (78.531%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.125     3.667 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=2, routed)           2.811     6.478    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[73]_0[42]
    SLICE_X19Y49         LUT6 (Prop_lut6_I5_O)        0.105     6.583 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_5/O
                         net (fo=1, routed)           0.547     7.130    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_5_n_0
    SLICE_X19Y49         LUT5 (Prop_lut5_I4_O)        0.105     7.235 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_3/O
                         net (fo=3, routed)           2.135     9.370    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_3_n_0
    SLICE_X26Y97         LUT5 (Prop_lut5_I1_O)        0.125     9.495 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i[0]_i_6__0/O
                         net (fo=11, routed)          0.335     9.831    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_valid_i_reg_inv_2
    SLICE_X28Y98         LUT6 (Prop_lut6_I5_O)        0.264    10.095 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[2]_i_11/O
                         net (fo=2, routed)           0.657    10.752    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[2]_i_11_n_0
    SLICE_X30Y98         LUT4 (Prop_lut4_I2_O)        0.105    10.857 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[2]_i_3__0/O
                         net (fo=4, routed)           0.589    11.446    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]_2
    SLICE_X31Y96         LUT6 (Prop_lut6_I2_O)        0.105    11.551 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[1]_i_1/O
                         net (fo=1, routed)           0.000    11.551    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[1]_i_1_n_0
    SLICE_X31Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.276    22.259    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X31Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.192    22.451    
                         clock uncertainty           -0.302    22.149    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.030    22.179    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         22.179    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                 10.628    

Slack (MET) :             10.671ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 1.755ns (19.484%)  route 7.253ns (80.516%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.125     3.667 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=2, routed)           2.811     6.478    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[73]_0[42]
    SLICE_X19Y49         LUT6 (Prop_lut6_I5_O)        0.105     6.583 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_5/O
                         net (fo=1, routed)           0.547     7.130    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_5_n_0
    SLICE_X19Y49         LUT5 (Prop_lut5_I4_O)        0.105     7.235 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_3/O
                         net (fo=3, routed)           2.135     9.370    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_3_n_0
    SLICE_X26Y97         LUT4 (Prop_lut4_I3_O)        0.105     9.475 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_17/O
                         net (fo=1, routed)           0.558    10.033    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[2]_i_2__0_2
    SLICE_X33Y96         LUT6 (Prop_lut6_I4_O)        0.105    10.138 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[2]_i_8/O
                         net (fo=1, routed)           0.536    10.674    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[2]_i_8_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I5_O)        0.105    10.779 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[2]_i_2__0/O
                         net (fo=5, routed)           0.666    11.445    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg_inv
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.105    11.550 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000    11.550    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]_1
    SLICE_X30Y98         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.276    22.259    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]/C
                         clock pessimism              0.192    22.451    
                         clock uncertainty           -0.302    22.149    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)        0.072    22.221    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                 10.671    

Slack (MET) :             10.760ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 1.934ns (21.685%)  route 6.985ns (78.315%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.125     3.667 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=2, routed)           2.811     6.478    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[73]_0[42]
    SLICE_X19Y49         LUT6 (Prop_lut6_I5_O)        0.105     6.583 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_5/O
                         net (fo=1, routed)           0.547     7.130    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_5_n_0
    SLICE_X19Y49         LUT5 (Prop_lut5_I4_O)        0.105     7.235 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_3/O
                         net (fo=3, routed)           2.135     9.370    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_3_n_0
    SLICE_X26Y97         LUT5 (Prop_lut5_I1_O)        0.125     9.495 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i[0]_i_6__0/O
                         net (fo=11, routed)          0.335     9.831    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_valid_i_reg_inv_2
    SLICE_X28Y98         LUT6 (Prop_lut6_I5_O)        0.264    10.095 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[2]_i_11/O
                         net (fo=2, routed)           0.657    10.752    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[2]_i_11_n_0
    SLICE_X30Y98         LUT4 (Prop_lut4_I2_O)        0.105    10.857 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[2]_i_3__0/O
                         net (fo=4, routed)           0.499    11.356    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]_2
    SLICE_X30Y97         LUT6 (Prop_lut6_I2_O)        0.105    11.461 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000    11.461    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[0]_i_1_n_0
    SLICE_X30Y97         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.276    22.259    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X30Y97         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.192    22.451    
                         clock uncertainty           -0.302    22.149    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.072    22.221    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                 10.760    

Slack (MET) :             10.842ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_valid_i_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 1.755ns (19.956%)  route 7.040ns (80.044%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.125     3.667 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=2, routed)           2.811     6.478    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[73]_0[42]
    SLICE_X19Y49         LUT6 (Prop_lut6_I5_O)        0.105     6.583 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_5/O
                         net (fo=1, routed)           0.547     7.130    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_5_n_0
    SLICE_X19Y49         LUT5 (Prop_lut5_I4_O)        0.105     7.235 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_3/O
                         net (fo=3, routed)           2.135     9.370    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/storage_data1[0]_i_3_n_0
    SLICE_X26Y97         LUT4 (Prop_lut4_I3_O)        0.105     9.475 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_17/O
                         net (fo=1, routed)           0.558    10.033    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[2]_i_2__0_2
    SLICE_X33Y96         LUT6 (Prop_lut6_I4_O)        0.105    10.138 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[2]_i_8/O
                         net (fo=1, routed)           0.536    10.674    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[2]_i_8_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I5_O)        0.105    10.779 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[2]_i_2__0/O
                         net (fo=5, routed)           0.453    11.232    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg_inv
    SLICE_X31Y98         LUT6 (Prop_lut6_I2_O)        0.105    11.337 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_inv_i_1/O
                         net (fo=1, routed)           0.000    11.337    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_valid_i_reg_inv_0
    SLICE_X31Y98         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_valid_i_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.276    22.259    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X31Y98         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_valid_i_reg_inv/C
                         clock pessimism              0.192    22.451    
                         clock uncertainty           -0.302    22.149    
    SLICE_X31Y98         FDSE (Setup_fdse_C_D)        0.030    22.179    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_valid_i_reg_inv
  -------------------------------------------------------------------
                         required time                         22.179    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                 10.842    

Slack (MET) :             10.927ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 1.753ns (20.130%)  route 6.956ns (79.871%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 22.212 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.123     3.665 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=1, routed)           2.780     6.445    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_1[42]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.105     6.550 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4/O
                         net (fo=1, routed)           0.222     6.773    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4_n_0
    SLICE_X18Y49         LUT5 (Prop_lut5_I0_O)        0.105     6.878 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_2/O
                         net (fo=3, routed)           0.507     7.385    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_2_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I0_O)        0.105     7.490 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=21, routed)          1.801     9.291    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/st_aa_artarget_hot[0]
    SLICE_X33Y78         LUT6 (Prop_lut6_I3_O)        0.105     9.396 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_11/O
                         net (fo=2, routed)           0.897    10.293    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_11_n_0
    SLICE_X31Y78         LUT4 (Prop_lut4_I2_O)        0.105    10.398 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i[2]_i_2/O
                         net (fo=4, routed)           0.748    11.146    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I2_O)        0.105    11.251 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[1]_i_1/O
                         net (fo=1, routed)           0.000    11.251    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[1]_i_1_n_0
    SLICE_X34Y82         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.229    22.212    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X34Y82         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.192    22.404    
                         clock uncertainty           -0.302    22.102    
    SLICE_X34Y82         FDRE (Setup_fdre_C_D)        0.076    22.178    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         22.178    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                 10.927    

Slack (MET) :             10.930ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 1.753ns (20.146%)  route 6.949ns (79.854%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 22.212 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.123     3.665 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=1, routed)           2.780     6.445    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_1[42]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.105     6.550 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4/O
                         net (fo=1, routed)           0.222     6.773    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4_n_0
    SLICE_X18Y49         LUT5 (Prop_lut5_I0_O)        0.105     6.878 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_2/O
                         net (fo=3, routed)           0.507     7.385    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_2_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I0_O)        0.105     7.490 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=21, routed)          1.801     9.291    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/st_aa_artarget_hot[0]
    SLICE_X33Y78         LUT6 (Prop_lut6_I3_O)        0.105     9.396 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_11/O
                         net (fo=2, routed)           0.897    10.293    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_11_n_0
    SLICE_X31Y78         LUT4 (Prop_lut4_I2_O)        0.105    10.398 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i[2]_i_2/O
                         net (fo=4, routed)           0.741    11.139    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I2_O)        0.105    11.244 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000    11.244    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_1_n_0
    SLICE_X34Y82         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.229    22.212    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X34Y82         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.192    22.404    
                         clock uncertainty           -0.302    22.102    
    SLICE_X34Y82         FDRE (Setup_fdre_C_D)        0.072    22.174    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.174    
                         arrival time                         -11.244    
  -------------------------------------------------------------------
                         slack                                 10.930    

Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 1.753ns (20.357%)  route 6.858ns (79.643%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 22.212 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.123     3.665 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=1, routed)           2.780     6.445    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_1[42]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.105     6.550 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4/O
                         net (fo=1, routed)           0.222     6.773    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4_n_0
    SLICE_X18Y49         LUT5 (Prop_lut5_I0_O)        0.105     6.878 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_2/O
                         net (fo=3, routed)           0.507     7.385    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_2_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I0_O)        0.105     7.490 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=21, routed)          1.858     9.348    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/st_aa_artarget_hot[1]
    SLICE_X32Y86         LUT6 (Prop_lut6_I4_O)        0.105     9.453 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_9/O
                         net (fo=1, routed)           0.449     9.902    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[2]_4
    SLICE_X26Y86         LUT6 (Prop_lut6_I5_O)        0.105    10.007 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=5, routed)           1.042    11.049    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I1_O)        0.105    11.154 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[2]_i_1/O
                         net (fo=1, routed)           0.000    11.154    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]_2
    SLICE_X34Y82         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.229    22.212    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X34Y82         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.192    22.404    
                         clock uncertainty           -0.302    22.102    
    SLICE_X34Y82         FDRE (Setup_fdre_C_D)        0.074    22.176    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         22.176    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.215ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 1.753ns (20.834%)  route 6.661ns (79.166%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 22.252 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.123     3.665 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=1, routed)           2.780     6.445    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_1[42]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.105     6.550 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4/O
                         net (fo=1, routed)           0.222     6.773    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4_n_0
    SLICE_X18Y49         LUT5 (Prop_lut5_I0_O)        0.105     6.878 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_2/O
                         net (fo=3, routed)           0.507     7.385    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_2_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I0_O)        0.105     7.490 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=21, routed)          1.801     9.291    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/st_aa_artarget_hot[0]
    SLICE_X33Y78         LUT6 (Prop_lut6_I3_O)        0.105     9.396 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_11/O
                         net (fo=2, routed)           0.897    10.293    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_11_n_0
    SLICE_X31Y78         LUT4 (Prop_lut4_I2_O)        0.105    10.398 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_target_hot_i[2]_i_2/O
                         net (fo=4, routed)           0.453    10.852    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[2]_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I1_O)        0.105    10.957 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_inv_i_1__0/O
                         net (fo=1, routed)           0.000    10.957    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_1
    SLICE_X31Y82         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.269    22.252    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X31Y82         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv/C
                         clock pessimism              0.192    22.444    
                         clock uncertainty           -0.302    22.142    
    SLICE_X31Y82         FDSE (Setup_fdse_C_D)        0.030    22.172    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv
  -------------------------------------------------------------------
                         required time                         22.172    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                 11.215    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 1.753ns (21.227%)  route 6.505ns (78.773%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 22.251 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.123     3.665 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=1, routed)           2.780     6.445    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_1[42]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.105     6.550 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4/O
                         net (fo=1, routed)           0.222     6.773    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4_n_0
    SLICE_X18Y49         LUT5 (Prop_lut5_I0_O)        0.105     6.878 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_2/O
                         net (fo=3, routed)           0.507     7.385    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_2_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I0_O)        0.105     7.490 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=21, routed)          1.858     9.348    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/st_aa_artarget_hot[1]
    SLICE_X32Y86         LUT6 (Prop_lut6_I4_O)        0.105     9.453 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_9/O
                         net (fo=1, routed)           0.449     9.902    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[2]_4
    SLICE_X26Y86         LUT6 (Prop_lut6_I5_O)        0.105    10.007 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=5, routed)           0.689    10.696    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X31Y81         LUT6 (Prop_lut6_I0_O)        0.105    10.801 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=1, routed)           0.000    10.801    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]_1
    SLICE_X31Y81         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.268    22.251    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X31Y81         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]/C
                         clock pessimism              0.192    22.443    
                         clock uncertainty           -0.302    22.141    
    SLICE_X31Y81         FDRE (Setup_fdre_C_D)        0.030    22.171    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.171    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                 11.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.175%)  route 0.152ns (51.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.639     0.975    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X39Y101        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[11]/Q
                         net (fo=1, routed)           0.152     1.268    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]_1[13]
    SLICE_X37Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.825     1.191    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X37Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.066     1.222    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.989%)  route 0.155ns (45.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.639     0.975    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X40Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/Q
                         net (fo=1, routed)           0.155     1.271    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[60]
    SLICE_X40Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.319 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[60]_i_1/O
                         net (fo=1, routed)           0.000     1.319    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[60]
    SLICE_X40Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.825     1.191    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X40Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.107     1.263    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.146%)  route 0.176ns (57.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.639     0.975    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X43Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.176     1.279    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X42Y99         SRL16E                                       r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.825     1.191    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y99         SRL16E                                       r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.219    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.112%)  route 0.163ns (49.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.639     0.975    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X36Y101        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[0]/Q
                         net (fo=5, routed)           0.163     1.302    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[11]_0[0]
    SLICE_X39Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.825     1.191    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X39Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.030%)  route 0.200ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.639     0.975    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X43Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.200     1.303    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X42Y99         SRL16E                                       r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.825     1.191    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y99         SRL16E                                       r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.218    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.409%)  route 0.274ns (62.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.558     0.894    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y95         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/Q
                         net (fo=1, routed)           0.274     1.332    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.864     1.230    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.948    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.244    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.178%)  route 0.113ns (46.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.547     0.883    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X37Y79         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.123    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X36Y80         SRLC32E                                      r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.814     1.180    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X36Y80         SRLC32E                                      r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.898    
    SLICE_X36Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.028    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.621%)  route 0.180ns (52.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.639     0.975    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X36Y101        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[11]/Q
                         net (fo=5, routed)           0.180     1.319    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[11]_0[11]
    SLICE_X39Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.825     1.191    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X39Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[11]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.066     1.222    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.555     0.891    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X39Y91         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.053     1.085    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X38Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.130 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.130    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[31]
    SLICE_X38Y91         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.823     1.189    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X38Y91         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)         0.121     1.025    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.557     0.893    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X33Y91         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.053     1.087    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X32Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.132 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__0/O
                         net (fo=1, routed)           0.000     1.132    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer[31]
    SLICE_X32Y91         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.824     1.190    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X32Y91         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y91         FDRE (Hold_fdre_C_D)         0.121     1.027    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y16   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y17   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y19   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y18   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y18   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y19   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y11   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y12   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y14   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y100  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y100  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y99   design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y99   design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y99   design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y99   design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y100  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y100  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y100  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y100  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y100  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y100  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y99   design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y99   design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y99   design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y99   design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y100  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y100  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y100  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X38Y100  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.226ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/clk_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.507ns (12.961%)  route 3.405ns (87.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 22.211 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.390     2.469    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.858     3.706    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.128     3.834 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          2.547     6.381    ClockDivider_i/SS[0]
    SLICE_X40Y67         FDCE                                         f  ClockDivider_i/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.228    22.211    ClockDivider_i/FCLK_CLK0
    SLICE_X40Y67         FDCE                                         r  ClockDivider_i/clk_out_reg/C
                         clock pessimism              0.192    22.403    
                         clock uncertainty           -0.302    22.101    
    SLICE_X40Y67         FDCE (Recov_fdce_C_CLR)     -0.494    21.607    ClockDivider_i/clk_out_reg
  -------------------------------------------------------------------
                         required time                         21.607    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                 15.226    

Slack (MET) :             15.598ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.507ns (14.319%)  route 3.034ns (85.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 22.212 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.390     2.469    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.858     3.706    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.128     3.834 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          2.176     6.010    ClockDivider_i/SS[0]
    SLICE_X35Y67         FDCE                                         f  ClockDivider_i/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.229    22.212    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y67         FDCE                                         r  ClockDivider_i/count_reg[0]/C
                         clock pessimism              0.192    22.404    
                         clock uncertainty           -0.302    22.102    
    SLICE_X35Y67         FDCE (Recov_fdce_C_CLR)     -0.494    21.608    ClockDivider_i/count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.608    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                 15.598    

Slack (MET) :             15.598ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.507ns (14.319%)  route 3.034ns (85.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 22.212 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.390     2.469    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.858     3.706    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.128     3.834 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          2.176     6.010    ClockDivider_i/SS[0]
    SLICE_X35Y67         FDCE                                         f  ClockDivider_i/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.229    22.212    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y67         FDCE                                         r  ClockDivider_i/count_reg[1]/C
                         clock pessimism              0.192    22.404    
                         clock uncertainty           -0.302    22.102    
    SLICE_X35Y67         FDCE (Recov_fdce_C_CLR)     -0.494    21.608    ClockDivider_i/count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.608    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                 15.598    

Slack (MET) :             15.598ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.507ns (14.319%)  route 3.034ns (85.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 22.212 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.390     2.469    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.858     3.706    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.128     3.834 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          2.176     6.010    ClockDivider_i/SS[0]
    SLICE_X35Y67         FDCE                                         f  ClockDivider_i/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.229    22.212    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y67         FDCE                                         r  ClockDivider_i/count_reg[2]/C
                         clock pessimism              0.192    22.404    
                         clock uncertainty           -0.302    22.102    
    SLICE_X35Y67         FDCE (Recov_fdce_C_CLR)     -0.494    21.608    ClockDivider_i/count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.608    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                 15.598    

Slack (MET) :             15.598ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.507ns (14.319%)  route 3.034ns (85.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 22.212 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.390     2.469    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.858     3.706    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.128     3.834 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          2.176     6.010    ClockDivider_i/SS[0]
    SLICE_X35Y67         FDCE                                         f  ClockDivider_i/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.229    22.212    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y67         FDCE                                         r  ClockDivider_i/count_reg[3]/C
                         clock pessimism              0.192    22.404    
                         clock uncertainty           -0.302    22.102    
    SLICE_X35Y67         FDCE (Recov_fdce_C_CLR)     -0.494    21.608    ClockDivider_i/count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.608    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                 15.598    

Slack (MET) :             15.716ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.507ns (14.817%)  route 2.915ns (85.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 22.211 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.390     2.469    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.858     3.706    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.128     3.834 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          2.057     5.891    ClockDivider_i/SS[0]
    SLICE_X35Y68         FDCE                                         f  ClockDivider_i/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.228    22.211    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y68         FDCE                                         r  ClockDivider_i/count_reg[4]/C
                         clock pessimism              0.192    22.403    
                         clock uncertainty           -0.302    22.101    
    SLICE_X35Y68         FDCE (Recov_fdce_C_CLR)     -0.494    21.607    ClockDivider_i/count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.607    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 15.716    

Slack (MET) :             15.716ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.507ns (14.817%)  route 2.915ns (85.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 22.211 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.390     2.469    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.858     3.706    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.128     3.834 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          2.057     5.891    ClockDivider_i/SS[0]
    SLICE_X35Y68         FDCE                                         f  ClockDivider_i/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.228    22.211    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y68         FDCE                                         r  ClockDivider_i/count_reg[5]/C
                         clock pessimism              0.192    22.403    
                         clock uncertainty           -0.302    22.101    
    SLICE_X35Y68         FDCE (Recov_fdce_C_CLR)     -0.494    21.607    ClockDivider_i/count_reg[5]
  -------------------------------------------------------------------
                         required time                         21.607    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 15.716    

Slack (MET) :             15.716ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.507ns (14.817%)  route 2.915ns (85.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 22.211 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.390     2.469    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.858     3.706    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.128     3.834 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          2.057     5.891    ClockDivider_i/SS[0]
    SLICE_X35Y68         FDCE                                         f  ClockDivider_i/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.228    22.211    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y68         FDCE                                         r  ClockDivider_i/count_reg[6]/C
                         clock pessimism              0.192    22.403    
                         clock uncertainty           -0.302    22.101    
    SLICE_X35Y68         FDCE (Recov_fdce_C_CLR)     -0.494    21.607    ClockDivider_i/count_reg[6]
  -------------------------------------------------------------------
                         required time                         21.607    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 15.716    

Slack (MET) :             15.716ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.507ns (14.817%)  route 2.915ns (85.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 22.211 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.390     2.469    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.858     3.706    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.128     3.834 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          2.057     5.891    ClockDivider_i/SS[0]
    SLICE_X35Y68         FDCE                                         f  ClockDivider_i/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.228    22.211    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y68         FDCE                                         r  ClockDivider_i/count_reg[7]/C
                         clock pessimism              0.192    22.403    
                         clock uncertainty           -0.302    22.101    
    SLICE_X35Y68         FDCE (Recov_fdce_C_CLR)     -0.494    21.607    ClockDivider_i/count_reg[7]
  -------------------------------------------------------------------
                         required time                         21.607    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 15.716    

Slack (MET) :             15.833ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.507ns (15.344%)  route 2.797ns (84.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 22.210 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.390     2.469    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.858     3.706    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.128     3.834 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          1.939     5.773    ClockDivider_i/SS[0]
    SLICE_X35Y69         FDCE                                         f  ClockDivider_i/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.227    22.210    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y69         FDCE                                         r  ClockDivider_i/count_reg[10]/C
                         clock pessimism              0.192    22.402    
                         clock uncertainty           -0.302    22.100    
    SLICE_X35Y69         FDCE (Recov_fdce_C_CLR)     -0.494    21.606    ClockDivider_i/count_reg[10]
  -------------------------------------------------------------------
                         required time                         21.606    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                 15.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.184ns (12.454%)  route 1.293ns (87.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.370     1.403    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.043     1.446 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          0.923     2.369    ClockDivider_i/SS[0]
    SLICE_X35Y70         FDCE                                         f  ClockDivider_i/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.814     1.180    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y70         FDCE                                         r  ClockDivider_i/count_reg[12]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.160     0.756    ClockDivider_i/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.184ns (12.454%)  route 1.293ns (87.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.370     1.403    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.043     1.446 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          0.923     2.369    ClockDivider_i/SS[0]
    SLICE_X35Y70         FDCE                                         f  ClockDivider_i/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.814     1.180    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y70         FDCE                                         r  ClockDivider_i/count_reg[13]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.160     0.756    ClockDivider_i/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.674ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.184ns (11.955%)  route 1.355ns (88.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.370     1.403    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.043     1.446 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          0.985     2.431    ClockDivider_i/SS[0]
    SLICE_X35Y69         FDCE                                         f  ClockDivider_i/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.815     1.181    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y69         FDCE                                         r  ClockDivider_i/count_reg[10]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X35Y69         FDCE (Remov_fdce_C_CLR)     -0.160     0.757    ClockDivider_i/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.184ns (11.955%)  route 1.355ns (88.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.370     1.403    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.043     1.446 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          0.985     2.431    ClockDivider_i/SS[0]
    SLICE_X35Y69         FDCE                                         f  ClockDivider_i/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.815     1.181    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y69         FDCE                                         r  ClockDivider_i/count_reg[11]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X35Y69         FDCE (Remov_fdce_C_CLR)     -0.160     0.757    ClockDivider_i/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.184ns (11.955%)  route 1.355ns (88.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.370     1.403    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.043     1.446 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          0.985     2.431    ClockDivider_i/SS[0]
    SLICE_X35Y69         FDCE                                         f  ClockDivider_i/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.815     1.181    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y69         FDCE                                         r  ClockDivider_i/count_reg[8]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X35Y69         FDCE (Remov_fdce_C_CLR)     -0.160     0.757    ClockDivider_i/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.184ns (11.955%)  route 1.355ns (88.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.370     1.403    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.043     1.446 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          0.985     2.431    ClockDivider_i/SS[0]
    SLICE_X35Y69         FDCE                                         f  ClockDivider_i/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.815     1.181    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y69         FDCE                                         r  ClockDivider_i/count_reg[9]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X35Y69         FDCE (Remov_fdce_C_CLR)     -0.160     0.757    ClockDivider_i/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.735ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.184ns (11.494%)  route 1.417ns (88.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.370     1.403    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.043     1.446 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          1.047     2.492    ClockDivider_i/SS[0]
    SLICE_X35Y68         FDCE                                         f  ClockDivider_i/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.816     1.182    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y68         FDCE                                         r  ClockDivider_i/count_reg[4]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X35Y68         FDCE (Remov_fdce_C_CLR)     -0.160     0.758    ClockDivider_i/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.735ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.184ns (11.494%)  route 1.417ns (88.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.370     1.403    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.043     1.446 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          1.047     2.492    ClockDivider_i/SS[0]
    SLICE_X35Y68         FDCE                                         f  ClockDivider_i/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.816     1.182    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y68         FDCE                                         r  ClockDivider_i/count_reg[5]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X35Y68         FDCE (Remov_fdce_C_CLR)     -0.160     0.758    ClockDivider_i/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.735ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.184ns (11.494%)  route 1.417ns (88.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.370     1.403    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.043     1.446 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          1.047     2.492    ClockDivider_i/SS[0]
    SLICE_X35Y68         FDCE                                         f  ClockDivider_i/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.816     1.182    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y68         FDCE                                         r  ClockDivider_i/count_reg[6]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X35Y68         FDCE (Remov_fdce_C_CLR)     -0.160     0.758    ClockDivider_i/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.735ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ClockDivider_i/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.184ns (11.494%)  route 1.417ns (88.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.370     1.403    design_1_wrapper_i/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.043     1.446 f  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=51, routed)          1.047     2.492    ClockDivider_i/SS[0]
    SLICE_X35Y68         FDCE                                         f  ClockDivider_i/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.816     1.182    ClockDivider_i/FCLK_CLK0
    SLICE_X35Y68         FDCE                                         r  ClockDivider_i/count_reg[7]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X35Y68         FDCE (Remov_fdce_C_CLR)     -0.160     0.758    ClockDivider_i/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.735    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 1.025ns (20.116%)  route 4.071ns (79.884%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[10]/C
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  PL_i/u_index_counter/Delay_out1_reg[10]/Q
                         net (fo=18, routed)          1.259     1.692    PL_i/u_index_counter/BRAM_addr[8]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.105     1.797 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           0.651     2.448    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.105     2.553 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7/O
                         net (fo=2, routed)           0.930     3.483    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.115     3.598 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=9, routed)           0.732     4.330    PL_i/u_index_counter/Delay_out1_reg[2]_0
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.267     4.597 r  PL_i/u_index_counter/design_1_i_i_12/O
                         net (fo=1, routed)           0.499     5.096    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X38Y75         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.221     2.204    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y75         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.453ns  (logic 0.105ns (7.229%)  route 1.348ns (92.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.348     1.348    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.105     1.453 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.453    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y95         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.235     2.218    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PL_i/u_Chart/FSM_onehot_is_Chart_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.092%)  route 0.412ns (68.908%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE                         0.000     0.000 r  PL_i/u_Chart/FSM_onehot_is_Chart_reg[3]/C
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PL_i/u_Chart/FSM_onehot_is_Chart_reg[3]/Q
                         net (fo=11, routed)          0.163     0.304    PL_i/u_index_counter/Q[1]
    SLICE_X35Y74         LUT5 (Prop_lut5_I1_O)        0.045     0.349 r  PL_i/u_index_counter/design_1_i_i_12/O
                         net (fo=1, routed)           0.250     0.598    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X38Y75         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.808     1.174    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y75         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.045ns (6.488%)  route 0.649ns (93.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.649     0.649    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.694 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.694    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y95         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.824     1.190    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y95         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           310 Endpoints
Min Delay           310 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 1.025ns (16.414%)  route 5.220ns (83.586%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[10]/C
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  PL_i/u_index_counter/Delay_out1_reg[10]/Q
                         net (fo=18, routed)          1.259     1.692    PL_i/u_index_counter/BRAM_addr[8]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.105     1.797 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           0.651     2.448    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.105     2.553 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7/O
                         net (fo=2, routed)           0.930     3.483    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.115     3.598 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=9, routed)           0.301     3.899    PL_i/u_Chart/Delay_out1_reg[3]
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.267     4.166 r  PL_i/u_Chart/design_1_i_i_11/O
                         net (fo=16, routed)          2.079     6.245    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/web[0]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.190ns  (logic 1.025ns (16.560%)  route 5.165ns (83.440%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[10]/C
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  PL_i/u_index_counter/Delay_out1_reg[10]/Q
                         net (fo=18, routed)          1.259     1.692    PL_i/u_index_counter/BRAM_addr[8]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.105     1.797 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           0.651     2.448    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.105     2.553 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7/O
                         net (fo=2, routed)           0.930     3.483    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.115     3.598 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=9, routed)           0.301     3.899    PL_i/u_Chart/Delay_out1_reg[3]
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.267     4.166 r  PL_i/u_Chart/design_1_i_i_11/O
                         net (fo=16, routed)          2.024     6.190    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/web[0]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.905ns  (logic 1.025ns (17.358%)  route 4.880ns (82.642%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[10]/C
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  PL_i/u_index_counter/Delay_out1_reg[10]/Q
                         net (fo=18, routed)          1.259     1.692    PL_i/u_index_counter/BRAM_addr[8]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.105     1.797 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           0.651     2.448    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.105     2.553 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7/O
                         net (fo=2, routed)           0.930     3.483    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.115     3.598 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=9, routed)           0.301     3.899    PL_i/u_Chart/Delay_out1_reg[3]
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.267     4.166 r  PL_i/u_Chart/design_1_i_i_11/O
                         net (fo=16, routed)          1.739     5.905    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/web[0]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.859ns  (logic 2.031ns (34.667%)  route 3.828ns (65.333%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[10]/C
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  PL_i/u_index_counter/Delay_out1_reg[10]/Q
                         net (fo=18, routed)          1.259     1.692    PL_i/u_index_counter/BRAM_addr[8]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.105     1.797 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           0.651     2.448    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.105     2.553 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7/O
                         net (fo=2, routed)           0.930     3.483    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.115     3.598 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=9, routed)           0.988     4.586    PL_i/u_index_counter/Delay_out1_reg[2]_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.267     4.853 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     4.853    PL_i/u_Chart/Delay_out1_reg[15]_0[1]
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.297 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.297    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.397 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.397    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.497 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.497    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.597 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.597    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.859 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.859    PL_i/u_index_counter/Delay_out1_reg[31]_0[3]
    SLICE_X34Y79         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.854ns  (logic 2.026ns (34.611%)  route 3.828ns (65.389%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[10]/C
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  PL_i/u_index_counter/Delay_out1_reg[10]/Q
                         net (fo=18, routed)          1.259     1.692    PL_i/u_index_counter/BRAM_addr[8]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.105     1.797 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           0.651     2.448    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.105     2.553 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7/O
                         net (fo=2, routed)           0.930     3.483    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.115     3.598 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=9, routed)           0.988     4.586    PL_i/u_index_counter/Delay_out1_reg[2]_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.267     4.853 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     4.853    PL_i/u_Chart/Delay_out1_reg[15]_0[1]
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.297 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.297    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.397 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.397    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.497 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.497    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.597 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.597    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.854 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.854    PL_i/u_index_counter/Delay_out1_reg[31]_0[1]
    SLICE_X34Y79         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 1.968ns (33.957%)  route 3.828ns (66.043%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[10]/C
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  PL_i/u_index_counter/Delay_out1_reg[10]/Q
                         net (fo=18, routed)          1.259     1.692    PL_i/u_index_counter/BRAM_addr[8]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.105     1.797 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           0.651     2.448    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.105     2.553 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7/O
                         net (fo=2, routed)           0.930     3.483    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.115     3.598 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=9, routed)           0.988     4.586    PL_i/u_index_counter/Delay_out1_reg[2]_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.267     4.853 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     4.853    PL_i/u_Chart/Delay_out1_reg[15]_0[1]
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.297 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.297    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.397 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.397    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.497 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.497    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.597 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.597    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     5.796 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.796    PL_i/u_index_counter/Delay_out1_reg[31]_0[2]
    SLICE_X34Y79         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 1.025ns (17.727%)  route 4.757ns (82.273%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[10]/C
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  PL_i/u_index_counter/Delay_out1_reg[10]/Q
                         net (fo=18, routed)          1.259     1.692    PL_i/u_index_counter/BRAM_addr[8]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.105     1.797 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           0.651     2.448    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.105     2.553 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7/O
                         net (fo=2, routed)           0.930     3.483    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.115     3.598 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=9, routed)           0.301     3.899    PL_i/u_Chart/Delay_out1_reg[3]
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.267     4.166 r  PL_i/u_Chart/design_1_i_i_11/O
                         net (fo=16, routed)          1.616     5.782    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/web[0]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.775ns  (logic 1.947ns (33.717%)  route 3.828ns (66.283%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[10]/C
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  PL_i/u_index_counter/Delay_out1_reg[10]/Q
                         net (fo=18, routed)          1.259     1.692    PL_i/u_index_counter/BRAM_addr[8]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.105     1.797 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           0.651     2.448    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.105     2.553 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7/O
                         net (fo=2, routed)           0.930     3.483    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.115     3.598 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=9, routed)           0.988     4.586    PL_i/u_index_counter/Delay_out1_reg[2]_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.267     4.853 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     4.853    PL_i/u_Chart/Delay_out1_reg[15]_0[1]
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.297 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.297    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.397 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.397    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.497 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.497    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.597 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.597    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     5.775 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.775    PL_i/u_index_counter/Delay_out1_reg[31]_0[0]
    SLICE_X34Y79         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.759ns  (logic 1.931ns (33.532%)  route 3.828ns (66.468%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[10]/C
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  PL_i/u_index_counter/Delay_out1_reg[10]/Q
                         net (fo=18, routed)          1.259     1.692    PL_i/u_index_counter/BRAM_addr[8]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.105     1.797 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           0.651     2.448    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.105     2.553 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7/O
                         net (fo=2, routed)           0.930     3.483    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.115     3.598 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=9, routed)           0.988     4.586    PL_i/u_index_counter/Delay_out1_reg[2]_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.267     4.853 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     4.853    PL_i/u_Chart/Delay_out1_reg[15]_0[1]
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.297 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.297    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.397 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.397    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.497 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.497    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     5.759 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.759    PL_i/u_index_counter/Delay_out1_reg[27]_0[3]
    SLICE_X34Y78         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.754ns  (logic 1.926ns (33.475%)  route 3.828ns (66.525%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[10]/C
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  PL_i/u_index_counter/Delay_out1_reg[10]/Q
                         net (fo=18, routed)          1.259     1.692    PL_i/u_index_counter/BRAM_addr[8]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.105     1.797 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           0.651     2.448    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.105     2.553 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7/O
                         net (fo=2, routed)           0.930     3.483    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_7_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.115     3.598 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=9, routed)           0.988     4.586    PL_i/u_index_counter/Delay_out1_reg[2]_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.267     4.853 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     4.853    PL_i/u_Chart/Delay_out1_reg[15]_0[1]
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.297 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.297    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.397 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.397    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.497 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.497    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.754 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.754    PL_i/u_index_counter/Delay_out1_reg[27]_0[1]
    SLICE_X34Y78         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.386%)  route 0.126ns (49.614%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE                         0.000     0.000 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.126     0.254    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X50Y86         SRL16E                                       r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.227ns (77.425%)  route 0.066ns (22.575%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE                         0.000     0.000 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.066     0.194    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.099     0.293 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000     0.293    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X51Y86         FDRE                                         r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.964%)  route 0.173ns (55.036%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE                         0.000     0.000 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/Q
                         net (fo=1, routed)           0.173     0.314    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_dly
    SLICE_X35Y73         FDRE                                         r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.164ns (41.113%)  route 0.235ns (58.887%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[3]/C
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PL_i/u_index_counter/Delay_out1_reg[3]/Q
                         net (fo=24, routed)          0.235     0.399    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.250ns (61.579%)  route 0.156ns (38.421%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE                         0.000     0.000 r  PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/C
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/Q
                         net (fo=33, routed)          0.156     0.297    PL_i/u_Chart/Q[2]
    SLICE_X34Y74         LUT4 (Prop_lut4_I3_O)        0.045     0.342 r  PL_i/u_Chart/Delay_out1[8]_i_2/O
                         net (fo=1, routed)           0.000     0.342    PL_i/u_Chart/Delay_out1[8]_i_2_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.406 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    PL_i/u_index_counter/Delay_out1_reg[11]_0[3]
    SLICE_X34Y74         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.164ns (39.653%)  route 0.250ns (60.347%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[6]/C
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PL_i/u_index_counter/Delay_out1_reg[6]/Q
                         net (fo=18, routed)          0.250     0.414    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.251ns (60.339%)  route 0.165ns (39.661%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE                         0.000     0.000 r  PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/C
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/Q
                         net (fo=33, routed)          0.165     0.306    PL_i/u_Chart/Q[2]
    SLICE_X34Y74         LUT4 (Prop_lut4_I3_O)        0.045     0.351 r  PL_i/u_Chart/Delay_out1[8]_i_3/O
                         net (fo=1, routed)           0.000     0.351    PL_i/u_Chart/Delay_out1[8]_i_3_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.416 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.416    PL_i/u_index_counter/Delay_out1_reg[11]_0[2]
    SLICE_X34Y74         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.273ns (65.017%)  route 0.147ns (34.984%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[23]/C
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PL_i/u_index_counter/Delay_out1_reg[23]/Q
                         net (fo=2, routed)           0.147     0.311    PL_i/u_Chart/BRAM_addr[20]
    SLICE_X34Y77         LUT4 (Prop_lut4_I0_O)        0.045     0.356 r  PL_i/u_Chart/Delay_out1[20]_i_2/O
                         net (fo=1, routed)           0.000     0.356    PL_i/u_Chart/Delay_out1[20]_i_2_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.420 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.420    PL_i/u_index_counter/Delay_out1_reg[23]_0[3]
    SLICE_X34Y77         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.273ns (65.017%)  route 0.147ns (34.984%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[27]/C
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PL_i/u_index_counter/Delay_out1_reg[27]/Q
                         net (fo=2, routed)           0.147     0.311    PL_i/u_Chart/BRAM_addr[24]
    SLICE_X34Y78         LUT4 (Prop_lut4_I0_O)        0.045     0.356 r  PL_i/u_Chart/Delay_out1[24]_i_2/O
                         net (fo=1, routed)           0.000     0.356    PL_i/u_Chart/Delay_out1[24]_i_2_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.420 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.420    PL_i/u_index_counter/Delay_out1_reg[27]_0[3]
    SLICE_X34Y78         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.841%)  route 0.148ns (35.159%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[19]/C
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PL_i/u_index_counter/Delay_out1_reg[19]/Q
                         net (fo=2, routed)           0.148     0.312    PL_i/u_Chart/BRAM_addr[16]
    SLICE_X34Y76         LUT4 (Prop_lut4_I0_O)        0.045     0.357 r  PL_i/u_Chart/Delay_out1[16]_i_2/O
                         net (fo=1, routed)           0.000     0.357    PL_i/u_Chart/Delay_out1[16]_i_2_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    PL_i/u_index_counter/Delay_out1_reg[19]_0[3]
    SLICE_X34Y76         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.950ns  (logic 1.962ns (39.639%)  route 2.988ns (60.361%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.387     2.466    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.433     2.899 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          1.894     4.793    PL_i/u_Chart/GPIO[0]
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.898 r  PL_i/u_Chart/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.657     5.555    PL_i/u_Chart/Delay_out1[0]_i_7_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105     5.660 r  PL_i/u_Chart/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.429     6.089    PL_i/u_Chart/counter_increment_1
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.546 r  PL_i/u_Chart/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.546    PL_i/u_Chart/Delay_out1_reg[0]_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.746 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.754    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.854 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.954 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.054 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.154 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.416 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.416    PL_i/u_index_counter/Delay_out1_reg[31]_0[3]
    SLICE_X34Y79         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.945ns  (logic 1.957ns (39.578%)  route 2.988ns (60.422%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.387     2.466    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.433     2.899 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          1.894     4.793    PL_i/u_Chart/GPIO[0]
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.898 r  PL_i/u_Chart/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.657     5.555    PL_i/u_Chart/Delay_out1[0]_i_7_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105     5.660 r  PL_i/u_Chart/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.429     6.089    PL_i/u_Chart/counter_increment_1
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.546 r  PL_i/u_Chart/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.546    PL_i/u_Chart/Delay_out1_reg[0]_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.746 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.754    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.854 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.954 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.054 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.154 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.411 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.411    PL_i/u_index_counter/Delay_out1_reg[31]_0[1]
    SLICE_X34Y79         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.887ns  (logic 1.899ns (38.861%)  route 2.988ns (61.139%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.387     2.466    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.433     2.899 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          1.894     4.793    PL_i/u_Chart/GPIO[0]
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.898 r  PL_i/u_Chart/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.657     5.555    PL_i/u_Chart/Delay_out1[0]_i_7_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105     5.660 r  PL_i/u_Chart/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.429     6.089    PL_i/u_Chart/counter_increment_1
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.546 r  PL_i/u_Chart/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.546    PL_i/u_Chart/Delay_out1_reg[0]_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.746 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.754    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.854 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.954 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.054 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.154 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.353 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.353    PL_i/u_index_counter/Delay_out1_reg[31]_0[2]
    SLICE_X34Y79         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.866ns  (logic 1.878ns (38.597%)  route 2.988ns (61.403%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.387     2.466    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.433     2.899 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          1.894     4.793    PL_i/u_Chart/GPIO[0]
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.898 r  PL_i/u_Chart/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.657     5.555    PL_i/u_Chart/Delay_out1[0]_i_7_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105     5.660 r  PL_i/u_Chart/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.429     6.089    PL_i/u_Chart/counter_increment_1
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.546 r  PL_i/u_Chart/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.546    PL_i/u_Chart/Delay_out1_reg[0]_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.746 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.754    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.854 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.954 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.054 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.154 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.332 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.332    PL_i/u_index_counter/Delay_out1_reg[31]_0[0]
    SLICE_X34Y79         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.850ns  (logic 1.862ns (38.394%)  route 2.988ns (61.606%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.387     2.466    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.433     2.899 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          1.894     4.793    PL_i/u_Chart/GPIO[0]
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.898 r  PL_i/u_Chart/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.657     5.555    PL_i/u_Chart/Delay_out1[0]_i_7_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105     5.660 r  PL_i/u_Chart/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.429     6.089    PL_i/u_Chart/counter_increment_1
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.546 r  PL_i/u_Chart/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.546    PL_i/u_Chart/Delay_out1_reg[0]_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.746 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.754    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.854 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.954 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.054 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.316 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.316    PL_i/u_index_counter/Delay_out1_reg[27]_0[3]
    SLICE_X34Y78         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.845ns  (logic 1.857ns (38.331%)  route 2.988ns (61.669%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.387     2.466    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.433     2.899 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          1.894     4.793    PL_i/u_Chart/GPIO[0]
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.898 r  PL_i/u_Chart/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.657     5.555    PL_i/u_Chart/Delay_out1[0]_i_7_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105     5.660 r  PL_i/u_Chart/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.429     6.089    PL_i/u_Chart/counter_increment_1
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.546 r  PL_i/u_Chart/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.546    PL_i/u_Chart/Delay_out1_reg[0]_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.746 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.754    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.854 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.954 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.054 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.311 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.311    PL_i/u_index_counter/Delay_out1_reg[27]_0[1]
    SLICE_X34Y78         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.787ns  (logic 1.799ns (37.583%)  route 2.988ns (62.417%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.387     2.466    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.433     2.899 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          1.894     4.793    PL_i/u_Chart/GPIO[0]
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.898 r  PL_i/u_Chart/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.657     5.555    PL_i/u_Chart/Delay_out1[0]_i_7_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105     5.660 r  PL_i/u_Chart/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.429     6.089    PL_i/u_Chart/counter_increment_1
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.546 r  PL_i/u_Chart/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.546    PL_i/u_Chart/Delay_out1_reg[0]_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.746 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.754    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.854 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.954 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.054 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.253 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.253    PL_i/u_index_counter/Delay_out1_reg[27]_0[2]
    SLICE_X34Y78         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.766ns  (logic 1.778ns (37.308%)  route 2.988ns (62.692%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.387     2.466    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.433     2.899 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          1.894     4.793    PL_i/u_Chart/GPIO[0]
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.898 r  PL_i/u_Chart/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.657     5.555    PL_i/u_Chart/Delay_out1[0]_i_7_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105     5.660 r  PL_i/u_Chart/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.429     6.089    PL_i/u_Chart/counter_increment_1
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.546 r  PL_i/u_Chart/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.546    PL_i/u_Chart/Delay_out1_reg[0]_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.746 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.754    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.854 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.954 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.054 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.232 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.232    PL_i/u_index_counter/Delay_out1_reg[27]_0[0]
    SLICE_X34Y78         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.750ns  (logic 1.762ns (37.097%)  route 2.988ns (62.903%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.387     2.466    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.433     2.899 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          1.894     4.793    PL_i/u_Chart/GPIO[0]
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.898 r  PL_i/u_Chart/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.657     5.555    PL_i/u_Chart/Delay_out1[0]_i_7_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105     5.660 r  PL_i/u_Chart/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.429     6.089    PL_i/u_Chart/counter_increment_1
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.546 r  PL_i/u_Chart/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.546    PL_i/u_Chart/Delay_out1_reg[0]_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.746 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.754    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.854 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.954 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.216 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.216    PL_i/u_index_counter/Delay_out1_reg[23]_0[3]
    SLICE_X34Y77         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.745ns  (logic 1.757ns (37.031%)  route 2.988ns (62.969%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        1.387     2.466    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.433     2.899 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          1.894     4.793    PL_i/u_Chart/GPIO[0]
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.105     4.898 r  PL_i/u_Chart/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.657     5.555    PL_i/u_Chart/Delay_out1[0]_i_7_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.105     5.660 r  PL_i/u_Chart/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.429     6.089    PL_i/u_Chart/counter_increment_1
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.546 r  PL_i/u_Chart/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.546    PL_i/u_Chart/Delay_out1_reg[0]_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.646 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.746 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.754    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.854 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.954 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.211 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.211    PL_i/u_index_counter/Delay_out1_reg[23]_0[1]
    SLICE_X34Y77         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.275ns (40.751%)  route 0.400ns (59.249%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.554     0.890    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          0.400     1.453    PL_i/u_Chart/GPIO[0]
    SLICE_X34Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.498 r  PL_i/u_Chart/Delay_out1[28]_i_4/O
                         net (fo=1, routed)           0.000     1.498    PL_i/u_Chart/Delay_out1[28]_i_4_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.564 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.564    PL_i/u_index_counter/Delay_out1_reg[31]_0[1]
    SLICE_X34Y79         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.279ns (40.979%)  route 0.402ns (59.021%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.554     0.890    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          0.402     1.455    PL_i/u_Chart/GPIO[0]
    SLICE_X34Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.500 r  PL_i/u_Chart/Delay_out1[28]_i_5/O
                         net (fo=1, routed)           0.000     1.500    PL_i/u_Chart/Delay_out1[28]_i_5_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.570 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.570    PL_i/u_index_counter/Delay_out1_reg[31]_0[0]
    SLICE_X34Y79         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.741ns  (logic 0.273ns (36.851%)  route 0.468ns (63.149%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.554     0.890    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          0.468     1.521    PL_i/u_Chart/GPIO[0]
    SLICE_X34Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.566 r  PL_i/u_Chart/Delay_out1[28]_i_2/O
                         net (fo=1, routed)           0.000     1.566    PL_i/u_Chart/Delay_out1[28]_i_2_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.630 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.630    PL_i/u_index_counter/Delay_out1_reg[31]_0[3]
    SLICE_X34Y79         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.354ns (46.836%)  route 0.402ns (53.164%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.554     0.890    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          0.402     1.455    PL_i/u_Chart/GPIO[0]
    SLICE_X34Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.500 r  PL_i/u_Chart/Delay_out1[28]_i_5/O
                         net (fo=1, routed)           0.000     1.500    PL_i/u_Chart/Delay_out1[28]_i_5_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.645 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.645    PL_i/u_index_counter/Delay_out1_reg[31]_0[2]
    SLICE_X34Y79         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.275ns (33.577%)  route 0.544ns (66.423%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.554     0.890    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          0.544     1.598    PL_i/u_Chart/GPIO[0]
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.045     1.643 r  PL_i/u_Chart/Delay_out1[24]_i_4/O
                         net (fo=1, routed)           0.000     1.643    PL_i/u_Chart/Delay_out1[24]_i_4_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.709 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.709    PL_i/u_index_counter/Delay_out1_reg[27]_0[1]
    SLICE_X34Y78         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.828ns  (logic 0.279ns (33.695%)  route 0.549ns (66.305%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.554     0.890    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          0.549     1.603    PL_i/u_Chart/GPIO[0]
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.045     1.648 r  PL_i/u_Chart/Delay_out1[24]_i_5/O
                         net (fo=1, routed)           0.000     1.648    PL_i/u_Chart/Delay_out1[24]_i_5_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.718 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.718    PL_i/u_index_counter/Delay_out1_reg[27]_0[0]
    SLICE_X34Y78         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.840ns  (logic 0.275ns (32.724%)  route 0.565ns (67.276%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.554     0.890    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          0.565     1.619    PL_i/u_Chart/GPIO[0]
    SLICE_X34Y77         LUT4 (Prop_lut4_I2_O)        0.045     1.664 r  PL_i/u_Chart/Delay_out1[20]_i_4/O
                         net (fo=1, routed)           0.000     1.664    PL_i/u_Chart/Delay_out1[20]_i_4_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.730 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.730    PL_i/u_index_counter/Delay_out1_reg[23]_0[1]
    SLICE_X34Y77         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.279ns (32.965%)  route 0.567ns (67.035%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.554     0.890    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          0.567     1.621    PL_i/u_Chart/GPIO[0]
    SLICE_X34Y77         LUT4 (Prop_lut4_I2_O)        0.045     1.666 r  PL_i/u_Chart/Delay_out1[20]_i_5/O
                         net (fo=1, routed)           0.000     1.666    PL_i/u_Chart/Delay_out1[20]_i_5_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.736 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.736    PL_i/u_index_counter/Delay_out1_reg[23]_0[0]
    SLICE_X34Y77         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.274ns (32.097%)  route 0.580ns (67.903%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.554     0.890    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          0.580     1.633    PL_i/u_Chart/GPIO[0]
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.045     1.678 r  PL_i/u_Chart/Delay_out1[24]_i_3/O
                         net (fo=1, routed)           0.000     1.678    PL_i/u_Chart/Delay_out1[24]_i_3_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.743 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.743    PL_i/u_index_counter/Delay_out1_reg[27]_0[2]
    SLICE_X34Y78         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.273ns (31.000%)  route 0.608ns (69.000%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1635, routed)        0.554     0.890    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=32, routed)          0.608     1.661    PL_i/u_Chart/GPIO[0]
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.045     1.706 r  PL_i/u_Chart/Delay_out1[24]_i_2/O
                         net (fo=1, routed)           0.000     1.706    PL_i/u_Chart/Delay_out1[24]_i_2_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.770 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.770    PL_i/u_index_counter/Delay_out1_reg[27]_0[3]
    SLICE_X34Y78         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[27]/D
  -------------------------------------------------------------------    -------------------





