{"Source Block": ["oh/elink/dv/dv_elink.v@3:13@HdlIdDef", "\n   parameter DW = 32;\n   parameter AW = 32;\n   \n   //Basic stimulus to drive\n   reg        hw_reset;        //active high asynchronous hardware reset\n   reg \t      clkin;           //primary clock reg\n   reg        rx_lclk_p;       //linkh speed clock reg (up to 500MHz)\n   wire\t      rx_lclk_n;\n   reg        rx_frame_p;      //transaction frame signal\n   wire        rx_frame_n;\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@5:15", "   parameter AW = 32;\n   \n   //Basic stimulus to drive\n   reg        hw_reset;        //active high asynchronous hardware reset\n   reg \t      clkin;           //primary clock reg\n   reg        rx_lclk_p;       //linkh speed clock reg (up to 500MHz)\n   wire\t      rx_lclk_n;\n   reg        rx_frame_p;      //transaction frame signal\n   wire        rx_frame_n;\n   reg [7:0]  rx_data_p;       //receive data (dual data rate)\n   wire [7:0]  rx_data_n;\n"], ["oh/elink/dv/dv_elink.v@4:14", "   parameter DW = 32;\n   parameter AW = 32;\n   \n   //Basic stimulus to drive\n   reg        hw_reset;        //active high asynchronous hardware reset\n   reg \t      clkin;           //primary clock reg\n   reg        rx_lclk_p;       //linkh speed clock reg (up to 500MHz)\n   wire\t      rx_lclk_n;\n   reg        rx_frame_p;      //transaction frame signal\n   wire        rx_frame_n;\n   reg [7:0]  rx_data_p;       //receive data (dual data rate)\n"]], "Diff Content": {"Delete": [[8, "   reg        hw_reset;        //active high asynchronous hardware reset\n"]], "Add": [[8, "   reg        reset_in;        //active high asynchronous hardware reset\n"]]}}