
UltrasonicTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5c0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  0800e750  0800e750  0000f750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eb2c  0800eb2c  00010210  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800eb2c  0800eb2c  0000fb2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eb34  0800eb34  00010210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eb34  0800eb34  0000fb34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eb38  0800eb38  0000fb38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  0800eb3c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010210  2**0
                  CONTENTS
 10 .bss          00000aac  20000210  20000210  00010210  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000cbc  20000cbc  00010210  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010210  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cbe9  00000000  00000000  00010240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000043a8  00000000  00000000  0002ce29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018b8  00000000  00000000  000311d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000132e  00000000  00000000  00032a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025e31  00000000  00000000  00033dbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001efa4  00000000  00000000  00059bef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6dae  00000000  00000000  00078b93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014f941  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007a14  00000000  00000000  0014f984  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007b  00000000  00000000  00157398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e738 	.word	0x0800e738

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	0800e738 	.word	0x0800e738

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000ede:	4a38      	ldr	r2, [pc, #224]	@ (8000fc0 <HD44780_Init+0xec>)
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000ee4:	4b37      	ldr	r3, [pc, #220]	@ (8000fc4 <HD44780_Init+0xf0>)
 8000ee6:	2208      	movs	r2, #8
 8000ee8:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000eea:	4b37      	ldr	r3, [pc, #220]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000ef0:	4b33      	ldr	r3, [pc, #204]	@ (8000fc0 <HD44780_Init+0xec>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d907      	bls.n	8000f08 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000ef8:	4b33      	ldr	r3, [pc, #204]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	f043 0308 	orr.w	r3, r3, #8
 8000f00:	b2da      	uxtb	r2, r3
 8000f02:	4b31      	ldr	r3, [pc, #196]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000f04:	701a      	strb	r2, [r3, #0]
 8000f06:	e006      	b.n	8000f16 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000f08:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	f043 0304 	orr.w	r3, r3, #4
 8000f10:	b2da      	uxtb	r2, r3
 8000f12:	4b2d      	ldr	r3, [pc, #180]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000f14:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000f16:	f000 f993 	bl	8001240 <DelayInit>
  HAL_Delay(50);
 8000f1a:	2032      	movs	r0, #50	@ 0x32
 8000f1c:	f001 faee 	bl	80024fc <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000f20:	4b28      	ldr	r3, [pc, #160]	@ (8000fc4 <HD44780_Init+0xf0>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f000 f951 	bl	80011cc <ExpanderWrite>
  HAL_Delay(1000);
 8000f2a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f2e:	f001 fae5 	bl	80024fc <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000f32:	2030      	movs	r0, #48	@ 0x30
 8000f34:	f000 f939 	bl	80011aa <Write4Bits>
  DelayUS(4500);
 8000f38:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000f3c:	f000 f9aa 	bl	8001294 <DelayUS>

  Write4Bits(0x03 << 4);
 8000f40:	2030      	movs	r0, #48	@ 0x30
 8000f42:	f000 f932 	bl	80011aa <Write4Bits>
  DelayUS(4500);
 8000f46:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000f4a:	f000 f9a3 	bl	8001294 <DelayUS>

  Write4Bits(0x03 << 4);
 8000f4e:	2030      	movs	r0, #48	@ 0x30
 8000f50:	f000 f92b 	bl	80011aa <Write4Bits>
  DelayUS(4500);
 8000f54:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000f58:	f000 f99c 	bl	8001294 <DelayUS>

  Write4Bits(0x02 << 4);
 8000f5c:	2020      	movs	r0, #32
 8000f5e:	f000 f924 	bl	80011aa <Write4Bits>
  DelayUS(100);
 8000f62:	2064      	movs	r0, #100	@ 0x64
 8000f64:	f000 f996 	bl	8001294 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000f68:	4b17      	ldr	r3, [pc, #92]	@ (8000fc8 <HD44780_Init+0xf4>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	f043 0320 	orr.w	r3, r3, #32
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 f8dc 	bl	8001130 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000f78:	4b14      	ldr	r3, [pc, #80]	@ (8000fcc <HD44780_Init+0xf8>)
 8000f7a:	2204      	movs	r2, #4
 8000f7c:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000f7e:	f000 f875 	bl	800106c <HD44780_Display>
  HD44780_Clear();
 8000f82:	f000 f82b 	bl	8000fdc <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000f86:	4b12      	ldr	r3, [pc, #72]	@ (8000fd0 <HD44780_Init+0xfc>)
 8000f88:	2202      	movs	r2, #2
 8000f8a:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000f8c:	4b10      	ldr	r3, [pc, #64]	@ (8000fd0 <HD44780_Init+0xfc>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	f043 0304 	orr.w	r3, r3, #4
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	4618      	mov	r0, r3
 8000f98:	f000 f8ca 	bl	8001130 <SendCommand>
  DelayUS(4500);
 8000f9c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000fa0:	f000 f978 	bl	8001294 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8000fa4:	490b      	ldr	r1, [pc, #44]	@ (8000fd4 <HD44780_Init+0x100>)
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	f000 f876 	bl	8001098 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000fac:	490a      	ldr	r1, [pc, #40]	@ (8000fd8 <HD44780_Init+0x104>)
 8000fae:	2001      	movs	r0, #1
 8000fb0:	f000 f872 	bl	8001098 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000fb4:	f000 f81d 	bl	8000ff2 <HD44780_Home>
}
 8000fb8:	bf00      	nop
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	2000022f 	.word	0x2000022f
 8000fc4:	20000230 	.word	0x20000230
 8000fc8:	2000022c 	.word	0x2000022c
 8000fcc:	2000022d 	.word	0x2000022d
 8000fd0:	2000022e 	.word	0x2000022e
 8000fd4:	20000000 	.word	0x20000000
 8000fd8:	20000008 	.word	0x20000008

08000fdc <HD44780_Clear>:

void HD44780_Clear()
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	f000 f8a5 	bl	8001130 <SendCommand>
  DelayUS(2000);
 8000fe6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000fea:	f000 f953 	bl	8001294 <DelayUS>
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <HD44780_Home>:

void HD44780_Home()
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8000ff6:	2002      	movs	r0, #2
 8000ff8:	f000 f89a 	bl	8001130 <SendCommand>
  DelayUS(2000);
 8000ffc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001000:	f000 f948 	bl	8001294 <DelayUS>
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}

08001008 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b087      	sub	sp, #28
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	460a      	mov	r2, r1
 8001012:	71fb      	strb	r3, [r7, #7]
 8001014:	4613      	mov	r3, r2
 8001016:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001018:	4b12      	ldr	r3, [pc, #72]	@ (8001064 <HD44780_SetCursor+0x5c>)
 800101a:	f107 0408 	add.w	r4, r7, #8
 800101e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001020:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8001024:	4b10      	ldr	r3, [pc, #64]	@ (8001068 <HD44780_SetCursor+0x60>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	79ba      	ldrb	r2, [r7, #6]
 800102a:	429a      	cmp	r2, r3
 800102c:	d303      	bcc.n	8001036 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 800102e:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <HD44780_SetCursor+0x60>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	3b01      	subs	r3, #1
 8001034:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001036:	79bb      	ldrb	r3, [r7, #6]
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	3318      	adds	r3, #24
 800103c:	443b      	add	r3, r7
 800103e:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001042:	b2da      	uxtb	r2, r3
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	4413      	add	r3, r2
 8001048:	b2db      	uxtb	r3, r3
 800104a:	b25b      	sxtb	r3, r3
 800104c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001050:	b25b      	sxtb	r3, r3
 8001052:	b2db      	uxtb	r3, r3
 8001054:	4618      	mov	r0, r3
 8001056:	f000 f86b 	bl	8001130 <SendCommand>
}
 800105a:	bf00      	nop
 800105c:	371c      	adds	r7, #28
 800105e:	46bd      	mov	sp, r7
 8001060:	bd90      	pop	{r4, r7, pc}
 8001062:	bf00      	nop
 8001064:	0800e750 	.word	0x0800e750
 8001068:	2000022f 	.word	0x2000022f

0800106c <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001070:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <HD44780_Display+0x28>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	f043 0304 	orr.w	r3, r3, #4
 8001078:	b2da      	uxtb	r2, r3
 800107a:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HD44780_Display+0x28>)
 800107c:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 800107e:	4b05      	ldr	r3, [pc, #20]	@ (8001094 <HD44780_Display+0x28>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	f043 0308 	orr.w	r3, r3, #8
 8001086:	b2db      	uxtb	r3, r3
 8001088:	4618      	mov	r0, r3
 800108a:	f000 f851 	bl	8001130 <SendCommand>
}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	2000022d 	.word	0x2000022d

08001098 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	6039      	str	r1, [r7, #0]
 80010a2:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	f003 0307 	and.w	r3, r3, #7
 80010aa:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80010ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b0:	00db      	lsls	r3, r3, #3
 80010b2:	b25b      	sxtb	r3, r3
 80010b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	4618      	mov	r0, r3
 80010be:	f000 f837 	bl	8001130 <SendCommand>
  for (int i=0; i<8; i++)
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	e009      	b.n	80010dc <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	683a      	ldr	r2, [r7, #0]
 80010cc:	4413      	add	r3, r2
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 f83b 	bl	800114c <SendChar>
  for (int i=0; i<8; i++)
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	3301      	adds	r3, #1
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2b07      	cmp	r3, #7
 80010e0:	ddf2      	ble.n	80010c8 <HD44780_CreateSpecialChar+0x30>
  }
}
 80010e2:	bf00      	nop
 80010e4:	bf00      	nop
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 80010f4:	e006      	b.n	8001104 <HD44780_PrintStr+0x18>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	1c5a      	adds	r2, r3, #1
 80010fa:	607a      	str	r2, [r7, #4]
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 f824 	bl	800114c <SendChar>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f4      	bne.n	80010f6 <HD44780_PrintStr+0xa>
}
 800110c:	bf00      	nop
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
	...

08001118 <HD44780_Backlight>:
  dpBacklight=LCD_NOBACKLIGHT;
  ExpanderWrite(0);
}

void HD44780_Backlight(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 800111c:	4b03      	ldr	r3, [pc, #12]	@ (800112c <HD44780_Backlight+0x14>)
 800111e:	2208      	movs	r2, #8
 8001120:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 8001122:	2000      	movs	r0, #0
 8001124:	f000 f852 	bl	80011cc <ExpanderWrite>
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000230 	.word	0x20000230

08001130 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f000 f812 	bl	8001168 <Send>
}
 8001144:	bf00      	nop
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <SendChar>:

static void SendChar(uint8_t ch)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	2101      	movs	r1, #1
 800115a:	4618      	mov	r0, r3
 800115c:	f000 f804 	bl	8001168 <Send>
}
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	460a      	mov	r2, r1
 8001172:	71fb      	strb	r3, [r7, #7]
 8001174:	4613      	mov	r3, r2
 8001176:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	f023 030f 	bic.w	r3, r3, #15
 800117e:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	011b      	lsls	r3, r3, #4
 8001184:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8001186:	7bfa      	ldrb	r2, [r7, #15]
 8001188:	79bb      	ldrb	r3, [r7, #6]
 800118a:	4313      	orrs	r3, r2
 800118c:	b2db      	uxtb	r3, r3
 800118e:	4618      	mov	r0, r3
 8001190:	f000 f80b 	bl	80011aa <Write4Bits>
  Write4Bits((lownib)|mode);
 8001194:	7bba      	ldrb	r2, [r7, #14]
 8001196:	79bb      	ldrb	r3, [r7, #6]
 8001198:	4313      	orrs	r3, r2
 800119a:	b2db      	uxtb	r3, r3
 800119c:	4618      	mov	r0, r3
 800119e:	f000 f804 	bl	80011aa <Write4Bits>
}
 80011a2:	bf00      	nop
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}

080011aa <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b082      	sub	sp, #8
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	4603      	mov	r3, r0
 80011b2:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f000 f808 	bl	80011cc <ExpanderWrite>
  PulseEnable(value);
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	4618      	mov	r0, r3
 80011c0:	f000 f820 	bl	8001204 <PulseEnable>
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af02      	add	r7, sp, #8
 80011d2:	4603      	mov	r3, r0
 80011d4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80011d6:	4b09      	ldr	r3, [pc, #36]	@ (80011fc <ExpanderWrite+0x30>)
 80011d8:	781a      	ldrb	r2, [r3, #0]
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	4313      	orrs	r3, r2
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80011e2:	f107 020f 	add.w	r2, r7, #15
 80011e6:	230a      	movs	r3, #10
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	2301      	movs	r3, #1
 80011ec:	214e      	movs	r1, #78	@ 0x4e
 80011ee:	4804      	ldr	r0, [pc, #16]	@ (8001200 <ExpanderWrite+0x34>)
 80011f0:	f003 fec4 	bl	8004f7c <HAL_I2C_Master_Transmit>
}
 80011f4:	bf00      	nop
 80011f6:	3710      	adds	r7, #16
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	20000230 	.word	0x20000230
 8001200:	20000234 	.word	0x20000234

08001204 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	f043 0304 	orr.w	r3, r3, #4
 8001214:	b2db      	uxtb	r3, r3
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff ffd8 	bl	80011cc <ExpanderWrite>
  DelayUS(20);
 800121c:	2014      	movs	r0, #20
 800121e:	f000 f839 	bl	8001294 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	f023 0304 	bic.w	r3, r3, #4
 8001228:	b2db      	uxtb	r3, r3
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff ffce 	bl	80011cc <ExpanderWrite>
  DelayUS(20);
 8001230:	2014      	movs	r0, #20
 8001232:	f000 f82f 	bl	8001294 <DelayUS>
}
 8001236:	bf00      	nop
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <DelayInit>:

static void DelayInit(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001244:	4b11      	ldr	r3, [pc, #68]	@ (800128c <DelayInit+0x4c>)
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	4a10      	ldr	r2, [pc, #64]	@ (800128c <DelayInit+0x4c>)
 800124a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800124e:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001250:	4b0e      	ldr	r3, [pc, #56]	@ (800128c <DelayInit+0x4c>)
 8001252:	68db      	ldr	r3, [r3, #12]
 8001254:	4a0d      	ldr	r2, [pc, #52]	@ (800128c <DelayInit+0x4c>)
 8001256:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800125a:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800125c:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <DelayInit+0x50>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a0b      	ldr	r2, [pc, #44]	@ (8001290 <DelayInit+0x50>)
 8001262:	f023 0301 	bic.w	r3, r3, #1
 8001266:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001268:	4b09      	ldr	r3, [pc, #36]	@ (8001290 <DelayInit+0x50>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a08      	ldr	r2, [pc, #32]	@ (8001290 <DelayInit+0x50>)
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001274:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <DelayInit+0x50>)
 8001276:	2200      	movs	r2, #0
 8001278:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800127a:	bf00      	nop
  __ASM volatile ("NOP");
 800127c:	bf00      	nop
  __ASM volatile ("NOP");
 800127e:	bf00      	nop
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	e000edf0 	.word	0xe000edf0
 8001290:	e0001000 	.word	0xe0001000

08001294 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001294:	b480      	push	{r7}
 8001296:	b087      	sub	sp, #28
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 800129c:	4b0e      	ldr	r3, [pc, #56]	@ (80012d8 <DelayUS+0x44>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a0e      	ldr	r2, [pc, #56]	@ (80012dc <DelayUS+0x48>)
 80012a2:	fba2 2303 	umull	r2, r3, r2, r3
 80012a6:	0c9a      	lsrs	r2, r3, #18
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	fb02 f303 	mul.w	r3, r2, r3
 80012ae:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 80012b0:	4b0b      	ldr	r3, [pc, #44]	@ (80012e0 <DelayUS+0x4c>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80012b6:	4b0a      	ldr	r3, [pc, #40]	@ (80012e0 <DelayUS+0x4c>)
 80012b8:	685a      	ldr	r2, [r3, #4]
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	697a      	ldr	r2, [r7, #20]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d8f6      	bhi.n	80012b6 <DelayUS+0x22>
}
 80012c8:	bf00      	nop
 80012ca:	bf00      	nop
 80012cc:	371c      	adds	r7, #28
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	2000001c 	.word	0x2000001c
 80012dc:	431bde83 	.word	0x431bde83
 80012e0:	e0001000 	.word	0xe0001000

080012e4 <delay_us>:
static const uint16_t      trig_pin[3]  = { GPIO_PIN_6, GPIO_PIN_7, GPIO_PIN_0 };
static const uint32_t      tim_channel[3] = { TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3 };


void delay_us(uint32_t us)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
    uint32_t cycles = (SystemCoreClock / 1000000) * us;
 80012ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001324 <delay_us+0x40>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001328 <delay_us+0x44>)
 80012f2:	fba2 2303 	umull	r2, r3, r2, r3
 80012f6:	0c9a      	lsrs	r2, r3, #18
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	fb02 f303 	mul.w	r3, r2, r3
 80012fe:	60fb      	str	r3, [r7, #12]
    uint32_t start = DWT->CYCCNT;
 8001300:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <delay_us+0x48>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - start) < cycles);
 8001306:	bf00      	nop
 8001308:	4b08      	ldr	r3, [pc, #32]	@ (800132c <delay_us+0x48>)
 800130a:	685a      	ldr	r2, [r3, #4]
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	68fa      	ldr	r2, [r7, #12]
 8001312:	429a      	cmp	r2, r3
 8001314:	d8f8      	bhi.n	8001308 <delay_us+0x24>
}
 8001316:	bf00      	nop
 8001318:	bf00      	nop
 800131a:	3714      	adds	r7, #20
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr
 8001324:	2000001c 	.word	0x2000001c
 8001328:	431bde83 	.word	0x431bde83
 800132c:	e0001000 	.word	0xe0001000

08001330 <HCSR04_Start>:


void HCSR04_Start(uint8_t sensor)
{
 8001330:	b590      	push	{r4, r7, lr}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
    // 10us pulse
    HAL_GPIO_WritePin((GPIO_TypeDef*)trig_port[sensor], trig_pin[sensor], GPIO_PIN_RESET);
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	4a2c      	ldr	r2, [pc, #176]	@ (80013f0 <HCSR04_Start+0xc0>)
 800133e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	4a2b      	ldr	r2, [pc, #172]	@ (80013f4 <HCSR04_Start+0xc4>)
 8001346:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800134a:	2200      	movs	r2, #0
 800134c:	4619      	mov	r1, r3
 800134e:	f001 fba7 	bl	8002aa0 <HAL_GPIO_WritePin>
    delay_us(2);
 8001352:	2002      	movs	r0, #2
 8001354:	f7ff ffc6 	bl	80012e4 <delay_us>
    HAL_GPIO_WritePin((GPIO_TypeDef*)trig_port[sensor], trig_pin[sensor], GPIO_PIN_SET);
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	4a25      	ldr	r2, [pc, #148]	@ (80013f0 <HCSR04_Start+0xc0>)
 800135c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	4a24      	ldr	r2, [pc, #144]	@ (80013f4 <HCSR04_Start+0xc4>)
 8001364:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001368:	2201      	movs	r2, #1
 800136a:	4619      	mov	r1, r3
 800136c:	f001 fb98 	bl	8002aa0 <HAL_GPIO_WritePin>
    delay_us(10);
 8001370:	200a      	movs	r0, #10
 8001372:	f7ff ffb7 	bl	80012e4 <delay_us>
    HAL_GPIO_WritePin((GPIO_TypeDef*)trig_port[sensor], trig_pin[sensor], GPIO_PIN_RESET);
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	4a1d      	ldr	r2, [pc, #116]	@ (80013f0 <HCSR04_Start+0xc0>)
 800137a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	4a1c      	ldr	r2, [pc, #112]	@ (80013f4 <HCSR04_Start+0xc4>)
 8001382:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001386:	2200      	movs	r2, #0
 8001388:	4619      	mov	r1, r3
 800138a:	f001 fb89 	bl	8002aa0 <HAL_GPIO_WritePin>

    // Reset timer and start capture
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 800138e:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <HCSR04_Start+0xc8>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2200      	movs	r2, #0
 8001394:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_IC_Start_IT(&htim2, tim_channel[sensor]);
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	4a18      	ldr	r2, [pc, #96]	@ (80013fc <HCSR04_Start+0xcc>)
 800139a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800139e:	4619      	mov	r1, r3
 80013a0:	4815      	ldr	r0, [pc, #84]	@ (80013f8 <HCSR04_Start+0xc8>)
 80013a2:	f005 fc0f 	bl	8006bc4 <HAL_TIM_IC_Start_IT>

    hcsr04[sensor].captured = 0;
 80013a6:	79fa      	ldrb	r2, [r7, #7]
 80013a8:	4915      	ldr	r1, [pc, #84]	@ (8001400 <HCSR04_Start+0xd0>)
 80013aa:	4613      	mov	r3, r2
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	4413      	add	r3, r2
 80013b0:	00db      	lsls	r3, r3, #3
 80013b2:	440b      	add	r3, r1
 80013b4:	330c      	adds	r3, #12
 80013b6:	2200      	movs	r2, #0
 80013b8:	701a      	strb	r2, [r3, #0]
    hcsr04[sensor].state = HCSR04_TRIGGERED;
 80013ba:	79fa      	ldrb	r2, [r7, #7]
 80013bc:	4910      	ldr	r1, [pc, #64]	@ (8001400 <HCSR04_Start+0xd0>)
 80013be:	4613      	mov	r3, r2
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	4413      	add	r3, r2
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	440b      	add	r3, r1
 80013c8:	3314      	adds	r3, #20
 80013ca:	2201      	movs	r2, #1
 80013cc:	701a      	strb	r2, [r3, #0]
    hcsr04[sensor].last_trigger_time = HAL_GetTick();
 80013ce:	79fc      	ldrb	r4, [r7, #7]
 80013d0:	f001 f888 	bl	80024e4 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	490a      	ldr	r1, [pc, #40]	@ (8001400 <HCSR04_Start+0xd0>)
 80013d8:	4623      	mov	r3, r4
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	4423      	add	r3, r4
 80013de:	00db      	lsls	r3, r3, #3
 80013e0:	440b      	add	r3, r1
 80013e2:	3310      	adds	r3, #16
 80013e4:	601a      	str	r2, [r3, #0]
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd90      	pop	{r4, r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000010 	.word	0x20000010
 80013f4:	0800e788 	.word	0x0800e788
 80013f8:	200002d0 	.word	0x200002d0
 80013fc:	0800e790 	.word	0x0800e790
 8001400:	20000360 	.word	0x20000360

08001404 <HAL_TIM_IC_CaptureCallback>:



void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
    if (htim->Instance != TIM2)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001414:	f040 817d 	bne.w	8001712 <HAL_TIM_IC_CaptureCallback+0x30e>
        return;

    uint8_t idx;

    if      (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) idx = 0;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	7f1b      	ldrb	r3, [r3, #28]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d102      	bne.n	8001426 <HAL_TIM_IC_CaptureCallback+0x22>
 8001420:	2300      	movs	r3, #0
 8001422:	73fb      	strb	r3, [r7, #15]
 8001424:	e00d      	b.n	8001442 <HAL_TIM_IC_CaptureCallback+0x3e>
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) idx = 1;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	7f1b      	ldrb	r3, [r3, #28]
 800142a:	2b02      	cmp	r3, #2
 800142c:	d102      	bne.n	8001434 <HAL_TIM_IC_CaptureCallback+0x30>
 800142e:	2301      	movs	r3, #1
 8001430:	73fb      	strb	r3, [r7, #15]
 8001432:	e006      	b.n	8001442 <HAL_TIM_IC_CaptureCallback+0x3e>
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) idx = 2;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	7f1b      	ldrb	r3, [r3, #28]
 8001438:	2b04      	cmp	r3, #4
 800143a:	f040 816c 	bne.w	8001716 <HAL_TIM_IC_CaptureCallback+0x312>
 800143e:	2302      	movs	r3, #2
 8001440:	73fb      	strb	r3, [r7, #15]
    else return;

    if (hcsr04[idx].captured == 0)
 8001442:	7bfa      	ldrb	r2, [r7, #15]
 8001444:	499c      	ldr	r1, [pc, #624]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 8001446:	4613      	mov	r3, r2
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	4413      	add	r3, r2
 800144c:	00db      	lsls	r3, r3, #3
 800144e:	440b      	add	r3, r1
 8001450:	330c      	adds	r3, #12
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	f040 8086 	bne.w	8001566 <HAL_TIM_IC_CaptureCallback+0x162>
    {
        hcsr04[idx].ic_start = HAL_TIM_ReadCapturedValue(htim, tim_channel[idx]);
 800145a:	7bfb      	ldrb	r3, [r7, #15]
 800145c:	4a97      	ldr	r2, [pc, #604]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 800145e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001462:	7bfc      	ldrb	r4, [r7, #15]
 8001464:	4619      	mov	r1, r3
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f005 ff0e 	bl	8007288 <HAL_TIM_ReadCapturedValue>
 800146c:	4602      	mov	r2, r0
 800146e:	4992      	ldr	r1, [pc, #584]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 8001470:	4623      	mov	r3, r4
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	4423      	add	r3, r4
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	440b      	add	r3, r1
 800147a:	601a      	str	r2, [r3, #0]
        hcsr04[idx].captured = 1;
 800147c:	7bfa      	ldrb	r2, [r7, #15]
 800147e:	498e      	ldr	r1, [pc, #568]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 8001480:	4613      	mov	r3, r2
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	00db      	lsls	r3, r3, #3
 8001488:	440b      	add	r3, r1
 800148a:	330c      	adds	r3, #12
 800148c:	2201      	movs	r2, #1
 800148e:	701a      	strb	r2, [r3, #0]

        __HAL_TIM_SET_CAPTUREPOLARITY(htim, tim_channel[idx],
 8001490:	7bfb      	ldrb	r3, [r7, #15]
 8001492:	4a8a      	ldr	r2, [pc, #552]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 8001494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d108      	bne.n	80014ae <HAL_TIM_IC_CaptureCallback+0xaa>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6a1a      	ldr	r2, [r3, #32]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f022 020a 	bic.w	r2, r2, #10
 80014aa:	621a      	str	r2, [r3, #32]
 80014ac:	e025      	b.n	80014fa <HAL_TIM_IC_CaptureCallback+0xf6>
 80014ae:	7bfb      	ldrb	r3, [r7, #15]
 80014b0:	4a82      	ldr	r2, [pc, #520]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 80014b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014b6:	2b04      	cmp	r3, #4
 80014b8:	d108      	bne.n	80014cc <HAL_TIM_IC_CaptureCallback+0xc8>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	6a1b      	ldr	r3, [r3, #32]
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	6812      	ldr	r2, [r2, #0]
 80014c4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80014c8:	6213      	str	r3, [r2, #32]
 80014ca:	e016      	b.n	80014fa <HAL_TIM_IC_CaptureCallback+0xf6>
 80014cc:	7bfb      	ldrb	r3, [r7, #15]
 80014ce:	4a7b      	ldr	r2, [pc, #492]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 80014d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d4:	2b08      	cmp	r3, #8
 80014d6:	d108      	bne.n	80014ea <HAL_TIM_IC_CaptureCallback+0xe6>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	6a1b      	ldr	r3, [r3, #32]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	6812      	ldr	r2, [r2, #0]
 80014e2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80014e6:	6213      	str	r3, [r2, #32]
 80014e8:	e007      	b.n	80014fa <HAL_TIM_IC_CaptureCallback+0xf6>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	6812      	ldr	r2, [r2, #0]
 80014f4:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80014f8:	6213      	str	r3, [r2, #32]
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	4a6f      	ldr	r2, [pc, #444]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 80014fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d108      	bne.n	8001518 <HAL_TIM_IC_CaptureCallback+0x114>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	6a1a      	ldr	r2, [r3, #32]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f042 0202 	orr.w	r2, r2, #2
 8001514:	621a      	str	r2, [r3, #32]
 8001516:	e0ff      	b.n	8001718 <HAL_TIM_IC_CaptureCallback+0x314>
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	4a68      	ldr	r2, [pc, #416]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 800151c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001520:	2b04      	cmp	r3, #4
 8001522:	d108      	bne.n	8001536 <HAL_TIM_IC_CaptureCallback+0x132>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	6a1b      	ldr	r3, [r3, #32]
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	6812      	ldr	r2, [r2, #0]
 800152e:	f043 0320 	orr.w	r3, r3, #32
 8001532:	6213      	str	r3, [r2, #32]
 8001534:	e0f0      	b.n	8001718 <HAL_TIM_IC_CaptureCallback+0x314>
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	4a60      	ldr	r2, [pc, #384]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 800153a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800153e:	2b08      	cmp	r3, #8
 8001540:	d108      	bne.n	8001554 <HAL_TIM_IC_CaptureCallback+0x150>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	6a1b      	ldr	r3, [r3, #32]
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	6812      	ldr	r2, [r2, #0]
 800154c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001550:	6213      	str	r3, [r2, #32]
 8001552:	e0e1      	b.n	8001718 <HAL_TIM_IC_CaptureCallback+0x314>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	6a1b      	ldr	r3, [r3, #32]
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	6812      	ldr	r2, [r2, #0]
 800155e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001562:	6213      	str	r3, [r2, #32]
 8001564:	e0d8      	b.n	8001718 <HAL_TIM_IC_CaptureCallback+0x314>
                                      TIM_INPUTCHANNELPOLARITY_FALLING);
    }
    else
    {
        hcsr04[idx].ic_end = HAL_TIM_ReadCapturedValue(htim, tim_channel[idx]);
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	4a54      	ldr	r2, [pc, #336]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 800156a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800156e:	7bfc      	ldrb	r4, [r7, #15]
 8001570:	4619      	mov	r1, r3
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f005 fe88 	bl	8007288 <HAL_TIM_ReadCapturedValue>
 8001578:	4602      	mov	r2, r0
 800157a:	494f      	ldr	r1, [pc, #316]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 800157c:	4623      	mov	r3, r4
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	4423      	add	r3, r4
 8001582:	00db      	lsls	r3, r3, #3
 8001584:	440b      	add	r3, r1
 8001586:	3304      	adds	r3, #4
 8001588:	601a      	str	r2, [r3, #0]

        if (hcsr04[idx].ic_end >= hcsr04[idx].ic_start)
 800158a:	7bfa      	ldrb	r2, [r7, #15]
 800158c:	494a      	ldr	r1, [pc, #296]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 800158e:	4613      	mov	r3, r2
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	4413      	add	r3, r2
 8001594:	00db      	lsls	r3, r3, #3
 8001596:	440b      	add	r3, r1
 8001598:	3304      	adds	r3, #4
 800159a:	6819      	ldr	r1, [r3, #0]
 800159c:	7bfa      	ldrb	r2, [r7, #15]
 800159e:	4846      	ldr	r0, [pc, #280]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80015a0:	4613      	mov	r3, r2
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	4413      	add	r3, r2
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	4403      	add	r3, r0
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4299      	cmp	r1, r3
 80015ae:	d31b      	bcc.n	80015e8 <HAL_TIM_IC_CaptureCallback+0x1e4>
            hcsr04[idx].echo_time = hcsr04[idx].ic_end - hcsr04[idx].ic_start;
 80015b0:	7bfa      	ldrb	r2, [r7, #15]
 80015b2:	4941      	ldr	r1, [pc, #260]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80015b4:	4613      	mov	r3, r2
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	4413      	add	r3, r2
 80015ba:	00db      	lsls	r3, r3, #3
 80015bc:	440b      	add	r3, r1
 80015be:	3304      	adds	r3, #4
 80015c0:	6819      	ldr	r1, [r3, #0]
 80015c2:	7bfa      	ldrb	r2, [r7, #15]
 80015c4:	483c      	ldr	r0, [pc, #240]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80015c6:	4613      	mov	r3, r2
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	4413      	add	r3, r2
 80015cc:	00db      	lsls	r3, r3, #3
 80015ce:	4403      	add	r3, r0
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	7bfa      	ldrb	r2, [r7, #15]
 80015d4:	1ac9      	subs	r1, r1, r3
 80015d6:	4838      	ldr	r0, [pc, #224]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80015d8:	4613      	mov	r3, r2
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	4413      	add	r3, r2
 80015de:	00db      	lsls	r3, r3, #3
 80015e0:	4403      	add	r3, r0
 80015e2:	3308      	adds	r3, #8
 80015e4:	6019      	str	r1, [r3, #0]
 80015e6:	e01b      	b.n	8001620 <HAL_TIM_IC_CaptureCallback+0x21c>
        else
            hcsr04[idx].echo_time = (0xFFFFFFFF - hcsr04[idx].ic_start) + hcsr04[idx].ic_end;
 80015e8:	7bfa      	ldrb	r2, [r7, #15]
 80015ea:	4933      	ldr	r1, [pc, #204]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80015ec:	4613      	mov	r3, r2
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	4413      	add	r3, r2
 80015f2:	00db      	lsls	r3, r3, #3
 80015f4:	440b      	add	r3, r1
 80015f6:	3304      	adds	r3, #4
 80015f8:	6819      	ldr	r1, [r3, #0]
 80015fa:	7bfa      	ldrb	r2, [r7, #15]
 80015fc:	482e      	ldr	r0, [pc, #184]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 80015fe:	4613      	mov	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	4413      	add	r3, r2
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	4403      	add	r3, r0
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	1acb      	subs	r3, r1, r3
 800160c:	7bfa      	ldrb	r2, [r7, #15]
 800160e:	1e59      	subs	r1, r3, #1
 8001610:	4829      	ldr	r0, [pc, #164]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 8001612:	4613      	mov	r3, r2
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	4413      	add	r3, r2
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	4403      	add	r3, r0
 800161c:	3308      	adds	r3, #8
 800161e:	6019      	str	r1, [r3, #0]

        hcsr04[idx].state = HCSR04_DONE;
 8001620:	7bfa      	ldrb	r2, [r7, #15]
 8001622:	4925      	ldr	r1, [pc, #148]	@ (80016b8 <HAL_TIM_IC_CaptureCallback+0x2b4>)
 8001624:	4613      	mov	r3, r2
 8001626:	005b      	lsls	r3, r3, #1
 8001628:	4413      	add	r3, r2
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	440b      	add	r3, r1
 800162e:	3314      	adds	r3, #20
 8001630:	2203      	movs	r2, #3
 8001632:	701a      	strb	r2, [r3, #0]

        __HAL_TIM_SET_CAPTUREPOLARITY(htim, tim_channel[idx],
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	4a21      	ldr	r2, [pc, #132]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 8001638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d108      	bne.n	8001652 <HAL_TIM_IC_CaptureCallback+0x24e>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	6a1a      	ldr	r2, [r3, #32]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f022 020a 	bic.w	r2, r2, #10
 800164e:	621a      	str	r2, [r3, #32]
 8001650:	e025      	b.n	800169e <HAL_TIM_IC_CaptureCallback+0x29a>
 8001652:	7bfb      	ldrb	r3, [r7, #15]
 8001654:	4a19      	ldr	r2, [pc, #100]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 8001656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800165a:	2b04      	cmp	r3, #4
 800165c:	d108      	bne.n	8001670 <HAL_TIM_IC_CaptureCallback+0x26c>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6a1b      	ldr	r3, [r3, #32]
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6812      	ldr	r2, [r2, #0]
 8001668:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800166c:	6213      	str	r3, [r2, #32]
 800166e:	e016      	b.n	800169e <HAL_TIM_IC_CaptureCallback+0x29a>
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	4a12      	ldr	r2, [pc, #72]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 8001674:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001678:	2b08      	cmp	r3, #8
 800167a:	d108      	bne.n	800168e <HAL_TIM_IC_CaptureCallback+0x28a>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	6a1b      	ldr	r3, [r3, #32]
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	6812      	ldr	r2, [r2, #0]
 8001686:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800168a:	6213      	str	r3, [r2, #32]
 800168c:	e007      	b.n	800169e <HAL_TIM_IC_CaptureCallback+0x29a>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	6a1b      	ldr	r3, [r3, #32]
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	6812      	ldr	r2, [r2, #0]
 8001698:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800169c:	6213      	str	r3, [r2, #32]
 800169e:	7bfb      	ldrb	r3, [r7, #15]
 80016a0:	4a06      	ldr	r2, [pc, #24]	@ (80016bc <HAL_TIM_IC_CaptureCallback+0x2b8>)
 80016a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d10a      	bne.n	80016c0 <HAL_TIM_IC_CaptureCallback+0x2bc>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	6a12      	ldr	r2, [r2, #32]
 80016b4:	621a      	str	r2, [r3, #32]
 80016b6:	e023      	b.n	8001700 <HAL_TIM_IC_CaptureCallback+0x2fc>
 80016b8:	20000360 	.word	0x20000360
 80016bc:	0800e790 	.word	0x0800e790
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
 80016c2:	4a17      	ldr	r2, [pc, #92]	@ (8001720 <HAL_TIM_IC_CaptureCallback+0x31c>)
 80016c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c8:	2b04      	cmp	r3, #4
 80016ca:	d106      	bne.n	80016da <HAL_TIM_IC_CaptureCallback+0x2d6>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	6812      	ldr	r2, [r2, #0]
 80016d4:	6a1b      	ldr	r3, [r3, #32]
 80016d6:	6213      	str	r3, [r2, #32]
 80016d8:	e012      	b.n	8001700 <HAL_TIM_IC_CaptureCallback+0x2fc>
 80016da:	7bfb      	ldrb	r3, [r7, #15]
 80016dc:	4a10      	ldr	r2, [pc, #64]	@ (8001720 <HAL_TIM_IC_CaptureCallback+0x31c>)
 80016de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016e2:	2b08      	cmp	r3, #8
 80016e4:	d106      	bne.n	80016f4 <HAL_TIM_IC_CaptureCallback+0x2f0>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	6812      	ldr	r2, [r2, #0]
 80016ee:	6a1b      	ldr	r3, [r3, #32]
 80016f0:	6213      	str	r3, [r2, #32]
 80016f2:	e005      	b.n	8001700 <HAL_TIM_IC_CaptureCallback+0x2fc>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	6812      	ldr	r2, [r2, #0]
 80016fc:	6a1b      	ldr	r3, [r3, #32]
 80016fe:	6213      	str	r3, [r2, #32]
                                      TIM_INPUTCHANNELPOLARITY_RISING);

        HAL_TIM_IC_Stop_IT(htim, tim_channel[idx]);
 8001700:	7bfb      	ldrb	r3, [r7, #15]
 8001702:	4a07      	ldr	r2, [pc, #28]	@ (8001720 <HAL_TIM_IC_CaptureCallback+0x31c>)
 8001704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001708:	4619      	mov	r1, r3
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f005 fb82 	bl	8006e14 <HAL_TIM_IC_Stop_IT>
 8001710:	e002      	b.n	8001718 <HAL_TIM_IC_CaptureCallback+0x314>
        return;
 8001712:	bf00      	nop
 8001714:	e000      	b.n	8001718 <HAL_TIM_IC_CaptureCallback+0x314>
    else return;
 8001716:	bf00      	nop
    }
}
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bd90      	pop	{r4, r7, pc}
 800171e:	bf00      	nop
 8001720:	0800e790 	.word	0x0800e790

08001724 <HCSR04_Update>:

void HCSR04_Update(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
    static uint8_t current = 0;

    switch (hcsr04[current].state)
 8001728:	4b31      	ldr	r3, [pc, #196]	@ (80017f0 <HCSR04_Update+0xcc>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	4619      	mov	r1, r3
 800172e:	4a31      	ldr	r2, [pc, #196]	@ (80017f4 <HCSR04_Update+0xd0>)
 8001730:	460b      	mov	r3, r1
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	440b      	add	r3, r1
 8001736:	00db      	lsls	r3, r3, #3
 8001738:	4413      	add	r3, r2
 800173a:	3314      	adds	r3, #20
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	2b03      	cmp	r3, #3
 8001740:	d036      	beq.n	80017b0 <HCSR04_Update+0x8c>
 8001742:	2b03      	cmp	r3, #3
 8001744:	dc51      	bgt.n	80017ea <HCSR04_Update+0xc6>
 8001746:	2b00      	cmp	r3, #0
 8001748:	d002      	beq.n	8001750 <HCSR04_Update+0x2c>
 800174a:	2b01      	cmp	r3, #1
 800174c:	d006      	beq.n	800175c <HCSR04_Update+0x38>
            // Move to next sensor
            current = (current + 1) % 3;
            hcsr04[current].state = HCSR04_IDLE;
            break;
    }
}
 800174e:	e04c      	b.n	80017ea <HCSR04_Update+0xc6>
            HCSR04_Start(current);
 8001750:	4b27      	ldr	r3, [pc, #156]	@ (80017f0 <HCSR04_Update+0xcc>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fdeb 	bl	8001330 <HCSR04_Start>
            break;
 800175a:	e046      	b.n	80017ea <HCSR04_Update+0xc6>
            if (HAL_GetTick() - hcsr04[current].last_trigger_time > 50)
 800175c:	f000 fec2 	bl	80024e4 <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	4b23      	ldr	r3, [pc, #140]	@ (80017f0 <HCSR04_Update+0xcc>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	4618      	mov	r0, r3
 8001768:	4922      	ldr	r1, [pc, #136]	@ (80017f4 <HCSR04_Update+0xd0>)
 800176a:	4603      	mov	r3, r0
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	4403      	add	r3, r0
 8001770:	00db      	lsls	r3, r3, #3
 8001772:	440b      	add	r3, r1
 8001774:	3310      	adds	r3, #16
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b32      	cmp	r3, #50	@ 0x32
 800177c:	d934      	bls.n	80017e8 <HCSR04_Update+0xc4>
                hcsr04[current].echo_time = 0;
 800177e:	4b1c      	ldr	r3, [pc, #112]	@ (80017f0 <HCSR04_Update+0xcc>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	4619      	mov	r1, r3
 8001784:	4a1b      	ldr	r2, [pc, #108]	@ (80017f4 <HCSR04_Update+0xd0>)
 8001786:	460b      	mov	r3, r1
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	440b      	add	r3, r1
 800178c:	00db      	lsls	r3, r3, #3
 800178e:	4413      	add	r3, r2
 8001790:	3308      	adds	r3, #8
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
                hcsr04[current].state = HCSR04_DONE;
 8001796:	4b16      	ldr	r3, [pc, #88]	@ (80017f0 <HCSR04_Update+0xcc>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	4619      	mov	r1, r3
 800179c:	4a15      	ldr	r2, [pc, #84]	@ (80017f4 <HCSR04_Update+0xd0>)
 800179e:	460b      	mov	r3, r1
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	440b      	add	r3, r1
 80017a4:	00db      	lsls	r3, r3, #3
 80017a6:	4413      	add	r3, r2
 80017a8:	3314      	adds	r3, #20
 80017aa:	2203      	movs	r2, #3
 80017ac:	701a      	strb	r2, [r3, #0]
            break;
 80017ae:	e01b      	b.n	80017e8 <HCSR04_Update+0xc4>
            current = (current + 1) % 3;
 80017b0:	4b0f      	ldr	r3, [pc, #60]	@ (80017f0 <HCSR04_Update+0xcc>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	1c5a      	adds	r2, r3, #1
 80017b6:	4b10      	ldr	r3, [pc, #64]	@ (80017f8 <HCSR04_Update+0xd4>)
 80017b8:	fb83 3102 	smull	r3, r1, r3, r2
 80017bc:	17d3      	asrs	r3, r2, #31
 80017be:	1ac9      	subs	r1, r1, r3
 80017c0:	460b      	mov	r3, r1
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	440b      	add	r3, r1
 80017c6:	1ad1      	subs	r1, r2, r3
 80017c8:	b2ca      	uxtb	r2, r1
 80017ca:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <HCSR04_Update+0xcc>)
 80017cc:	701a      	strb	r2, [r3, #0]
            hcsr04[current].state = HCSR04_IDLE;
 80017ce:	4b08      	ldr	r3, [pc, #32]	@ (80017f0 <HCSR04_Update+0xcc>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	4619      	mov	r1, r3
 80017d4:	4a07      	ldr	r2, [pc, #28]	@ (80017f4 <HCSR04_Update+0xd0>)
 80017d6:	460b      	mov	r3, r1
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	440b      	add	r3, r1
 80017dc:	00db      	lsls	r3, r3, #3
 80017de:	4413      	add	r3, r2
 80017e0:	3314      	adds	r3, #20
 80017e2:	2200      	movs	r2, #0
 80017e4:	701a      	strb	r2, [r3, #0]
            break;
 80017e6:	e000      	b.n	80017ea <HCSR04_Update+0xc6>
            break;
 80017e8:	bf00      	nop
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200003a8 	.word	0x200003a8
 80017f4:	20000360 	.word	0x20000360
 80017f8:	55555556 	.word	0x55555556

080017fc <HCSR04_GetDistance>:

float HCSR04_GetDistance(uint8_t sensor)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
    return (hcsr04[sensor].echo_time * 0.0343f) / 2.0f;
 8001806:	79fa      	ldrb	r2, [r7, #7]
 8001808:	490e      	ldr	r1, [pc, #56]	@ (8001844 <HCSR04_GetDistance+0x48>)
 800180a:	4613      	mov	r3, r2
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	4413      	add	r3, r2
 8001810:	00db      	lsls	r3, r3, #3
 8001812:	440b      	add	r3, r1
 8001814:	3308      	adds	r3, #8
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	ee07 3a90 	vmov	s15, r3
 800181c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001820:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001848 <HCSR04_GetDistance+0x4c>
 8001824:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001828:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800182c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001830:	eef0 7a66 	vmov.f32	s15, s13
}
 8001834:	eeb0 0a67 	vmov.f32	s0, s15
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	20000360 	.word	0x20000360
 8001848:	3d0c7e28 	.word	0x3d0c7e28

0800184c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800184c:	b5b0      	push	{r4, r5, r7, lr}
 800184e:	b0a0      	sub	sp, #128	@ 0x80
 8001850:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001852:	f000 fde1 	bl	8002418 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001856:	f000 f88d 	bl	8001974 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800185a:	f000 f9e5 	bl	8001c28 <MX_GPIO_Init>
  MX_I2C1_Init();
 800185e:	f000 f8f3 	bl	8001a48 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001862:	f000 f91f 	bl	8001aa4 <MX_I2S3_Init>
  MX_TIM2_Init();
 8001866:	f000 f94d 	bl	8001b04 <MX_TIM2_Init>
  MX_USB_HOST_Init();
 800186a:	f009 fe05 	bl	800b478 <MX_USB_HOST_Init>
  MX_USART1_UART_Init();
 800186e:	f000 f9b1 	bl	8001bd4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HD44780_Init(2);
 8001872:	2002      	movs	r0, #2
 8001874:	f7ff fb2e 	bl	8000ed4 <HD44780_Init>
  HD44780_Clear();
 8001878:	f7ff fbb0 	bl	8000fdc <HD44780_Clear>
  HD44780_Backlight();
 800187c:	f7ff fc4c 	bl	8001118 <HD44780_Backlight>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MX_USB_HOST_Process();
 8001880:	f009 fe20 	bl	800b4c4 <MX_USB_HOST_Process>
	  HCSR04_Update(); // non-blocking sensor engine
 8001884:	f7ff ff4e 	bl	8001724 <HCSR04_Update>

	  float d0 = HCSR04_GetDistance(0);
 8001888:	2000      	movs	r0, #0
 800188a:	f7ff ffb7 	bl	80017fc <HCSR04_GetDistance>
 800188e:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
	  float d1 = HCSR04_GetDistance(1);
 8001892:	2001      	movs	r0, #1
 8001894:	f7ff ffb2 	bl	80017fc <HCSR04_GetDistance>
 8001898:	ed87 0a1a 	vstr	s0, [r7, #104]	@ 0x68
	  float d2 = HCSR04_GetDistance(2);
 800189c:	2002      	movs	r0, #2
 800189e:	f7ff ffad 	bl	80017fc <HCSR04_GetDistance>
 80018a2:	ed87 0a19 	vstr	s0, [r7, #100]	@ 0x64

	  char lcd_buf0[16];
	  char lcd_buf1[16];
	  snprintf(lcd_buf0, sizeof(lcd_buf0), "Dist: %.2f", d0);
 80018a6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80018a8:	f7fe fe4e 	bl	8000548 <__aeabi_f2d>
 80018ac:	4602      	mov	r2, r0
 80018ae:	460b      	mov	r3, r1
 80018b0:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 80018b4:	e9cd 2300 	strd	r2, r3, [sp]
 80018b8:	4a2a      	ldr	r2, [pc, #168]	@ (8001964 <main+0x118>)
 80018ba:	2110      	movs	r1, #16
 80018bc:	f00a fddc 	bl	800c478 <sniprintf>
	  snprintf(lcd_buf1, sizeof(lcd_buf1), "%.2f  %.2f", d1, d2);
 80018c0:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80018c2:	f7fe fe41 	bl	8000548 <__aeabi_f2d>
 80018c6:	4604      	mov	r4, r0
 80018c8:	460d      	mov	r5, r1
 80018ca:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80018cc:	f7fe fe3c 	bl	8000548 <__aeabi_f2d>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80018d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80018dc:	e9cd 4500 	strd	r4, r5, [sp]
 80018e0:	4a21      	ldr	r2, [pc, #132]	@ (8001968 <main+0x11c>)
 80018e2:	2110      	movs	r1, #16
 80018e4:	f00a fdc8 	bl	800c478 <sniprintf>
	  char txbuf[64];
	  snprintf(txbuf, sizeof(txbuf), "%d %d %d\r\n", (int)d0, (int)d1, (int)d2);
 80018e8:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80018ec:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80018f0:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80018f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018f8:	ee17 3a90 	vmov	r3, s15
 80018fc:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001900:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001904:	ee17 2a90 	vmov	r2, s15
 8001908:	1d38      	adds	r0, r7, #4
 800190a:	9201      	str	r2, [sp, #4]
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	ee17 3a10 	vmov	r3, s14
 8001912:	4a16      	ldr	r2, [pc, #88]	@ (800196c <main+0x120>)
 8001914:	2140      	movs	r1, #64	@ 0x40
 8001916:	f00a fdaf 	bl	800c478 <sniprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*)txbuf, strlen(txbuf), HAL_MAX_DELAY);
 800191a:	1d3b      	adds	r3, r7, #4
 800191c:	4618      	mov	r0, r3
 800191e:	f7fe fca7 	bl	8000270 <strlen>
 8001922:	4603      	mov	r3, r0
 8001924:	b29a      	uxth	r2, r3
 8001926:	1d39      	adds	r1, r7, #4
 8001928:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800192c:	4810      	ldr	r0, [pc, #64]	@ (8001970 <main+0x124>)
 800192e:	f005 ffed 	bl	800790c <HAL_UART_Transmit>
	  HD44780_SetCursor(0,0);
 8001932:	2100      	movs	r1, #0
 8001934:	2000      	movs	r0, #0
 8001936:	f7ff fb67 	bl	8001008 <HD44780_SetCursor>
	  HD44780_PrintStr(lcd_buf0);
 800193a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fbd4 	bl	80010ec <HD44780_PrintStr>
	  HD44780_SetCursor(0,1);
 8001944:	2101      	movs	r1, #1
 8001946:	2000      	movs	r0, #0
 8001948:	f7ff fb5e 	bl	8001008 <HD44780_SetCursor>
	  HD44780_PrintStr(lcd_buf1);
 800194c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fbcb 	bl	80010ec <HD44780_PrintStr>
	  HAL_Delay(100);
 8001956:	2064      	movs	r0, #100	@ 0x64
 8001958:	f000 fdd0 	bl	80024fc <HAL_Delay>
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800195c:	f009 fdb2 	bl	800b4c4 <MX_USB_HOST_Process>
  {
 8001960:	bf00      	nop
 8001962:	e78d      	b.n	8001880 <main+0x34>
 8001964:	0800e760 	.word	0x0800e760
 8001968:	0800e76c 	.word	0x0800e76c
 800196c:	0800e778 	.word	0x0800e778
 8001970:	20000318 	.word	0x20000318

08001974 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b094      	sub	sp, #80	@ 0x50
 8001978:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800197a:	f107 0320 	add.w	r3, r7, #32
 800197e:	2230      	movs	r2, #48	@ 0x30
 8001980:	2100      	movs	r1, #0
 8001982:	4618      	mov	r0, r3
 8001984:	f00a fe7c 	bl	800c680 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001988:	f107 030c 	add.w	r3, r7, #12
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	605a      	str	r2, [r3, #4]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	60da      	str	r2, [r3, #12]
 8001996:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001998:	2300      	movs	r3, #0
 800199a:	60bb      	str	r3, [r7, #8]
 800199c:	4b28      	ldr	r3, [pc, #160]	@ (8001a40 <SystemClock_Config+0xcc>)
 800199e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a0:	4a27      	ldr	r2, [pc, #156]	@ (8001a40 <SystemClock_Config+0xcc>)
 80019a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80019a8:	4b25      	ldr	r3, [pc, #148]	@ (8001a40 <SystemClock_Config+0xcc>)
 80019aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019b4:	2300      	movs	r3, #0
 80019b6:	607b      	str	r3, [r7, #4]
 80019b8:	4b22      	ldr	r3, [pc, #136]	@ (8001a44 <SystemClock_Config+0xd0>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a21      	ldr	r2, [pc, #132]	@ (8001a44 <SystemClock_Config+0xd0>)
 80019be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019c2:	6013      	str	r3, [r2, #0]
 80019c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a44 <SystemClock_Config+0xd0>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019cc:	607b      	str	r3, [r7, #4]
 80019ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019d0:	2301      	movs	r3, #1
 80019d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019da:	2302      	movs	r3, #2
 80019dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019de:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019e4:	2308      	movs	r3, #8
 80019e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019e8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80019ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019ee:	2302      	movs	r3, #2
 80019f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80019f2:	2307      	movs	r3, #7
 80019f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019f6:	f107 0320 	add.w	r3, r7, #32
 80019fa:	4618      	mov	r0, r3
 80019fc:	f004 fab8 	bl	8005f70 <HAL_RCC_OscConfig>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001a06:	f000 fa35 	bl	8001e74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a0a:	230f      	movs	r3, #15
 8001a0c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a12:	2300      	movs	r3, #0
 8001a14:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a16:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001a1a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a20:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a22:	f107 030c 	add.w	r3, r7, #12
 8001a26:	2105      	movs	r1, #5
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f004 fd19 	bl	8006460 <HAL_RCC_ClockConfig>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001a34:	f000 fa1e 	bl	8001e74 <Error_Handler>
  }
}
 8001a38:	bf00      	nop
 8001a3a:	3750      	adds	r7, #80	@ 0x50
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40023800 	.word	0x40023800
 8001a44:	40007000 	.word	0x40007000

08001a48 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a4c:	4b12      	ldr	r3, [pc, #72]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a4e:	4a13      	ldr	r2, [pc, #76]	@ (8001a9c <MX_I2C1_Init+0x54>)
 8001a50:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a52:	4b11      	ldr	r3, [pc, #68]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a54:	4a12      	ldr	r2, [pc, #72]	@ (8001aa0 <MX_I2C1_Init+0x58>)
 8001a56:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a58:	4b0f      	ldr	r3, [pc, #60]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a64:	4b0c      	ldr	r3, [pc, #48]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a66:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a6a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a72:	4b09      	ldr	r3, [pc, #36]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a78:	4b07      	ldr	r3, [pc, #28]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a7e:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a84:	4804      	ldr	r0, [pc, #16]	@ (8001a98 <MX_I2C1_Init+0x50>)
 8001a86:	f003 f935 	bl	8004cf4 <HAL_I2C_Init>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a90:	f000 f9f0 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a94:	bf00      	nop
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20000234 	.word	0x20000234
 8001a9c:	40005400 	.word	0x40005400
 8001aa0:	000186a0 	.word	0x000186a0

08001aa4 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001aa8:	4b13      	ldr	r3, [pc, #76]	@ (8001af8 <MX_I2S3_Init+0x54>)
 8001aaa:	4a14      	ldr	r2, [pc, #80]	@ (8001afc <MX_I2S3_Init+0x58>)
 8001aac:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001aae:	4b12      	ldr	r3, [pc, #72]	@ (8001af8 <MX_I2S3_Init+0x54>)
 8001ab0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ab4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001ab6:	4b10      	ldr	r3, [pc, #64]	@ (8001af8 <MX_I2S3_Init+0x54>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001abc:	4b0e      	ldr	r3, [pc, #56]	@ (8001af8 <MX_I2S3_Init+0x54>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8001af8 <MX_I2S3_Init+0x54>)
 8001ac4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ac8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001aca:	4b0b      	ldr	r3, [pc, #44]	@ (8001af8 <MX_I2S3_Init+0x54>)
 8001acc:	4a0c      	ldr	r2, [pc, #48]	@ (8001b00 <MX_I2S3_Init+0x5c>)
 8001ace:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001ad0:	4b09      	ldr	r3, [pc, #36]	@ (8001af8 <MX_I2S3_Init+0x54>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001ad6:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <MX_I2S3_Init+0x54>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001adc:	4b06      	ldr	r3, [pc, #24]	@ (8001af8 <MX_I2S3_Init+0x54>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001ae2:	4805      	ldr	r0, [pc, #20]	@ (8001af8 <MX_I2S3_Init+0x54>)
 8001ae4:	f003 fda4 	bl	8005630 <HAL_I2S_Init>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001aee:	f000 f9c1 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	20000288 	.word	0x20000288
 8001afc:	40003c00 	.word	0x40003c00
 8001b00:	00017700 	.word	0x00017700

08001b04 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0a:	f107 0310 	add.w	r3, r7, #16
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b14:	463b      	mov	r3, r7
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	605a      	str	r2, [r3, #4]
 8001b1c:	609a      	str	r2, [r3, #8]
 8001b1e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b20:	4b2b      	ldr	r3, [pc, #172]	@ (8001bd0 <MX_TIM2_Init+0xcc>)
 8001b22:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001b28:	4b29      	ldr	r3, [pc, #164]	@ (8001bd0 <MX_TIM2_Init+0xcc>)
 8001b2a:	2253      	movs	r2, #83	@ 0x53
 8001b2c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2e:	4b28      	ldr	r3, [pc, #160]	@ (8001bd0 <MX_TIM2_Init+0xcc>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001b34:	4b26      	ldr	r3, [pc, #152]	@ (8001bd0 <MX_TIM2_Init+0xcc>)
 8001b36:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b3a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3c:	4b24      	ldr	r3, [pc, #144]	@ (8001bd0 <MX_TIM2_Init+0xcc>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b42:	4b23      	ldr	r3, [pc, #140]	@ (8001bd0 <MX_TIM2_Init+0xcc>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001b48:	4821      	ldr	r0, [pc, #132]	@ (8001bd0 <MX_TIM2_Init+0xcc>)
 8001b4a:	f004 ffeb 	bl	8006b24 <HAL_TIM_IC_Init>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001b54:	f000 f98e 	bl	8001e74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b60:	f107 0310 	add.w	r3, r7, #16
 8001b64:	4619      	mov	r1, r3
 8001b66:	481a      	ldr	r0, [pc, #104]	@ (8001bd0 <MX_TIM2_Init+0xcc>)
 8001b68:	f005 fdf0 	bl	800774c <HAL_TIMEx_MasterConfigSynchronization>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001b72:	f000 f97f 	bl	8001e74 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b76:	2300      	movs	r3, #0
 8001b78:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b82:	2300      	movs	r3, #0
 8001b84:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b86:	463b      	mov	r3, r7
 8001b88:	2200      	movs	r2, #0
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4810      	ldr	r0, [pc, #64]	@ (8001bd0 <MX_TIM2_Init+0xcc>)
 8001b8e:	f005 fadf 	bl	8007150 <HAL_TIM_IC_ConfigChannel>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001b98:	f000 f96c 	bl	8001e74 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001b9c:	463b      	mov	r3, r7
 8001b9e:	2204      	movs	r2, #4
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	480b      	ldr	r0, [pc, #44]	@ (8001bd0 <MX_TIM2_Init+0xcc>)
 8001ba4:	f005 fad4 	bl	8007150 <HAL_TIM_IC_ConfigChannel>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8001bae:	f000 f961 	bl	8001e74 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001bb2:	463b      	mov	r3, r7
 8001bb4:	2208      	movs	r2, #8
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	4805      	ldr	r0, [pc, #20]	@ (8001bd0 <MX_TIM2_Init+0xcc>)
 8001bba:	f005 fac9 	bl	8007150 <HAL_TIM_IC_ConfigChannel>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_TIM2_Init+0xc4>
  {
    Error_Handler();
 8001bc4:	f000 f956 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bc8:	bf00      	nop
 8001bca:	3718      	adds	r7, #24
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	200002d0 	.word	0x200002d0

08001bd4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bd8:	4b11      	ldr	r3, [pc, #68]	@ (8001c20 <MX_USART1_UART_Init+0x4c>)
 8001bda:	4a12      	ldr	r2, [pc, #72]	@ (8001c24 <MX_USART1_UART_Init+0x50>)
 8001bdc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001bde:	4b10      	ldr	r3, [pc, #64]	@ (8001c20 <MX_USART1_UART_Init+0x4c>)
 8001be0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001be4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001be6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c20 <MX_USART1_UART_Init+0x4c>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bec:	4b0c      	ldr	r3, [pc, #48]	@ (8001c20 <MX_USART1_UART_Init+0x4c>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8001c20 <MX_USART1_UART_Init+0x4c>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bf8:	4b09      	ldr	r3, [pc, #36]	@ (8001c20 <MX_USART1_UART_Init+0x4c>)
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bfe:	4b08      	ldr	r3, [pc, #32]	@ (8001c20 <MX_USART1_UART_Init+0x4c>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c04:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <MX_USART1_UART_Init+0x4c>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c0a:	4805      	ldr	r0, [pc, #20]	@ (8001c20 <MX_USART1_UART_Init+0x4c>)
 8001c0c:	f005 fe2e 	bl	800786c <HAL_UART_Init>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c16:	f000 f92d 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	20000318 	.word	0x20000318
 8001c24:	40011000 	.word	0x40011000

08001c28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08c      	sub	sp, #48	@ 0x30
 8001c2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c2e:	f107 031c 	add.w	r3, r7, #28
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	605a      	str	r2, [r3, #4]
 8001c38:	609a      	str	r2, [r3, #8]
 8001c3a:	60da      	str	r2, [r3, #12]
 8001c3c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61bb      	str	r3, [r7, #24]
 8001c42:	4b86      	ldr	r3, [pc, #536]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c46:	4a85      	ldr	r2, [pc, #532]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001c48:	f043 0310 	orr.w	r3, r3, #16
 8001c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c4e:	4b83      	ldr	r3, [pc, #524]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c52:	f003 0310 	and.w	r3, r3, #16
 8001c56:	61bb      	str	r3, [r7, #24]
 8001c58:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	617b      	str	r3, [r7, #20]
 8001c5e:	4b7f      	ldr	r3, [pc, #508]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c62:	4a7e      	ldr	r2, [pc, #504]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001c64:	f043 0304 	orr.w	r3, r3, #4
 8001c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c6a:	4b7c      	ldr	r3, [pc, #496]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	f003 0304 	and.w	r3, r3, #4
 8001c72:	617b      	str	r3, [r7, #20]
 8001c74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	613b      	str	r3, [r7, #16]
 8001c7a:	4b78      	ldr	r3, [pc, #480]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7e:	4a77      	ldr	r2, [pc, #476]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001c80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c86:	4b75      	ldr	r3, [pc, #468]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c8e:	613b      	str	r3, [r7, #16]
 8001c90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	4b71      	ldr	r3, [pc, #452]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9a:	4a70      	ldr	r2, [pc, #448]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001c9c:	f043 0301 	orr.w	r3, r3, #1
 8001ca0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca2:	4b6e      	ldr	r3, [pc, #440]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	4b6a      	ldr	r3, [pc, #424]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	4a69      	ldr	r2, [pc, #420]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001cb8:	f043 0302 	orr.w	r3, r3, #2
 8001cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cbe:	4b67      	ldr	r3, [pc, #412]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	60bb      	str	r3, [r7, #8]
 8001cc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	607b      	str	r3, [r7, #4]
 8001cce:	4b63      	ldr	r3, [pc, #396]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	4a62      	ldr	r2, [pc, #392]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001cd4:	f043 0308 	orr.w	r3, r3, #8
 8001cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cda:	4b60      	ldr	r3, [pc, #384]	@ (8001e5c <MX_GPIO_Init+0x234>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	f003 0308 	and.w	r3, r3, #8
 8001ce2:	607b      	str	r3, [r7, #4]
 8001ce4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	2108      	movs	r1, #8
 8001cea:	485d      	ldr	r0, [pc, #372]	@ (8001e60 <MX_GPIO_Init+0x238>)
 8001cec:	f000 fed8 	bl	8002aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	485b      	ldr	r0, [pc, #364]	@ (8001e64 <MX_GPIO_Init+0x23c>)
 8001cf6:	f000 fed3 	bl	8002aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	21c0      	movs	r1, #192	@ 0xc0
 8001cfe:	485a      	ldr	r0, [pc, #360]	@ (8001e68 <MX_GPIO_Init+0x240>)
 8001d00:	f000 fece 	bl	8002aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001d04:	2200      	movs	r2, #0
 8001d06:	2101      	movs	r1, #1
 8001d08:	4858      	ldr	r0, [pc, #352]	@ (8001e6c <MX_GPIO_Init+0x244>)
 8001d0a:	f000 fec9 	bl	8002aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001d14:	4856      	ldr	r0, [pc, #344]	@ (8001e70 <MX_GPIO_Init+0x248>)
 8001d16:	f000 fec3 	bl	8002aa0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001d1a:	2308      	movs	r3, #8
 8001d1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d22:	2300      	movs	r3, #0
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d26:	2300      	movs	r3, #0
 8001d28:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001d2a:	f107 031c 	add.w	r3, r7, #28
 8001d2e:	4619      	mov	r1, r3
 8001d30:	484b      	ldr	r0, [pc, #300]	@ (8001e60 <MX_GPIO_Init+0x238>)
 8001d32:	f000 fd19 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001d36:	2301      	movs	r3, #1
 8001d38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d42:	2300      	movs	r3, #0
 8001d44:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001d46:	f107 031c 	add.w	r3, r7, #28
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4845      	ldr	r0, [pc, #276]	@ (8001e64 <MX_GPIO_Init+0x23c>)
 8001d4e:	f000 fd0b 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001d52:	2308      	movs	r3, #8
 8001d54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d56:	2302      	movs	r3, #2
 8001d58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d62:	2305      	movs	r3, #5
 8001d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001d66:	f107 031c 	add.w	r3, r7, #28
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	483d      	ldr	r0, [pc, #244]	@ (8001e64 <MX_GPIO_Init+0x23c>)
 8001d6e:	f000 fcfb 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_SCK_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin;
 8001d72:	2320      	movs	r3, #32
 8001d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d76:	2302      	movs	r3, #2
 8001d78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d82:	2305      	movs	r3, #5
 8001d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(SPI1_SCK_GPIO_Port, &GPIO_InitStruct);
 8001d86:	f107 031c 	add.w	r3, r7, #28
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4836      	ldr	r0, [pc, #216]	@ (8001e68 <MX_GPIO_Init+0x240>)
 8001d8e:	f000 fceb 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d92:	23c0      	movs	r3, #192	@ 0xc0
 8001d94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d96:	2301      	movs	r3, #1
 8001d98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da2:	f107 031c 	add.w	r3, r7, #28
 8001da6:	4619      	mov	r1, r3
 8001da8:	482f      	ldr	r0, [pc, #188]	@ (8001e68 <MX_GPIO_Init+0x240>)
 8001daa:	f000 fcdd 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001dae:	2301      	movs	r3, #1
 8001db0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db2:	2301      	movs	r3, #1
 8001db4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db6:	2300      	movs	r3, #0
 8001db8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dbe:	f107 031c 	add.w	r3, r7, #28
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4829      	ldr	r0, [pc, #164]	@ (8001e6c <MX_GPIO_Init+0x244>)
 8001dc6:	f000 fccf 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001dca:	2304      	movs	r3, #4
 8001dcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001dd6:	f107 031c 	add.w	r3, r7, #28
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4823      	ldr	r0, [pc, #140]	@ (8001e6c <MX_GPIO_Init+0x244>)
 8001dde:	f000 fcc3 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001de2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001de6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de8:	2302      	movs	r3, #2
 8001dea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df0:	2300      	movs	r3, #0
 8001df2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001df4:	2305      	movs	r3, #5
 8001df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001df8:	f107 031c 	add.w	r3, r7, #28
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	481b      	ldr	r0, [pc, #108]	@ (8001e6c <MX_GPIO_Init+0x244>)
 8001e00:	f000 fcb2 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001e04:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001e08:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e12:	2300      	movs	r3, #0
 8001e14:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e16:	f107 031c 	add.w	r3, r7, #28
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4814      	ldr	r0, [pc, #80]	@ (8001e70 <MX_GPIO_Init+0x248>)
 8001e1e:	f000 fca3 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001e22:	2320      	movs	r3, #32
 8001e24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e26:	2300      	movs	r3, #0
 8001e28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001e2e:	f107 031c 	add.w	r3, r7, #28
 8001e32:	4619      	mov	r1, r3
 8001e34:	480e      	ldr	r0, [pc, #56]	@ (8001e70 <MX_GPIO_Init+0x248>)
 8001e36:	f000 fc97 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001e3e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001e42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001e48:	f107 031c 	add.w	r3, r7, #28
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4804      	ldr	r0, [pc, #16]	@ (8001e60 <MX_GPIO_Init+0x238>)
 8001e50:	f000 fc8a 	bl	8002768 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001e54:	bf00      	nop
 8001e56:	3730      	adds	r7, #48	@ 0x30
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40023800 	.word	0x40023800
 8001e60:	40021000 	.word	0x40021000
 8001e64:	40020800 	.word	0x40020800
 8001e68:	40020000 	.word	0x40020000
 8001e6c:	40020400 	.word	0x40020400
 8001e70:	40020c00 	.word	0x40020c00

08001e74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e78:	b672      	cpsid	i
}
 8001e7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <Error_Handler+0x8>

08001e80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	607b      	str	r3, [r7, #4]
 8001e8a:	4b10      	ldr	r3, [pc, #64]	@ (8001ecc <HAL_MspInit+0x4c>)
 8001e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e8e:	4a0f      	ldr	r2, [pc, #60]	@ (8001ecc <HAL_MspInit+0x4c>)
 8001e90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e96:	4b0d      	ldr	r3, [pc, #52]	@ (8001ecc <HAL_MspInit+0x4c>)
 8001e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e9e:	607b      	str	r3, [r7, #4]
 8001ea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	603b      	str	r3, [r7, #0]
 8001ea6:	4b09      	ldr	r3, [pc, #36]	@ (8001ecc <HAL_MspInit+0x4c>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eaa:	4a08      	ldr	r2, [pc, #32]	@ (8001ecc <HAL_MspInit+0x4c>)
 8001eac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eb2:	4b06      	ldr	r3, [pc, #24]	@ (8001ecc <HAL_MspInit+0x4c>)
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eba:	603b      	str	r3, [r7, #0]
 8001ebc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ebe:	2007      	movs	r0, #7
 8001ec0:	f000 fc10 	bl	80026e4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40023800 	.word	0x40023800

08001ed0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08a      	sub	sp, #40	@ 0x28
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed8:	f107 0314 	add.w	r3, r7, #20
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a19      	ldr	r2, [pc, #100]	@ (8001f54 <HAL_I2C_MspInit+0x84>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d12c      	bne.n	8001f4c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	613b      	str	r3, [r7, #16]
 8001ef6:	4b18      	ldr	r3, [pc, #96]	@ (8001f58 <HAL_I2C_MspInit+0x88>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efa:	4a17      	ldr	r2, [pc, #92]	@ (8001f58 <HAL_I2C_MspInit+0x88>)
 8001efc:	f043 0302 	orr.w	r3, r3, #2
 8001f00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f02:	4b15      	ldr	r3, [pc, #84]	@ (8001f58 <HAL_I2C_MspInit+0x88>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	613b      	str	r3, [r7, #16]
 8001f0c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001f0e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f14:	2312      	movs	r3, #18
 8001f16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f20:	2304      	movs	r3, #4
 8001f22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f24:	f107 0314 	add.w	r3, r7, #20
 8001f28:	4619      	mov	r1, r3
 8001f2a:	480c      	ldr	r0, [pc, #48]	@ (8001f5c <HAL_I2C_MspInit+0x8c>)
 8001f2c:	f000 fc1c 	bl	8002768 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f30:	2300      	movs	r3, #0
 8001f32:	60fb      	str	r3, [r7, #12]
 8001f34:	4b08      	ldr	r3, [pc, #32]	@ (8001f58 <HAL_I2C_MspInit+0x88>)
 8001f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f38:	4a07      	ldr	r2, [pc, #28]	@ (8001f58 <HAL_I2C_MspInit+0x88>)
 8001f3a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f40:	4b05      	ldr	r3, [pc, #20]	@ (8001f58 <HAL_I2C_MspInit+0x88>)
 8001f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f48:	60fb      	str	r3, [r7, #12]
 8001f4a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f4c:	bf00      	nop
 8001f4e:	3728      	adds	r7, #40	@ 0x28
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40005400 	.word	0x40005400
 8001f58:	40023800 	.word	0x40023800
 8001f5c:	40020400 	.word	0x40020400

08001f60 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b08e      	sub	sp, #56	@ 0x38
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	605a      	str	r2, [r3, #4]
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	60da      	str	r2, [r3, #12]
 8001f76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f78:	f107 0314 	add.w	r3, r7, #20
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a31      	ldr	r2, [pc, #196]	@ (8002050 <HAL_I2S_MspInit+0xf0>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d15a      	bne.n	8002046 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001f90:	2301      	movs	r3, #1
 8001f92:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001f94:	23c0      	movs	r3, #192	@ 0xc0
 8001f96:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001f98:	2302      	movs	r3, #2
 8001f9a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f004 fc7d 	bl	80068a0 <HAL_RCCEx_PeriphCLKConfig>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001fac:	f7ff ff62 	bl	8001e74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	4b27      	ldr	r3, [pc, #156]	@ (8002054 <HAL_I2S_MspInit+0xf4>)
 8001fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb8:	4a26      	ldr	r2, [pc, #152]	@ (8002054 <HAL_I2S_MspInit+0xf4>)
 8001fba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001fbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fc0:	4b24      	ldr	r3, [pc, #144]	@ (8002054 <HAL_I2S_MspInit+0xf4>)
 8001fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fc8:	613b      	str	r3, [r7, #16]
 8001fca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	4b20      	ldr	r3, [pc, #128]	@ (8002054 <HAL_I2S_MspInit+0xf4>)
 8001fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd4:	4a1f      	ldr	r2, [pc, #124]	@ (8002054 <HAL_I2S_MspInit+0xf4>)
 8001fd6:	f043 0301 	orr.w	r3, r3, #1
 8001fda:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fdc:	4b1d      	ldr	r3, [pc, #116]	@ (8002054 <HAL_I2S_MspInit+0xf4>)
 8001fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe0:	f003 0301 	and.w	r3, r3, #1
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60bb      	str	r3, [r7, #8]
 8001fec:	4b19      	ldr	r3, [pc, #100]	@ (8002054 <HAL_I2S_MspInit+0xf4>)
 8001fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff0:	4a18      	ldr	r2, [pc, #96]	@ (8002054 <HAL_I2S_MspInit+0xf4>)
 8001ff2:	f043 0304 	orr.w	r3, r3, #4
 8001ff6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ff8:	4b16      	ldr	r3, [pc, #88]	@ (8002054 <HAL_I2S_MspInit+0xf4>)
 8001ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffc:	f003 0304 	and.w	r3, r3, #4
 8002000:	60bb      	str	r3, [r7, #8]
 8002002:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002004:	2310      	movs	r3, #16
 8002006:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002008:	2302      	movs	r3, #2
 800200a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200c:	2300      	movs	r3, #0
 800200e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002010:	2300      	movs	r3, #0
 8002012:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002014:	2306      	movs	r3, #6
 8002016:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8002018:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800201c:	4619      	mov	r1, r3
 800201e:	480e      	ldr	r0, [pc, #56]	@ (8002058 <HAL_I2S_MspInit+0xf8>)
 8002020:	f000 fba2 	bl	8002768 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002024:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8002028:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202a:	2302      	movs	r3, #2
 800202c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002032:	2300      	movs	r3, #0
 8002034:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002036:	2306      	movs	r3, #6
 8002038:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800203a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800203e:	4619      	mov	r1, r3
 8002040:	4806      	ldr	r0, [pc, #24]	@ (800205c <HAL_I2S_MspInit+0xfc>)
 8002042:	f000 fb91 	bl	8002768 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002046:	bf00      	nop
 8002048:	3738      	adds	r7, #56	@ 0x38
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40003c00 	.word	0x40003c00
 8002054:	40023800 	.word	0x40023800
 8002058:	40020000 	.word	0x40020000
 800205c:	40020800 	.word	0x40020800

08002060 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b08a      	sub	sp, #40	@ 0x28
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002080:	d133      	bne.n	80020ea <HAL_TIM_IC_MspInit+0x8a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	613b      	str	r3, [r7, #16]
 8002086:	4b1b      	ldr	r3, [pc, #108]	@ (80020f4 <HAL_TIM_IC_MspInit+0x94>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	4a1a      	ldr	r2, [pc, #104]	@ (80020f4 <HAL_TIM_IC_MspInit+0x94>)
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	6413      	str	r3, [r2, #64]	@ 0x40
 8002092:	4b18      	ldr	r3, [pc, #96]	@ (80020f4 <HAL_TIM_IC_MspInit+0x94>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	613b      	str	r3, [r7, #16]
 800209c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	4b14      	ldr	r3, [pc, #80]	@ (80020f4 <HAL_TIM_IC_MspInit+0x94>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	4a13      	ldr	r2, [pc, #76]	@ (80020f4 <HAL_TIM_IC_MspInit+0x94>)
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ae:	4b11      	ldr	r3, [pc, #68]	@ (80020f4 <HAL_TIM_IC_MspInit+0x94>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80020ba:	2307      	movs	r3, #7
 80020bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020be:	2302      	movs	r3, #2
 80020c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	2300      	movs	r3, #0
 80020c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c6:	2300      	movs	r3, #0
 80020c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020ca:	2301      	movs	r3, #1
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ce:	f107 0314 	add.w	r3, r7, #20
 80020d2:	4619      	mov	r1, r3
 80020d4:	4808      	ldr	r0, [pc, #32]	@ (80020f8 <HAL_TIM_IC_MspInit+0x98>)
 80020d6:	f000 fb47 	bl	8002768 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80020da:	2200      	movs	r2, #0
 80020dc:	2100      	movs	r1, #0
 80020de:	201c      	movs	r0, #28
 80020e0:	f000 fb0b 	bl	80026fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80020e4:	201c      	movs	r0, #28
 80020e6:	f000 fb24 	bl	8002732 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80020ea:	bf00      	nop
 80020ec:	3728      	adds	r7, #40	@ 0x28
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40023800 	.word	0x40023800
 80020f8:	40020000 	.word	0x40020000

080020fc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b08a      	sub	sp, #40	@ 0x28
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002104:	f107 0314 	add.w	r3, r7, #20
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
 800210e:	609a      	str	r2, [r3, #8]
 8002110:	60da      	str	r2, [r3, #12]
 8002112:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a19      	ldr	r2, [pc, #100]	@ (8002180 <HAL_UART_MspInit+0x84>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d12b      	bne.n	8002176 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800211e:	2300      	movs	r3, #0
 8002120:	613b      	str	r3, [r7, #16]
 8002122:	4b18      	ldr	r3, [pc, #96]	@ (8002184 <HAL_UART_MspInit+0x88>)
 8002124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002126:	4a17      	ldr	r2, [pc, #92]	@ (8002184 <HAL_UART_MspInit+0x88>)
 8002128:	f043 0310 	orr.w	r3, r3, #16
 800212c:	6453      	str	r3, [r2, #68]	@ 0x44
 800212e:	4b15      	ldr	r3, [pc, #84]	@ (8002184 <HAL_UART_MspInit+0x88>)
 8002130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002132:	f003 0310 	and.w	r3, r3, #16
 8002136:	613b      	str	r3, [r7, #16]
 8002138:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	4b11      	ldr	r3, [pc, #68]	@ (8002184 <HAL_UART_MspInit+0x88>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002142:	4a10      	ldr	r2, [pc, #64]	@ (8002184 <HAL_UART_MspInit+0x88>)
 8002144:	f043 0302 	orr.w	r3, r3, #2
 8002148:	6313      	str	r3, [r2, #48]	@ 0x30
 800214a:	4b0e      	ldr	r3, [pc, #56]	@ (8002184 <HAL_UART_MspInit+0x88>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002156:	23c0      	movs	r3, #192	@ 0xc0
 8002158:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215a:	2302      	movs	r3, #2
 800215c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215e:	2300      	movs	r3, #0
 8002160:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002162:	2303      	movs	r3, #3
 8002164:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002166:	2307      	movs	r3, #7
 8002168:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800216a:	f107 0314 	add.w	r3, r7, #20
 800216e:	4619      	mov	r1, r3
 8002170:	4805      	ldr	r0, [pc, #20]	@ (8002188 <HAL_UART_MspInit+0x8c>)
 8002172:	f000 faf9 	bl	8002768 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002176:	bf00      	nop
 8002178:	3728      	adds	r7, #40	@ 0x28
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40011000 	.word	0x40011000
 8002184:	40023800 	.word	0x40023800
 8002188:	40020400 	.word	0x40020400

0800218c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002190:	bf00      	nop
 8002192:	e7fd      	b.n	8002190 <NMI_Handler+0x4>

08002194 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <HardFault_Handler+0x4>

0800219c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021a0:	bf00      	nop
 80021a2:	e7fd      	b.n	80021a0 <MemManage_Handler+0x4>

080021a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021a8:	bf00      	nop
 80021aa:	e7fd      	b.n	80021a8 <BusFault_Handler+0x4>

080021ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021b0:	bf00      	nop
 80021b2:	e7fd      	b.n	80021b0 <UsageFault_Handler+0x4>

080021b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021b8:	bf00      	nop
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr

080021c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr

080021de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021e2:	f000 f96b 	bl	80024bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021e6:	bf00      	nop
 80021e8:	bd80      	pop	{r7, pc}
	...

080021ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80021f0:	4802      	ldr	r0, [pc, #8]	@ (80021fc <TIM2_IRQHandler+0x10>)
 80021f2:	f004 febd 	bl	8006f70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80021f6:	bf00      	nop
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	200002d0 	.word	0x200002d0

08002200 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002204:	4802      	ldr	r0, [pc, #8]	@ (8002210 <OTG_FS_IRQHandler+0x10>)
 8002206:	f000 ff21 	bl	800304c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	20000790 	.word	0x20000790

08002214 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  return 1;
 8002218:	2301      	movs	r3, #1
}
 800221a:	4618      	mov	r0, r3
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <_kill>:

int _kill(int pid, int sig)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800222e:	f00a fa3f 	bl	800c6b0 <__errno>
 8002232:	4603      	mov	r3, r0
 8002234:	2216      	movs	r2, #22
 8002236:	601a      	str	r2, [r3, #0]
  return -1;
 8002238:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800223c:	4618      	mov	r0, r3
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <_exit>:

void _exit (int status)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800224c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f7ff ffe7 	bl	8002224 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002256:	bf00      	nop
 8002258:	e7fd      	b.n	8002256 <_exit+0x12>

0800225a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	b086      	sub	sp, #24
 800225e:	af00      	add	r7, sp, #0
 8002260:	60f8      	str	r0, [r7, #12]
 8002262:	60b9      	str	r1, [r7, #8]
 8002264:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002266:	2300      	movs	r3, #0
 8002268:	617b      	str	r3, [r7, #20]
 800226a:	e00a      	b.n	8002282 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800226c:	f3af 8000 	nop.w
 8002270:	4601      	mov	r1, r0
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	1c5a      	adds	r2, r3, #1
 8002276:	60ba      	str	r2, [r7, #8]
 8002278:	b2ca      	uxtb	r2, r1
 800227a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	3301      	adds	r3, #1
 8002280:	617b      	str	r3, [r7, #20]
 8002282:	697a      	ldr	r2, [r7, #20]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	429a      	cmp	r2, r3
 8002288:	dbf0      	blt.n	800226c <_read+0x12>
  }

  return len;
 800228a:	687b      	ldr	r3, [r7, #4]
}
 800228c:	4618      	mov	r0, r3
 800228e:	3718      	adds	r7, #24
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a0:	2300      	movs	r3, #0
 80022a2:	617b      	str	r3, [r7, #20]
 80022a4:	e009      	b.n	80022ba <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	1c5a      	adds	r2, r3, #1
 80022aa:	60ba      	str	r2, [r7, #8]
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	3301      	adds	r3, #1
 80022b8:	617b      	str	r3, [r7, #20]
 80022ba:	697a      	ldr	r2, [r7, #20]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	429a      	cmp	r2, r3
 80022c0:	dbf1      	blt.n	80022a6 <_write+0x12>
  }
  return len;
 80022c2:	687b      	ldr	r3, [r7, #4]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <_close>:

int _close(int file)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80022d8:	4618      	mov	r0, r3
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022f4:	605a      	str	r2, [r3, #4]
  return 0;
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <_isatty>:

int _isatty(int file)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800230c:	2301      	movs	r3, #1
}
 800230e:	4618      	mov	r0, r3
 8002310:	370c      	adds	r7, #12
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr

0800231a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800231a:	b480      	push	{r7}
 800231c:	b085      	sub	sp, #20
 800231e:	af00      	add	r7, sp, #0
 8002320:	60f8      	str	r0, [r7, #12]
 8002322:	60b9      	str	r1, [r7, #8]
 8002324:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002326:	2300      	movs	r3, #0
}
 8002328:	4618      	mov	r0, r3
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b086      	sub	sp, #24
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800233c:	4a14      	ldr	r2, [pc, #80]	@ (8002390 <_sbrk+0x5c>)
 800233e:	4b15      	ldr	r3, [pc, #84]	@ (8002394 <_sbrk+0x60>)
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002348:	4b13      	ldr	r3, [pc, #76]	@ (8002398 <_sbrk+0x64>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d102      	bne.n	8002356 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002350:	4b11      	ldr	r3, [pc, #68]	@ (8002398 <_sbrk+0x64>)
 8002352:	4a12      	ldr	r2, [pc, #72]	@ (800239c <_sbrk+0x68>)
 8002354:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002356:	4b10      	ldr	r3, [pc, #64]	@ (8002398 <_sbrk+0x64>)
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4413      	add	r3, r2
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	429a      	cmp	r2, r3
 8002362:	d207      	bcs.n	8002374 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002364:	f00a f9a4 	bl	800c6b0 <__errno>
 8002368:	4603      	mov	r3, r0
 800236a:	220c      	movs	r2, #12
 800236c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800236e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002372:	e009      	b.n	8002388 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002374:	4b08      	ldr	r3, [pc, #32]	@ (8002398 <_sbrk+0x64>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800237a:	4b07      	ldr	r3, [pc, #28]	@ (8002398 <_sbrk+0x64>)
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4413      	add	r3, r2
 8002382:	4a05      	ldr	r2, [pc, #20]	@ (8002398 <_sbrk+0x64>)
 8002384:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002386:	68fb      	ldr	r3, [r7, #12]
}
 8002388:	4618      	mov	r0, r3
 800238a:	3718      	adds	r7, #24
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	20020000 	.word	0x20020000
 8002394:	00000400 	.word	0x00000400
 8002398:	200003ac 	.word	0x200003ac
 800239c:	20000cc0 	.word	0x20000cc0

080023a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023a4:	4b06      	ldr	r3, [pc, #24]	@ (80023c0 <SystemInit+0x20>)
 80023a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023aa:	4a05      	ldr	r2, [pc, #20]	@ (80023c0 <SystemInit+0x20>)
 80023ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023b4:	bf00      	nop
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	e000ed00 	.word	0xe000ed00

080023c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80023c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023fc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80023c8:	f7ff ffea 	bl	80023a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023cc:	480c      	ldr	r0, [pc, #48]	@ (8002400 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023ce:	490d      	ldr	r1, [pc, #52]	@ (8002404 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002408 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023d4:	e002      	b.n	80023dc <LoopCopyDataInit>

080023d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023da:	3304      	adds	r3, #4

080023dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023e0:	d3f9      	bcc.n	80023d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023e2:	4a0a      	ldr	r2, [pc, #40]	@ (800240c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002410 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023e8:	e001      	b.n	80023ee <LoopFillZerobss>

080023ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023ec:	3204      	adds	r2, #4

080023ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023f0:	d3fb      	bcc.n	80023ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023f2:	f00a f963 	bl	800c6bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023f6:	f7ff fa29 	bl	800184c <main>
  bx  lr    
 80023fa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80023fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002400:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002404:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8002408:	0800eb3c 	.word	0x0800eb3c
  ldr r2, =_sbss
 800240c:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8002410:	20000cbc 	.word	0x20000cbc

08002414 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002414:	e7fe      	b.n	8002414 <ADC_IRQHandler>
	...

08002418 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800241c:	4b0e      	ldr	r3, [pc, #56]	@ (8002458 <HAL_Init+0x40>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a0d      	ldr	r2, [pc, #52]	@ (8002458 <HAL_Init+0x40>)
 8002422:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002426:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002428:	4b0b      	ldr	r3, [pc, #44]	@ (8002458 <HAL_Init+0x40>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a0a      	ldr	r2, [pc, #40]	@ (8002458 <HAL_Init+0x40>)
 800242e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002432:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002434:	4b08      	ldr	r3, [pc, #32]	@ (8002458 <HAL_Init+0x40>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a07      	ldr	r2, [pc, #28]	@ (8002458 <HAL_Init+0x40>)
 800243a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800243e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002440:	2003      	movs	r0, #3
 8002442:	f000 f94f 	bl	80026e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002446:	2000      	movs	r0, #0
 8002448:	f000 f808 	bl	800245c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800244c:	f7ff fd18 	bl	8001e80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40023c00 	.word	0x40023c00

0800245c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002464:	4b12      	ldr	r3, [pc, #72]	@ (80024b0 <HAL_InitTick+0x54>)
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	4b12      	ldr	r3, [pc, #72]	@ (80024b4 <HAL_InitTick+0x58>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	4619      	mov	r1, r3
 800246e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002472:	fbb3 f3f1 	udiv	r3, r3, r1
 8002476:	fbb2 f3f3 	udiv	r3, r2, r3
 800247a:	4618      	mov	r0, r3
 800247c:	f000 f967 	bl	800274e <HAL_SYSTICK_Config>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e00e      	b.n	80024a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2b0f      	cmp	r3, #15
 800248e:	d80a      	bhi.n	80024a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002490:	2200      	movs	r2, #0
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002498:	f000 f92f 	bl	80026fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800249c:	4a06      	ldr	r2, [pc, #24]	@ (80024b8 <HAL_InitTick+0x5c>)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024a2:	2300      	movs	r3, #0
 80024a4:	e000      	b.n	80024a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3708      	adds	r7, #8
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	2000001c 	.word	0x2000001c
 80024b4:	20000024 	.word	0x20000024
 80024b8:	20000020 	.word	0x20000020

080024bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024c0:	4b06      	ldr	r3, [pc, #24]	@ (80024dc <HAL_IncTick+0x20>)
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	461a      	mov	r2, r3
 80024c6:	4b06      	ldr	r3, [pc, #24]	@ (80024e0 <HAL_IncTick+0x24>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4413      	add	r3, r2
 80024cc:	4a04      	ldr	r2, [pc, #16]	@ (80024e0 <HAL_IncTick+0x24>)
 80024ce:	6013      	str	r3, [r2, #0]
}
 80024d0:	bf00      	nop
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	20000024 	.word	0x20000024
 80024e0:	200003b0 	.word	0x200003b0

080024e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  return uwTick;
 80024e8:	4b03      	ldr	r3, [pc, #12]	@ (80024f8 <HAL_GetTick+0x14>)
 80024ea:	681b      	ldr	r3, [r3, #0]
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	200003b0 	.word	0x200003b0

080024fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002504:	f7ff ffee 	bl	80024e4 <HAL_GetTick>
 8002508:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002514:	d005      	beq.n	8002522 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002516:	4b0a      	ldr	r3, [pc, #40]	@ (8002540 <HAL_Delay+0x44>)
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	461a      	mov	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	4413      	add	r3, r2
 8002520:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002522:	bf00      	nop
 8002524:	f7ff ffde 	bl	80024e4 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	68fa      	ldr	r2, [r7, #12]
 8002530:	429a      	cmp	r2, r3
 8002532:	d8f7      	bhi.n	8002524 <HAL_Delay+0x28>
  {
  }
}
 8002534:	bf00      	nop
 8002536:	bf00      	nop
 8002538:	3710      	adds	r7, #16
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000024 	.word	0x20000024

08002544 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002554:	4b0c      	ldr	r3, [pc, #48]	@ (8002588 <__NVIC_SetPriorityGrouping+0x44>)
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800255a:	68ba      	ldr	r2, [r7, #8]
 800255c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002560:	4013      	ands	r3, r2
 8002562:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800256c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002570:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002574:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002576:	4a04      	ldr	r2, [pc, #16]	@ (8002588 <__NVIC_SetPriorityGrouping+0x44>)
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	60d3      	str	r3, [r2, #12]
}
 800257c:	bf00      	nop
 800257e:	3714      	adds	r7, #20
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr
 8002588:	e000ed00 	.word	0xe000ed00

0800258c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002590:	4b04      	ldr	r3, [pc, #16]	@ (80025a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	0a1b      	lsrs	r3, r3, #8
 8002596:	f003 0307 	and.w	r3, r3, #7
}
 800259a:	4618      	mov	r0, r3
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	e000ed00 	.word	0xe000ed00

080025a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	db0b      	blt.n	80025d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ba:	79fb      	ldrb	r3, [r7, #7]
 80025bc:	f003 021f 	and.w	r2, r3, #31
 80025c0:	4907      	ldr	r1, [pc, #28]	@ (80025e0 <__NVIC_EnableIRQ+0x38>)
 80025c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c6:	095b      	lsrs	r3, r3, #5
 80025c8:	2001      	movs	r0, #1
 80025ca:	fa00 f202 	lsl.w	r2, r0, r2
 80025ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	e000e100 	.word	0xe000e100

080025e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	6039      	str	r1, [r7, #0]
 80025ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	db0a      	blt.n	800260e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	490c      	ldr	r1, [pc, #48]	@ (8002630 <__NVIC_SetPriority+0x4c>)
 80025fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002602:	0112      	lsls	r2, r2, #4
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	440b      	add	r3, r1
 8002608:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800260c:	e00a      	b.n	8002624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	b2da      	uxtb	r2, r3
 8002612:	4908      	ldr	r1, [pc, #32]	@ (8002634 <__NVIC_SetPriority+0x50>)
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	3b04      	subs	r3, #4
 800261c:	0112      	lsls	r2, r2, #4
 800261e:	b2d2      	uxtb	r2, r2
 8002620:	440b      	add	r3, r1
 8002622:	761a      	strb	r2, [r3, #24]
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000e100 	.word	0xe000e100
 8002634:	e000ed00 	.word	0xe000ed00

08002638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002638:	b480      	push	{r7}
 800263a:	b089      	sub	sp, #36	@ 0x24
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f003 0307 	and.w	r3, r3, #7
 800264a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	f1c3 0307 	rsb	r3, r3, #7
 8002652:	2b04      	cmp	r3, #4
 8002654:	bf28      	it	cs
 8002656:	2304      	movcs	r3, #4
 8002658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	3304      	adds	r3, #4
 800265e:	2b06      	cmp	r3, #6
 8002660:	d902      	bls.n	8002668 <NVIC_EncodePriority+0x30>
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	3b03      	subs	r3, #3
 8002666:	e000      	b.n	800266a <NVIC_EncodePriority+0x32>
 8002668:	2300      	movs	r3, #0
 800266a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800266c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	43da      	mvns	r2, r3
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	401a      	ands	r2, r3
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002680:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	fa01 f303 	lsl.w	r3, r1, r3
 800268a:	43d9      	mvns	r1, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002690:	4313      	orrs	r3, r2
         );
}
 8002692:	4618      	mov	r0, r3
 8002694:	3724      	adds	r7, #36	@ 0x24
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
	...

080026a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026b0:	d301      	bcc.n	80026b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026b2:	2301      	movs	r3, #1
 80026b4:	e00f      	b.n	80026d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026b6:	4a0a      	ldr	r2, [pc, #40]	@ (80026e0 <SysTick_Config+0x40>)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026be:	210f      	movs	r1, #15
 80026c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80026c4:	f7ff ff8e 	bl	80025e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026c8:	4b05      	ldr	r3, [pc, #20]	@ (80026e0 <SysTick_Config+0x40>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ce:	4b04      	ldr	r3, [pc, #16]	@ (80026e0 <SysTick_Config+0x40>)
 80026d0:	2207      	movs	r2, #7
 80026d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	e000e010 	.word	0xe000e010

080026e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7ff ff29 	bl	8002544 <__NVIC_SetPriorityGrouping>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b086      	sub	sp, #24
 80026fe:	af00      	add	r7, sp, #0
 8002700:	4603      	mov	r3, r0
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	607a      	str	r2, [r7, #4]
 8002706:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800270c:	f7ff ff3e 	bl	800258c <__NVIC_GetPriorityGrouping>
 8002710:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	68b9      	ldr	r1, [r7, #8]
 8002716:	6978      	ldr	r0, [r7, #20]
 8002718:	f7ff ff8e 	bl	8002638 <NVIC_EncodePriority>
 800271c:	4602      	mov	r2, r0
 800271e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002722:	4611      	mov	r1, r2
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff ff5d 	bl	80025e4 <__NVIC_SetPriority>
}
 800272a:	bf00      	nop
 800272c:	3718      	adds	r7, #24
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	4603      	mov	r3, r0
 800273a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800273c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff ff31 	bl	80025a8 <__NVIC_EnableIRQ>
}
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b082      	sub	sp, #8
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7ff ffa2 	bl	80026a0 <SysTick_Config>
 800275c:	4603      	mov	r3, r0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
	...

08002768 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002768:	b480      	push	{r7}
 800276a:	b089      	sub	sp, #36	@ 0x24
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002772:	2300      	movs	r3, #0
 8002774:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002776:	2300      	movs	r3, #0
 8002778:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800277a:	2300      	movs	r3, #0
 800277c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800277e:	2300      	movs	r3, #0
 8002780:	61fb      	str	r3, [r7, #28]
 8002782:	e16b      	b.n	8002a5c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002784:	2201      	movs	r2, #1
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	4013      	ands	r3, r2
 8002796:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002798:	693a      	ldr	r2, [r7, #16]
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	429a      	cmp	r2, r3
 800279e:	f040 815a 	bne.w	8002a56 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f003 0303 	and.w	r3, r3, #3
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d005      	beq.n	80027ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d130      	bne.n	800281c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	2203      	movs	r2, #3
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	43db      	mvns	r3, r3
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	4013      	ands	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	68da      	ldr	r2, [r3, #12]
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	fa02 f303 	lsl.w	r3, r2, r3
 80027de:	69ba      	ldr	r2, [r7, #24]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027f0:	2201      	movs	r2, #1
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	43db      	mvns	r3, r3
 80027fa:	69ba      	ldr	r2, [r7, #24]
 80027fc:	4013      	ands	r3, r2
 80027fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	091b      	lsrs	r3, r3, #4
 8002806:	f003 0201 	and.w	r2, r3, #1
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	4313      	orrs	r3, r2
 8002814:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 0303 	and.w	r3, r3, #3
 8002824:	2b03      	cmp	r3, #3
 8002826:	d017      	beq.n	8002858 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	2203      	movs	r2, #3
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	43db      	mvns	r3, r3
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	4013      	ands	r3, r2
 800283e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	4313      	orrs	r3, r2
 8002850:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f003 0303 	and.w	r3, r3, #3
 8002860:	2b02      	cmp	r3, #2
 8002862:	d123      	bne.n	80028ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	08da      	lsrs	r2, r3, #3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	3208      	adds	r2, #8
 800286c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002870:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	f003 0307 	and.w	r3, r3, #7
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	220f      	movs	r2, #15
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	43db      	mvns	r3, r3
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	4013      	ands	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	691a      	ldr	r2, [r3, #16]
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	f003 0307 	and.w	r3, r3, #7
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	4313      	orrs	r3, r2
 800289c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	08da      	lsrs	r2, r3, #3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	3208      	adds	r2, #8
 80028a6:	69b9      	ldr	r1, [r7, #24]
 80028a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	2203      	movs	r2, #3
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	43db      	mvns	r3, r3
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	4013      	ands	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f003 0203 	and.w	r2, r3, #3
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f000 80b4 	beq.w	8002a56 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ee:	2300      	movs	r3, #0
 80028f0:	60fb      	str	r3, [r7, #12]
 80028f2:	4b60      	ldr	r3, [pc, #384]	@ (8002a74 <HAL_GPIO_Init+0x30c>)
 80028f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f6:	4a5f      	ldr	r2, [pc, #380]	@ (8002a74 <HAL_GPIO_Init+0x30c>)
 80028f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80028fe:	4b5d      	ldr	r3, [pc, #372]	@ (8002a74 <HAL_GPIO_Init+0x30c>)
 8002900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002902:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800290a:	4a5b      	ldr	r2, [pc, #364]	@ (8002a78 <HAL_GPIO_Init+0x310>)
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	089b      	lsrs	r3, r3, #2
 8002910:	3302      	adds	r3, #2
 8002912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002916:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	220f      	movs	r2, #15
 8002922:	fa02 f303 	lsl.w	r3, r2, r3
 8002926:	43db      	mvns	r3, r3
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	4013      	ands	r3, r2
 800292c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a52      	ldr	r2, [pc, #328]	@ (8002a7c <HAL_GPIO_Init+0x314>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d02b      	beq.n	800298e <HAL_GPIO_Init+0x226>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a51      	ldr	r2, [pc, #324]	@ (8002a80 <HAL_GPIO_Init+0x318>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d025      	beq.n	800298a <HAL_GPIO_Init+0x222>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a50      	ldr	r2, [pc, #320]	@ (8002a84 <HAL_GPIO_Init+0x31c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d01f      	beq.n	8002986 <HAL_GPIO_Init+0x21e>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a4f      	ldr	r2, [pc, #316]	@ (8002a88 <HAL_GPIO_Init+0x320>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d019      	beq.n	8002982 <HAL_GPIO_Init+0x21a>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a4e      	ldr	r2, [pc, #312]	@ (8002a8c <HAL_GPIO_Init+0x324>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d013      	beq.n	800297e <HAL_GPIO_Init+0x216>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a4d      	ldr	r2, [pc, #308]	@ (8002a90 <HAL_GPIO_Init+0x328>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d00d      	beq.n	800297a <HAL_GPIO_Init+0x212>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a4c      	ldr	r2, [pc, #304]	@ (8002a94 <HAL_GPIO_Init+0x32c>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d007      	beq.n	8002976 <HAL_GPIO_Init+0x20e>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a4b      	ldr	r2, [pc, #300]	@ (8002a98 <HAL_GPIO_Init+0x330>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d101      	bne.n	8002972 <HAL_GPIO_Init+0x20a>
 800296e:	2307      	movs	r3, #7
 8002970:	e00e      	b.n	8002990 <HAL_GPIO_Init+0x228>
 8002972:	2308      	movs	r3, #8
 8002974:	e00c      	b.n	8002990 <HAL_GPIO_Init+0x228>
 8002976:	2306      	movs	r3, #6
 8002978:	e00a      	b.n	8002990 <HAL_GPIO_Init+0x228>
 800297a:	2305      	movs	r3, #5
 800297c:	e008      	b.n	8002990 <HAL_GPIO_Init+0x228>
 800297e:	2304      	movs	r3, #4
 8002980:	e006      	b.n	8002990 <HAL_GPIO_Init+0x228>
 8002982:	2303      	movs	r3, #3
 8002984:	e004      	b.n	8002990 <HAL_GPIO_Init+0x228>
 8002986:	2302      	movs	r3, #2
 8002988:	e002      	b.n	8002990 <HAL_GPIO_Init+0x228>
 800298a:	2301      	movs	r3, #1
 800298c:	e000      	b.n	8002990 <HAL_GPIO_Init+0x228>
 800298e:	2300      	movs	r3, #0
 8002990:	69fa      	ldr	r2, [r7, #28]
 8002992:	f002 0203 	and.w	r2, r2, #3
 8002996:	0092      	lsls	r2, r2, #2
 8002998:	4093      	lsls	r3, r2
 800299a:	69ba      	ldr	r2, [r7, #24]
 800299c:	4313      	orrs	r3, r2
 800299e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029a0:	4935      	ldr	r1, [pc, #212]	@ (8002a78 <HAL_GPIO_Init+0x310>)
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	089b      	lsrs	r3, r3, #2
 80029a6:	3302      	adds	r3, #2
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029ae:	4b3b      	ldr	r3, [pc, #236]	@ (8002a9c <HAL_GPIO_Init+0x334>)
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	43db      	mvns	r3, r3
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	4013      	ands	r3, r2
 80029bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029d2:	4a32      	ldr	r2, [pc, #200]	@ (8002a9c <HAL_GPIO_Init+0x334>)
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029d8:	4b30      	ldr	r3, [pc, #192]	@ (8002a9c <HAL_GPIO_Init+0x334>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	43db      	mvns	r3, r3
 80029e2:	69ba      	ldr	r2, [r7, #24]
 80029e4:	4013      	ands	r3, r2
 80029e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d003      	beq.n	80029fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029fc:	4a27      	ldr	r2, [pc, #156]	@ (8002a9c <HAL_GPIO_Init+0x334>)
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a02:	4b26      	ldr	r3, [pc, #152]	@ (8002a9c <HAL_GPIO_Init+0x334>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	43db      	mvns	r3, r3
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	4013      	ands	r3, r2
 8002a10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d003      	beq.n	8002a26 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a26:	4a1d      	ldr	r2, [pc, #116]	@ (8002a9c <HAL_GPIO_Init+0x334>)
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002a9c <HAL_GPIO_Init+0x334>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	43db      	mvns	r3, r3
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d003      	beq.n	8002a50 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a50:	4a12      	ldr	r2, [pc, #72]	@ (8002a9c <HAL_GPIO_Init+0x334>)
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	61fb      	str	r3, [r7, #28]
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	2b0f      	cmp	r3, #15
 8002a60:	f67f ae90 	bls.w	8002784 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a64:	bf00      	nop
 8002a66:	bf00      	nop
 8002a68:	3724      	adds	r7, #36	@ 0x24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	40023800 	.word	0x40023800
 8002a78:	40013800 	.word	0x40013800
 8002a7c:	40020000 	.word	0x40020000
 8002a80:	40020400 	.word	0x40020400
 8002a84:	40020800 	.word	0x40020800
 8002a88:	40020c00 	.word	0x40020c00
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	40021400 	.word	0x40021400
 8002a94:	40021800 	.word	0x40021800
 8002a98:	40021c00 	.word	0x40021c00
 8002a9c:	40013c00 	.word	0x40013c00

08002aa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	807b      	strh	r3, [r7, #2]
 8002aac:	4613      	mov	r3, r2
 8002aae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ab0:	787b      	ldrb	r3, [r7, #1]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d003      	beq.n	8002abe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ab6:	887a      	ldrh	r2, [r7, #2]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002abc:	e003      	b.n	8002ac6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002abe:	887b      	ldrh	r3, [r7, #2]
 8002ac0:	041a      	lsls	r2, r3, #16
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	619a      	str	r2, [r3, #24]
}
 8002ac6:	bf00      	nop
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr

08002ad2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b086      	sub	sp, #24
 8002ad6:	af02      	add	r7, sp, #8
 8002ad8:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d101      	bne.n	8002ae4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e059      	b.n	8002b98 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d106      	bne.n	8002b04 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f008 fd18 	bl	800b534 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2203      	movs	r2, #3
 8002b08:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b12:	d102      	bne.n	8002b1a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f005 fb25 	bl	800816e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6818      	ldr	r0, [r3, #0]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	7c1a      	ldrb	r2, [r3, #16]
 8002b2c:	f88d 2000 	strb.w	r2, [sp]
 8002b30:	3304      	adds	r3, #4
 8002b32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b34:	f005 faa6 	bl	8008084 <USB_CoreInit>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d005      	beq.n	8002b4a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2202      	movs	r2, #2
 8002b42:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e026      	b.n	8002b98 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2101      	movs	r1, #1
 8002b50:	4618      	mov	r0, r3
 8002b52:	f005 fb1d 	bl	8008190 <USB_SetCurrentMode>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d005      	beq.n	8002b68 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2202      	movs	r2, #2
 8002b60:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e017      	b.n	8002b98 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6818      	ldr	r0, [r3, #0]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	7c1a      	ldrb	r2, [r3, #16]
 8002b70:	f88d 2000 	strb.w	r2, [sp]
 8002b74:	3304      	adds	r3, #4
 8002b76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b78:	f005 fcc6 	bl	8008508 <USB_HostInit>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d005      	beq.n	8002b8e <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2202      	movs	r2, #2
 8002b86:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e004      	b.n	8002b98 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3710      	adds	r7, #16
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002ba0:	b590      	push	{r4, r7, lr}
 8002ba2:	b08b      	sub	sp, #44	@ 0x2c
 8002ba4:	af04      	add	r7, sp, #16
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	4608      	mov	r0, r1
 8002baa:	4611      	mov	r1, r2
 8002bac:	461a      	mov	r2, r3
 8002bae:	4603      	mov	r3, r0
 8002bb0:	70fb      	strb	r3, [r7, #3]
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	70bb      	strb	r3, [r7, #2]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002bba:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002bbc:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d101      	bne.n	8002bcc <HAL_HCD_HC_Init+0x2c>
 8002bc8:	2302      	movs	r3, #2
 8002bca:	e09d      	b.n	8002d08 <HAL_HCD_HC_Init+0x168>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002bd4:	78fa      	ldrb	r2, [r7, #3]
 8002bd6:	6879      	ldr	r1, [r7, #4]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	011b      	lsls	r3, r3, #4
 8002bdc:	1a9b      	subs	r3, r3, r2
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	440b      	add	r3, r1
 8002be2:	3319      	adds	r3, #25
 8002be4:	2200      	movs	r2, #0
 8002be6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002be8:	78fa      	ldrb	r2, [r7, #3]
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	4613      	mov	r3, r2
 8002bee:	011b      	lsls	r3, r3, #4
 8002bf0:	1a9b      	subs	r3, r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	440b      	add	r3, r1
 8002bf6:	3314      	adds	r3, #20
 8002bf8:	787a      	ldrb	r2, [r7, #1]
 8002bfa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002bfc:	78fa      	ldrb	r2, [r7, #3]
 8002bfe:	6879      	ldr	r1, [r7, #4]
 8002c00:	4613      	mov	r3, r2
 8002c02:	011b      	lsls	r3, r3, #4
 8002c04:	1a9b      	subs	r3, r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	440b      	add	r3, r1
 8002c0a:	3315      	adds	r3, #21
 8002c0c:	78fa      	ldrb	r2, [r7, #3]
 8002c0e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002c10:	78fa      	ldrb	r2, [r7, #3]
 8002c12:	6879      	ldr	r1, [r7, #4]
 8002c14:	4613      	mov	r3, r2
 8002c16:	011b      	lsls	r3, r3, #4
 8002c18:	1a9b      	subs	r3, r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	3326      	adds	r3, #38	@ 0x26
 8002c20:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002c24:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002c26:	78fa      	ldrb	r2, [r7, #3]
 8002c28:	78bb      	ldrb	r3, [r7, #2]
 8002c2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c2e:	b2d8      	uxtb	r0, r3
 8002c30:	6879      	ldr	r1, [r7, #4]
 8002c32:	4613      	mov	r3, r2
 8002c34:	011b      	lsls	r3, r3, #4
 8002c36:	1a9b      	subs	r3, r3, r2
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	440b      	add	r3, r1
 8002c3c:	3316      	adds	r3, #22
 8002c3e:	4602      	mov	r2, r0
 8002c40:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002c42:	78fb      	ldrb	r3, [r7, #3]
 8002c44:	4619      	mov	r1, r3
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 fba4 	bl	8003394 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002c4c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	da0a      	bge.n	8002c6a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002c54:	78fa      	ldrb	r2, [r7, #3]
 8002c56:	6879      	ldr	r1, [r7, #4]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	011b      	lsls	r3, r3, #4
 8002c5c:	1a9b      	subs	r3, r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	440b      	add	r3, r1
 8002c62:	3317      	adds	r3, #23
 8002c64:	2201      	movs	r2, #1
 8002c66:	701a      	strb	r2, [r3, #0]
 8002c68:	e009      	b.n	8002c7e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002c6a:	78fa      	ldrb	r2, [r7, #3]
 8002c6c:	6879      	ldr	r1, [r7, #4]
 8002c6e:	4613      	mov	r3, r2
 8002c70:	011b      	lsls	r3, r3, #4
 8002c72:	1a9b      	subs	r3, r3, r2
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	440b      	add	r3, r1
 8002c78:	3317      	adds	r3, #23
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4618      	mov	r0, r3
 8002c84:	f005 fda4 	bl	80087d0 <USB_GetHostSpeed>
 8002c88:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002c8a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d10b      	bne.n	8002caa <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002c92:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d107      	bne.n	8002caa <HAL_HCD_HC_Init+0x10a>
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d104      	bne.n	8002caa <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	2bbc      	cmp	r3, #188	@ 0xbc
 8002ca4:	d901      	bls.n	8002caa <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002ca6:	23bc      	movs	r3, #188	@ 0xbc
 8002ca8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002caa:	78fa      	ldrb	r2, [r7, #3]
 8002cac:	6879      	ldr	r1, [r7, #4]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	011b      	lsls	r3, r3, #4
 8002cb2:	1a9b      	subs	r3, r3, r2
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	440b      	add	r3, r1
 8002cb8:	3318      	adds	r3, #24
 8002cba:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002cbe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002cc0:	78fa      	ldrb	r2, [r7, #3]
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	b298      	uxth	r0, r3
 8002cc6:	6879      	ldr	r1, [r7, #4]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	011b      	lsls	r3, r3, #4
 8002ccc:	1a9b      	subs	r3, r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	440b      	add	r3, r1
 8002cd2:	3328      	adds	r3, #40	@ 0x28
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6818      	ldr	r0, [r3, #0]
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	787c      	ldrb	r4, [r7, #1]
 8002ce2:	78ba      	ldrb	r2, [r7, #2]
 8002ce4:	78f9      	ldrb	r1, [r7, #3]
 8002ce6:	9302      	str	r3, [sp, #8]
 8002ce8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002cec:	9301      	str	r3, [sp, #4]
 8002cee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002cf2:	9300      	str	r3, [sp, #0]
 8002cf4:	4623      	mov	r3, r4
 8002cf6:	f005 fd93 	bl	8008820 <USB_HC_Init>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	371c      	adds	r7, #28
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd90      	pop	{r4, r7, pc}

08002d10 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	4608      	mov	r0, r1
 8002d1a:	4611      	mov	r1, r2
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	4603      	mov	r3, r0
 8002d20:	70fb      	strb	r3, [r7, #3]
 8002d22:	460b      	mov	r3, r1
 8002d24:	70bb      	strb	r3, [r7, #2]
 8002d26:	4613      	mov	r3, r2
 8002d28:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002d2a:	78fa      	ldrb	r2, [r7, #3]
 8002d2c:	6879      	ldr	r1, [r7, #4]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	011b      	lsls	r3, r3, #4
 8002d32:	1a9b      	subs	r3, r3, r2
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	440b      	add	r3, r1
 8002d38:	3317      	adds	r3, #23
 8002d3a:	78ba      	ldrb	r2, [r7, #2]
 8002d3c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002d3e:	78fa      	ldrb	r2, [r7, #3]
 8002d40:	6879      	ldr	r1, [r7, #4]
 8002d42:	4613      	mov	r3, r2
 8002d44:	011b      	lsls	r3, r3, #4
 8002d46:	1a9b      	subs	r3, r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	440b      	add	r3, r1
 8002d4c:	3326      	adds	r3, #38	@ 0x26
 8002d4e:	787a      	ldrb	r2, [r7, #1]
 8002d50:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002d52:	7c3b      	ldrb	r3, [r7, #16]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d114      	bne.n	8002d82 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002d58:	78fa      	ldrb	r2, [r7, #3]
 8002d5a:	6879      	ldr	r1, [r7, #4]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	011b      	lsls	r3, r3, #4
 8002d60:	1a9b      	subs	r3, r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	440b      	add	r3, r1
 8002d66:	332a      	adds	r3, #42	@ 0x2a
 8002d68:	2203      	movs	r2, #3
 8002d6a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002d6c:	78fa      	ldrb	r2, [r7, #3]
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	4613      	mov	r3, r2
 8002d72:	011b      	lsls	r3, r3, #4
 8002d74:	1a9b      	subs	r3, r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	440b      	add	r3, r1
 8002d7a:	3319      	adds	r3, #25
 8002d7c:	7f3a      	ldrb	r2, [r7, #28]
 8002d7e:	701a      	strb	r2, [r3, #0]
 8002d80:	e009      	b.n	8002d96 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d82:	78fa      	ldrb	r2, [r7, #3]
 8002d84:	6879      	ldr	r1, [r7, #4]
 8002d86:	4613      	mov	r3, r2
 8002d88:	011b      	lsls	r3, r3, #4
 8002d8a:	1a9b      	subs	r3, r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	440b      	add	r3, r1
 8002d90:	332a      	adds	r3, #42	@ 0x2a
 8002d92:	2202      	movs	r2, #2
 8002d94:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002d96:	787b      	ldrb	r3, [r7, #1]
 8002d98:	2b03      	cmp	r3, #3
 8002d9a:	f200 8102 	bhi.w	8002fa2 <HAL_HCD_HC_SubmitRequest+0x292>
 8002d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8002da4 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002da4:	08002db5 	.word	0x08002db5
 8002da8:	08002f8d 	.word	0x08002f8d
 8002dac:	08002e79 	.word	0x08002e79
 8002db0:	08002f03 	.word	0x08002f03
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002db4:	7c3b      	ldrb	r3, [r7, #16]
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	f040 80f5 	bne.w	8002fa6 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002dbc:	78bb      	ldrb	r3, [r7, #2]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d12d      	bne.n	8002e1e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002dc2:	8b3b      	ldrh	r3, [r7, #24]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d109      	bne.n	8002ddc <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002dc8:	78fa      	ldrb	r2, [r7, #3]
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	011b      	lsls	r3, r3, #4
 8002dd0:	1a9b      	subs	r3, r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	333d      	adds	r3, #61	@ 0x3d
 8002dd8:	2201      	movs	r2, #1
 8002dda:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002ddc:	78fa      	ldrb	r2, [r7, #3]
 8002dde:	6879      	ldr	r1, [r7, #4]
 8002de0:	4613      	mov	r3, r2
 8002de2:	011b      	lsls	r3, r3, #4
 8002de4:	1a9b      	subs	r3, r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	440b      	add	r3, r1
 8002dea:	333d      	adds	r3, #61	@ 0x3d
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d10a      	bne.n	8002e08 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002df2:	78fa      	ldrb	r2, [r7, #3]
 8002df4:	6879      	ldr	r1, [r7, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	1a9b      	subs	r3, r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	440b      	add	r3, r1
 8002e00:	332a      	adds	r3, #42	@ 0x2a
 8002e02:	2200      	movs	r2, #0
 8002e04:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002e06:	e0ce      	b.n	8002fa6 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e08:	78fa      	ldrb	r2, [r7, #3]
 8002e0a:	6879      	ldr	r1, [r7, #4]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	011b      	lsls	r3, r3, #4
 8002e10:	1a9b      	subs	r3, r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	440b      	add	r3, r1
 8002e16:	332a      	adds	r3, #42	@ 0x2a
 8002e18:	2202      	movs	r2, #2
 8002e1a:	701a      	strb	r2, [r3, #0]
      break;
 8002e1c:	e0c3      	b.n	8002fa6 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002e1e:	78fa      	ldrb	r2, [r7, #3]
 8002e20:	6879      	ldr	r1, [r7, #4]
 8002e22:	4613      	mov	r3, r2
 8002e24:	011b      	lsls	r3, r3, #4
 8002e26:	1a9b      	subs	r3, r3, r2
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	440b      	add	r3, r1
 8002e2c:	331a      	adds	r3, #26
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	f040 80b8 	bne.w	8002fa6 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002e36:	78fa      	ldrb	r2, [r7, #3]
 8002e38:	6879      	ldr	r1, [r7, #4]
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	011b      	lsls	r3, r3, #4
 8002e3e:	1a9b      	subs	r3, r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	440b      	add	r3, r1
 8002e44:	333c      	adds	r3, #60	@ 0x3c
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10a      	bne.n	8002e62 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e4c:	78fa      	ldrb	r2, [r7, #3]
 8002e4e:	6879      	ldr	r1, [r7, #4]
 8002e50:	4613      	mov	r3, r2
 8002e52:	011b      	lsls	r3, r3, #4
 8002e54:	1a9b      	subs	r3, r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	440b      	add	r3, r1
 8002e5a:	332a      	adds	r3, #42	@ 0x2a
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	701a      	strb	r2, [r3, #0]
      break;
 8002e60:	e0a1      	b.n	8002fa6 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e62:	78fa      	ldrb	r2, [r7, #3]
 8002e64:	6879      	ldr	r1, [r7, #4]
 8002e66:	4613      	mov	r3, r2
 8002e68:	011b      	lsls	r3, r3, #4
 8002e6a:	1a9b      	subs	r3, r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	440b      	add	r3, r1
 8002e70:	332a      	adds	r3, #42	@ 0x2a
 8002e72:	2202      	movs	r2, #2
 8002e74:	701a      	strb	r2, [r3, #0]
      break;
 8002e76:	e096      	b.n	8002fa6 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002e78:	78bb      	ldrb	r3, [r7, #2]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d120      	bne.n	8002ec0 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002e7e:	78fa      	ldrb	r2, [r7, #3]
 8002e80:	6879      	ldr	r1, [r7, #4]
 8002e82:	4613      	mov	r3, r2
 8002e84:	011b      	lsls	r3, r3, #4
 8002e86:	1a9b      	subs	r3, r3, r2
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	440b      	add	r3, r1
 8002e8c:	333d      	adds	r3, #61	@ 0x3d
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d10a      	bne.n	8002eaa <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e94:	78fa      	ldrb	r2, [r7, #3]
 8002e96:	6879      	ldr	r1, [r7, #4]
 8002e98:	4613      	mov	r3, r2
 8002e9a:	011b      	lsls	r3, r3, #4
 8002e9c:	1a9b      	subs	r3, r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	440b      	add	r3, r1
 8002ea2:	332a      	adds	r3, #42	@ 0x2a
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002ea8:	e07e      	b.n	8002fa8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002eaa:	78fa      	ldrb	r2, [r7, #3]
 8002eac:	6879      	ldr	r1, [r7, #4]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	011b      	lsls	r3, r3, #4
 8002eb2:	1a9b      	subs	r3, r3, r2
 8002eb4:	009b      	lsls	r3, r3, #2
 8002eb6:	440b      	add	r3, r1
 8002eb8:	332a      	adds	r3, #42	@ 0x2a
 8002eba:	2202      	movs	r2, #2
 8002ebc:	701a      	strb	r2, [r3, #0]
      break;
 8002ebe:	e073      	b.n	8002fa8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002ec0:	78fa      	ldrb	r2, [r7, #3]
 8002ec2:	6879      	ldr	r1, [r7, #4]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	1a9b      	subs	r3, r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	440b      	add	r3, r1
 8002ece:	333c      	adds	r3, #60	@ 0x3c
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10a      	bne.n	8002eec <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ed6:	78fa      	ldrb	r2, [r7, #3]
 8002ed8:	6879      	ldr	r1, [r7, #4]
 8002eda:	4613      	mov	r3, r2
 8002edc:	011b      	lsls	r3, r3, #4
 8002ede:	1a9b      	subs	r3, r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	440b      	add	r3, r1
 8002ee4:	332a      	adds	r3, #42	@ 0x2a
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	701a      	strb	r2, [r3, #0]
      break;
 8002eea:	e05d      	b.n	8002fa8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002eec:	78fa      	ldrb	r2, [r7, #3]
 8002eee:	6879      	ldr	r1, [r7, #4]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	1a9b      	subs	r3, r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	332a      	adds	r3, #42	@ 0x2a
 8002efc:	2202      	movs	r2, #2
 8002efe:	701a      	strb	r2, [r3, #0]
      break;
 8002f00:	e052      	b.n	8002fa8 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002f02:	78bb      	ldrb	r3, [r7, #2]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d120      	bne.n	8002f4a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f08:	78fa      	ldrb	r2, [r7, #3]
 8002f0a:	6879      	ldr	r1, [r7, #4]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	011b      	lsls	r3, r3, #4
 8002f10:	1a9b      	subs	r3, r3, r2
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	440b      	add	r3, r1
 8002f16:	333d      	adds	r3, #61	@ 0x3d
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10a      	bne.n	8002f34 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f1e:	78fa      	ldrb	r2, [r7, #3]
 8002f20:	6879      	ldr	r1, [r7, #4]
 8002f22:	4613      	mov	r3, r2
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	1a9b      	subs	r3, r3, r2
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	440b      	add	r3, r1
 8002f2c:	332a      	adds	r3, #42	@ 0x2a
 8002f2e:	2200      	movs	r2, #0
 8002f30:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002f32:	e039      	b.n	8002fa8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f34:	78fa      	ldrb	r2, [r7, #3]
 8002f36:	6879      	ldr	r1, [r7, #4]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	1a9b      	subs	r3, r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	440b      	add	r3, r1
 8002f42:	332a      	adds	r3, #42	@ 0x2a
 8002f44:	2202      	movs	r2, #2
 8002f46:	701a      	strb	r2, [r3, #0]
      break;
 8002f48:	e02e      	b.n	8002fa8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002f4a:	78fa      	ldrb	r2, [r7, #3]
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	011b      	lsls	r3, r3, #4
 8002f52:	1a9b      	subs	r3, r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	440b      	add	r3, r1
 8002f58:	333c      	adds	r3, #60	@ 0x3c
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d10a      	bne.n	8002f76 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f60:	78fa      	ldrb	r2, [r7, #3]
 8002f62:	6879      	ldr	r1, [r7, #4]
 8002f64:	4613      	mov	r3, r2
 8002f66:	011b      	lsls	r3, r3, #4
 8002f68:	1a9b      	subs	r3, r3, r2
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	440b      	add	r3, r1
 8002f6e:	332a      	adds	r3, #42	@ 0x2a
 8002f70:	2200      	movs	r2, #0
 8002f72:	701a      	strb	r2, [r3, #0]
      break;
 8002f74:	e018      	b.n	8002fa8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f76:	78fa      	ldrb	r2, [r7, #3]
 8002f78:	6879      	ldr	r1, [r7, #4]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	011b      	lsls	r3, r3, #4
 8002f7e:	1a9b      	subs	r3, r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	440b      	add	r3, r1
 8002f84:	332a      	adds	r3, #42	@ 0x2a
 8002f86:	2202      	movs	r2, #2
 8002f88:	701a      	strb	r2, [r3, #0]
      break;
 8002f8a:	e00d      	b.n	8002fa8 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f8c:	78fa      	ldrb	r2, [r7, #3]
 8002f8e:	6879      	ldr	r1, [r7, #4]
 8002f90:	4613      	mov	r3, r2
 8002f92:	011b      	lsls	r3, r3, #4
 8002f94:	1a9b      	subs	r3, r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	332a      	adds	r3, #42	@ 0x2a
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	701a      	strb	r2, [r3, #0]
      break;
 8002fa0:	e002      	b.n	8002fa8 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002fa2:	bf00      	nop
 8002fa4:	e000      	b.n	8002fa8 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8002fa6:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002fa8:	78fa      	ldrb	r2, [r7, #3]
 8002faa:	6879      	ldr	r1, [r7, #4]
 8002fac:	4613      	mov	r3, r2
 8002fae:	011b      	lsls	r3, r3, #4
 8002fb0:	1a9b      	subs	r3, r3, r2
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	440b      	add	r3, r1
 8002fb6:	332c      	adds	r3, #44	@ 0x2c
 8002fb8:	697a      	ldr	r2, [r7, #20]
 8002fba:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002fbc:	78fa      	ldrb	r2, [r7, #3]
 8002fbe:	8b39      	ldrh	r1, [r7, #24]
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	011b      	lsls	r3, r3, #4
 8002fc6:	1a9b      	subs	r3, r3, r2
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	4403      	add	r3, r0
 8002fcc:	3334      	adds	r3, #52	@ 0x34
 8002fce:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002fd0:	78fa      	ldrb	r2, [r7, #3]
 8002fd2:	6879      	ldr	r1, [r7, #4]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	1a9b      	subs	r3, r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	334c      	adds	r3, #76	@ 0x4c
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002fe4:	78fa      	ldrb	r2, [r7, #3]
 8002fe6:	6879      	ldr	r1, [r7, #4]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	011b      	lsls	r3, r3, #4
 8002fec:	1a9b      	subs	r3, r3, r2
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	440b      	add	r3, r1
 8002ff2:	3338      	adds	r3, #56	@ 0x38
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002ff8:	78fa      	ldrb	r2, [r7, #3]
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	011b      	lsls	r3, r3, #4
 8003000:	1a9b      	subs	r3, r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	440b      	add	r3, r1
 8003006:	3315      	adds	r3, #21
 8003008:	78fa      	ldrb	r2, [r7, #3]
 800300a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800300c:	78fa      	ldrb	r2, [r7, #3]
 800300e:	6879      	ldr	r1, [r7, #4]
 8003010:	4613      	mov	r3, r2
 8003012:	011b      	lsls	r3, r3, #4
 8003014:	1a9b      	subs	r3, r3, r2
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	440b      	add	r3, r1
 800301a:	334d      	adds	r3, #77	@ 0x4d
 800301c:	2200      	movs	r2, #0
 800301e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6818      	ldr	r0, [r3, #0]
 8003024:	78fa      	ldrb	r2, [r7, #3]
 8003026:	4613      	mov	r3, r2
 8003028:	011b      	lsls	r3, r3, #4
 800302a:	1a9b      	subs	r3, r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	3310      	adds	r3, #16
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	4413      	add	r3, r2
 8003034:	1d19      	adds	r1, r3, #4
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	799b      	ldrb	r3, [r3, #6]
 800303a:	461a      	mov	r2, r3
 800303c:	f005 fd1c 	bl	8008a78 <USB_HC_StartXfer>
 8003040:	4603      	mov	r3, r0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3708      	adds	r7, #8
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop

0800304c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b086      	sub	sp, #24
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4618      	mov	r0, r3
 8003064:	f005 fa0a 	bl	800847c <USB_GetMode>
 8003068:	4603      	mov	r3, r0
 800306a:	2b01      	cmp	r3, #1
 800306c:	f040 80fb 	bne.w	8003266 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4618      	mov	r0, r3
 8003076:	f005 f9cd 	bl	8008414 <USB_ReadInterrupts>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	f000 80f1 	beq.w	8003264 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4618      	mov	r0, r3
 8003088:	f005 f9c4 	bl	8008414 <USB_ReadInterrupts>
 800308c:	4603      	mov	r3, r0
 800308e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003092:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003096:	d104      	bne.n	80030a2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80030a0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f005 f9b4 	bl	8008414 <USB_ReadInterrupts>
 80030ac:	4603      	mov	r3, r0
 80030ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80030b6:	d104      	bne.n	80030c2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80030c0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f005 f9a4 	bl	8008414 <USB_ReadInterrupts>
 80030cc:	4603      	mov	r3, r0
 80030ce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80030d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80030d6:	d104      	bne.n	80030e2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80030e0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f005 f994 	bl	8008414 <USB_ReadInterrupts>
 80030ec:	4603      	mov	r3, r0
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d103      	bne.n	80030fe <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2202      	movs	r2, #2
 80030fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f005 f986 	bl	8008414 <USB_ReadInterrupts>
 8003108:	4603      	mov	r3, r0
 800310a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800310e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003112:	d120      	bne.n	8003156 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800311c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	2b00      	cmp	r3, #0
 800312c:	d113      	bne.n	8003156 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800312e:	2110      	movs	r1, #16
 8003130:	6938      	ldr	r0, [r7, #16]
 8003132:	f005 f879 	bl	8008228 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003136:	6938      	ldr	r0, [r7, #16]
 8003138:	f005 f8a8 	bl	800828c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	7a5b      	ldrb	r3, [r3, #9]
 8003140:	2b02      	cmp	r3, #2
 8003142:	d105      	bne.n	8003150 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2101      	movs	r1, #1
 800314a:	4618      	mov	r0, r3
 800314c:	f005 faa0 	bl	8008690 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f008 fa6d 	bl	800b630 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4618      	mov	r0, r3
 800315c:	f005 f95a 	bl	8008414 <USB_ReadInterrupts>
 8003160:	4603      	mov	r3, r0
 8003162:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003166:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800316a:	d102      	bne.n	8003172 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f001 fd4d 	bl	8004c0c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4618      	mov	r0, r3
 8003178:	f005 f94c 	bl	8008414 <USB_ReadInterrupts>
 800317c:	4603      	mov	r3, r0
 800317e:	f003 0308 	and.w	r3, r3, #8
 8003182:	2b08      	cmp	r3, #8
 8003184:	d106      	bne.n	8003194 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f008 fa36 	bl	800b5f8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2208      	movs	r2, #8
 8003192:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4618      	mov	r0, r3
 800319a:	f005 f93b 	bl	8008414 <USB_ReadInterrupts>
 800319e:	4603      	mov	r3, r0
 80031a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80031a8:	d139      	bne.n	800321e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f005 fedc 	bl	8008f6c <USB_HC_ReadInterrupt>
 80031b4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80031b6:	2300      	movs	r3, #0
 80031b8:	617b      	str	r3, [r7, #20]
 80031ba:	e025      	b.n	8003208 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	f003 030f 	and.w	r3, r3, #15
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	fa22 f303 	lsr.w	r3, r2, r3
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d018      	beq.n	8003202 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	015a      	lsls	r2, r3, #5
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	4413      	add	r3, r2
 80031d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031e6:	d106      	bne.n	80031f6 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	4619      	mov	r1, r3
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f000 f905 	bl	80033fe <HCD_HC_IN_IRQHandler>
 80031f4:	e005      	b.n	8003202 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	4619      	mov	r1, r3
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f000 ff67 	bl	80040d0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	3301      	adds	r3, #1
 8003206:	617b      	str	r3, [r7, #20]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	795b      	ldrb	r3, [r3, #5]
 800320c:	461a      	mov	r2, r3
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	4293      	cmp	r3, r2
 8003212:	d3d3      	bcc.n	80031bc <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800321c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4618      	mov	r0, r3
 8003224:	f005 f8f6 	bl	8008414 <USB_ReadInterrupts>
 8003228:	4603      	mov	r3, r0
 800322a:	f003 0310 	and.w	r3, r3, #16
 800322e:	2b10      	cmp	r3, #16
 8003230:	d101      	bne.n	8003236 <HAL_HCD_IRQHandler+0x1ea>
 8003232:	2301      	movs	r3, #1
 8003234:	e000      	b.n	8003238 <HAL_HCD_IRQHandler+0x1ec>
 8003236:	2300      	movs	r3, #0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d014      	beq.n	8003266 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	699a      	ldr	r2, [r3, #24]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f022 0210 	bic.w	r2, r2, #16
 800324a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f001 fbfe 	bl	8004a4e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	699a      	ldr	r2, [r3, #24]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f042 0210 	orr.w	r2, r2, #16
 8003260:	619a      	str	r2, [r3, #24]
 8003262:	e000      	b.n	8003266 <HAL_HCD_IRQHandler+0x21a>
      return;
 8003264:	bf00      	nop
    }
  }
}
 8003266:	3718      	adds	r7, #24
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800327a:	2b01      	cmp	r3, #1
 800327c:	d101      	bne.n	8003282 <HAL_HCD_Start+0x16>
 800327e:	2302      	movs	r3, #2
 8003280:	e013      	b.n	80032aa <HAL_HCD_Start+0x3e>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2201      	movs	r2, #1
 8003286:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2101      	movs	r1, #1
 8003290:	4618      	mov	r0, r3
 8003292:	f005 fa64 	bl	800875e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4618      	mov	r0, r3
 800329c:	f004 ff56 	bl	800814c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3708      	adds	r7, #8
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80032b2:	b580      	push	{r7, lr}
 80032b4:	b082      	sub	sp, #8
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d101      	bne.n	80032c8 <HAL_HCD_Stop+0x16>
 80032c4:	2302      	movs	r3, #2
 80032c6:	e00d      	b.n	80032e4 <HAL_HCD_Stop+0x32>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f005 ffb7 	bl	8009248 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80032e2:	2300      	movs	r3, #0
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3708      	adds	r7, #8
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f005 fa06 	bl	800870a <USB_ResetPort>
 80032fe:	4603      	mov	r3, r0
}
 8003300:	4618      	mov	r0, r3
 8003302:	3708      	adds	r7, #8
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	460b      	mov	r3, r1
 8003312:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003314:	78fa      	ldrb	r2, [r7, #3]
 8003316:	6879      	ldr	r1, [r7, #4]
 8003318:	4613      	mov	r3, r2
 800331a:	011b      	lsls	r3, r3, #4
 800331c:	1a9b      	subs	r3, r3, r2
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	440b      	add	r3, r1
 8003322:	334c      	adds	r3, #76	@ 0x4c
 8003324:	781b      	ldrb	r3, [r3, #0]
}
 8003326:	4618      	mov	r0, r3
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003332:	b480      	push	{r7}
 8003334:	b083      	sub	sp, #12
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
 800333a:	460b      	mov	r3, r1
 800333c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800333e:	78fa      	ldrb	r2, [r7, #3]
 8003340:	6879      	ldr	r1, [r7, #4]
 8003342:	4613      	mov	r3, r2
 8003344:	011b      	lsls	r3, r3, #4
 8003346:	1a9b      	subs	r3, r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	440b      	add	r3, r1
 800334c:	3338      	adds	r3, #56	@ 0x38
 800334e:	681b      	ldr	r3, [r3, #0]
}
 8003350:	4618      	mov	r0, r3
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4618      	mov	r0, r3
 800336a:	f005 fa48 	bl	80087fe <USB_GetCurrentFrame>
 800336e:	4603      	mov	r3, r0
}
 8003370:	4618      	mov	r0, r3
 8003372:	3708      	adds	r7, #8
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4618      	mov	r0, r3
 8003386:	f005 fa23 	bl	80087d0 <USB_GetHostSpeed>
 800338a:	4603      	mov	r3, r0
}
 800338c:	4618      	mov	r0, r3
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	460b      	mov	r3, r1
 800339e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80033a0:	78fa      	ldrb	r2, [r7, #3]
 80033a2:	6879      	ldr	r1, [r7, #4]
 80033a4:	4613      	mov	r3, r2
 80033a6:	011b      	lsls	r3, r3, #4
 80033a8:	1a9b      	subs	r3, r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	331a      	adds	r3, #26
 80033b0:	2200      	movs	r2, #0
 80033b2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80033b4:	78fa      	ldrb	r2, [r7, #3]
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	011b      	lsls	r3, r3, #4
 80033bc:	1a9b      	subs	r3, r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	440b      	add	r3, r1
 80033c2:	331b      	adds	r3, #27
 80033c4:	2200      	movs	r2, #0
 80033c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80033c8:	78fa      	ldrb	r2, [r7, #3]
 80033ca:	6879      	ldr	r1, [r7, #4]
 80033cc:	4613      	mov	r3, r2
 80033ce:	011b      	lsls	r3, r3, #4
 80033d0:	1a9b      	subs	r3, r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	440b      	add	r3, r1
 80033d6:	3325      	adds	r3, #37	@ 0x25
 80033d8:	2200      	movs	r2, #0
 80033da:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80033dc:	78fa      	ldrb	r2, [r7, #3]
 80033de:	6879      	ldr	r1, [r7, #4]
 80033e0:	4613      	mov	r3, r2
 80033e2:	011b      	lsls	r3, r3, #4
 80033e4:	1a9b      	subs	r3, r3, r2
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	440b      	add	r3, r1
 80033ea:	3324      	adds	r3, #36	@ 0x24
 80033ec:	2200      	movs	r2, #0
 80033ee:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	370c      	adds	r7, #12
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr

080033fe <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80033fe:	b580      	push	{r7, lr}
 8003400:	b086      	sub	sp, #24
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
 8003406:	460b      	mov	r3, r1
 8003408:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	78fa      	ldrb	r2, [r7, #3]
 800341a:	4611      	mov	r1, r2
 800341c:	4618      	mov	r0, r3
 800341e:	f005 f80c 	bl	800843a <USB_ReadChInterrupts>
 8003422:	4603      	mov	r3, r0
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	2b04      	cmp	r3, #4
 800342a:	d11a      	bne.n	8003462 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800342c:	78fb      	ldrb	r3, [r7, #3]
 800342e:	015a      	lsls	r2, r3, #5
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	4413      	add	r3, r2
 8003434:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003438:	461a      	mov	r2, r3
 800343a:	2304      	movs	r3, #4
 800343c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800343e:	78fa      	ldrb	r2, [r7, #3]
 8003440:	6879      	ldr	r1, [r7, #4]
 8003442:	4613      	mov	r3, r2
 8003444:	011b      	lsls	r3, r3, #4
 8003446:	1a9b      	subs	r3, r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	440b      	add	r3, r1
 800344c:	334d      	adds	r3, #77	@ 0x4d
 800344e:	2207      	movs	r2, #7
 8003450:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	78fa      	ldrb	r2, [r7, #3]
 8003458:	4611      	mov	r1, r2
 800345a:	4618      	mov	r0, r3
 800345c:	f005 fd97 	bl	8008f8e <USB_HC_Halt>
 8003460:	e09e      	b.n	80035a0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	78fa      	ldrb	r2, [r7, #3]
 8003468:	4611      	mov	r1, r2
 800346a:	4618      	mov	r0, r3
 800346c:	f004 ffe5 	bl	800843a <USB_ReadChInterrupts>
 8003470:	4603      	mov	r3, r0
 8003472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003476:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800347a:	d11b      	bne.n	80034b4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800347c:	78fb      	ldrb	r3, [r7, #3]
 800347e:	015a      	lsls	r2, r3, #5
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	4413      	add	r3, r2
 8003484:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003488:	461a      	mov	r2, r3
 800348a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800348e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003490:	78fa      	ldrb	r2, [r7, #3]
 8003492:	6879      	ldr	r1, [r7, #4]
 8003494:	4613      	mov	r3, r2
 8003496:	011b      	lsls	r3, r3, #4
 8003498:	1a9b      	subs	r3, r3, r2
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	440b      	add	r3, r1
 800349e:	334d      	adds	r3, #77	@ 0x4d
 80034a0:	2208      	movs	r2, #8
 80034a2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	78fa      	ldrb	r2, [r7, #3]
 80034aa:	4611      	mov	r1, r2
 80034ac:	4618      	mov	r0, r3
 80034ae:	f005 fd6e 	bl	8008f8e <USB_HC_Halt>
 80034b2:	e075      	b.n	80035a0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	78fa      	ldrb	r2, [r7, #3]
 80034ba:	4611      	mov	r1, r2
 80034bc:	4618      	mov	r0, r3
 80034be:	f004 ffbc 	bl	800843a <USB_ReadChInterrupts>
 80034c2:	4603      	mov	r3, r0
 80034c4:	f003 0308 	and.w	r3, r3, #8
 80034c8:	2b08      	cmp	r3, #8
 80034ca:	d11a      	bne.n	8003502 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80034cc:	78fb      	ldrb	r3, [r7, #3]
 80034ce:	015a      	lsls	r2, r3, #5
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	4413      	add	r3, r2
 80034d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034d8:	461a      	mov	r2, r3
 80034da:	2308      	movs	r3, #8
 80034dc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80034de:	78fa      	ldrb	r2, [r7, #3]
 80034e0:	6879      	ldr	r1, [r7, #4]
 80034e2:	4613      	mov	r3, r2
 80034e4:	011b      	lsls	r3, r3, #4
 80034e6:	1a9b      	subs	r3, r3, r2
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	440b      	add	r3, r1
 80034ec:	334d      	adds	r3, #77	@ 0x4d
 80034ee:	2206      	movs	r2, #6
 80034f0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	78fa      	ldrb	r2, [r7, #3]
 80034f8:	4611      	mov	r1, r2
 80034fa:	4618      	mov	r0, r3
 80034fc:	f005 fd47 	bl	8008f8e <USB_HC_Halt>
 8003500:	e04e      	b.n	80035a0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	78fa      	ldrb	r2, [r7, #3]
 8003508:	4611      	mov	r1, r2
 800350a:	4618      	mov	r0, r3
 800350c:	f004 ff95 	bl	800843a <USB_ReadChInterrupts>
 8003510:	4603      	mov	r3, r0
 8003512:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003516:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800351a:	d11b      	bne.n	8003554 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800351c:	78fb      	ldrb	r3, [r7, #3]
 800351e:	015a      	lsls	r2, r3, #5
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	4413      	add	r3, r2
 8003524:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003528:	461a      	mov	r2, r3
 800352a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800352e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003530:	78fa      	ldrb	r2, [r7, #3]
 8003532:	6879      	ldr	r1, [r7, #4]
 8003534:	4613      	mov	r3, r2
 8003536:	011b      	lsls	r3, r3, #4
 8003538:	1a9b      	subs	r3, r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	440b      	add	r3, r1
 800353e:	334d      	adds	r3, #77	@ 0x4d
 8003540:	2209      	movs	r2, #9
 8003542:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	78fa      	ldrb	r2, [r7, #3]
 800354a:	4611      	mov	r1, r2
 800354c:	4618      	mov	r0, r3
 800354e:	f005 fd1e 	bl	8008f8e <USB_HC_Halt>
 8003552:	e025      	b.n	80035a0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	78fa      	ldrb	r2, [r7, #3]
 800355a:	4611      	mov	r1, r2
 800355c:	4618      	mov	r0, r3
 800355e:	f004 ff6c 	bl	800843a <USB_ReadChInterrupts>
 8003562:	4603      	mov	r3, r0
 8003564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003568:	2b80      	cmp	r3, #128	@ 0x80
 800356a:	d119      	bne.n	80035a0 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800356c:	78fb      	ldrb	r3, [r7, #3]
 800356e:	015a      	lsls	r2, r3, #5
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	4413      	add	r3, r2
 8003574:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003578:	461a      	mov	r2, r3
 800357a:	2380      	movs	r3, #128	@ 0x80
 800357c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800357e:	78fa      	ldrb	r2, [r7, #3]
 8003580:	6879      	ldr	r1, [r7, #4]
 8003582:	4613      	mov	r3, r2
 8003584:	011b      	lsls	r3, r3, #4
 8003586:	1a9b      	subs	r3, r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	440b      	add	r3, r1
 800358c:	334d      	adds	r3, #77	@ 0x4d
 800358e:	2207      	movs	r2, #7
 8003590:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	78fa      	ldrb	r2, [r7, #3]
 8003598:	4611      	mov	r1, r2
 800359a:	4618      	mov	r0, r3
 800359c:	f005 fcf7 	bl	8008f8e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	78fa      	ldrb	r2, [r7, #3]
 80035a6:	4611      	mov	r1, r2
 80035a8:	4618      	mov	r0, r3
 80035aa:	f004 ff46 	bl	800843a <USB_ReadChInterrupts>
 80035ae:	4603      	mov	r3, r0
 80035b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035b8:	d112      	bne.n	80035e0 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	78fa      	ldrb	r2, [r7, #3]
 80035c0:	4611      	mov	r1, r2
 80035c2:	4618      	mov	r0, r3
 80035c4:	f005 fce3 	bl	8008f8e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80035c8:	78fb      	ldrb	r3, [r7, #3]
 80035ca:	015a      	lsls	r2, r3, #5
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	4413      	add	r3, r2
 80035d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035d4:	461a      	mov	r2, r3
 80035d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80035da:	6093      	str	r3, [r2, #8]
 80035dc:	f000 bd75 	b.w	80040ca <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	78fa      	ldrb	r2, [r7, #3]
 80035e6:	4611      	mov	r1, r2
 80035e8:	4618      	mov	r0, r3
 80035ea:	f004 ff26 	bl	800843a <USB_ReadChInterrupts>
 80035ee:	4603      	mov	r3, r0
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	f040 8128 	bne.w	800384a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80035fa:	78fb      	ldrb	r3, [r7, #3]
 80035fc:	015a      	lsls	r2, r3, #5
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	4413      	add	r3, r2
 8003602:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003606:	461a      	mov	r2, r3
 8003608:	2320      	movs	r3, #32
 800360a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800360c:	78fa      	ldrb	r2, [r7, #3]
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	4613      	mov	r3, r2
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	1a9b      	subs	r3, r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	331b      	adds	r3, #27
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d119      	bne.n	8003656 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003622:	78fa      	ldrb	r2, [r7, #3]
 8003624:	6879      	ldr	r1, [r7, #4]
 8003626:	4613      	mov	r3, r2
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	1a9b      	subs	r3, r3, r2
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	440b      	add	r3, r1
 8003630:	331b      	adds	r3, #27
 8003632:	2200      	movs	r2, #0
 8003634:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003636:	78fb      	ldrb	r3, [r7, #3]
 8003638:	015a      	lsls	r2, r3, #5
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	4413      	add	r3, r2
 800363e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	78fa      	ldrb	r2, [r7, #3]
 8003646:	0151      	lsls	r1, r2, #5
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	440a      	add	r2, r1
 800364c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003650:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003654:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	799b      	ldrb	r3, [r3, #6]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d01b      	beq.n	8003696 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800365e:	78fa      	ldrb	r2, [r7, #3]
 8003660:	6879      	ldr	r1, [r7, #4]
 8003662:	4613      	mov	r3, r2
 8003664:	011b      	lsls	r3, r3, #4
 8003666:	1a9b      	subs	r3, r3, r2
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	440b      	add	r3, r1
 800366c:	3330      	adds	r3, #48	@ 0x30
 800366e:	6819      	ldr	r1, [r3, #0]
 8003670:	78fb      	ldrb	r3, [r7, #3]
 8003672:	015a      	lsls	r2, r3, #5
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	4413      	add	r3, r2
 8003678:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003682:	78fa      	ldrb	r2, [r7, #3]
 8003684:	1ac9      	subs	r1, r1, r3
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	4613      	mov	r3, r2
 800368a:	011b      	lsls	r3, r3, #4
 800368c:	1a9b      	subs	r3, r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	4403      	add	r3, r0
 8003692:	3338      	adds	r3, #56	@ 0x38
 8003694:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003696:	78fa      	ldrb	r2, [r7, #3]
 8003698:	6879      	ldr	r1, [r7, #4]
 800369a:	4613      	mov	r3, r2
 800369c:	011b      	lsls	r3, r3, #4
 800369e:	1a9b      	subs	r3, r3, r2
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	440b      	add	r3, r1
 80036a4:	334d      	adds	r3, #77	@ 0x4d
 80036a6:	2201      	movs	r2, #1
 80036a8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80036aa:	78fa      	ldrb	r2, [r7, #3]
 80036ac:	6879      	ldr	r1, [r7, #4]
 80036ae:	4613      	mov	r3, r2
 80036b0:	011b      	lsls	r3, r3, #4
 80036b2:	1a9b      	subs	r3, r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	440b      	add	r3, r1
 80036b8:	3344      	adds	r3, #68	@ 0x44
 80036ba:	2200      	movs	r2, #0
 80036bc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80036be:	78fb      	ldrb	r3, [r7, #3]
 80036c0:	015a      	lsls	r2, r3, #5
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	4413      	add	r3, r2
 80036c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036ca:	461a      	mov	r2, r3
 80036cc:	2301      	movs	r3, #1
 80036ce:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80036d0:	78fa      	ldrb	r2, [r7, #3]
 80036d2:	6879      	ldr	r1, [r7, #4]
 80036d4:	4613      	mov	r3, r2
 80036d6:	011b      	lsls	r3, r3, #4
 80036d8:	1a9b      	subs	r3, r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	3326      	adds	r3, #38	@ 0x26
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00a      	beq.n	80036fc <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80036e6:	78fa      	ldrb	r2, [r7, #3]
 80036e8:	6879      	ldr	r1, [r7, #4]
 80036ea:	4613      	mov	r3, r2
 80036ec:	011b      	lsls	r3, r3, #4
 80036ee:	1a9b      	subs	r3, r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	440b      	add	r3, r1
 80036f4:	3326      	adds	r3, #38	@ 0x26
 80036f6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d110      	bne.n	800371e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	78fa      	ldrb	r2, [r7, #3]
 8003702:	4611      	mov	r1, r2
 8003704:	4618      	mov	r0, r3
 8003706:	f005 fc42 	bl	8008f8e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800370a:	78fb      	ldrb	r3, [r7, #3]
 800370c:	015a      	lsls	r2, r3, #5
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	4413      	add	r3, r2
 8003712:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003716:	461a      	mov	r2, r3
 8003718:	2310      	movs	r3, #16
 800371a:	6093      	str	r3, [r2, #8]
 800371c:	e03d      	b.n	800379a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800371e:	78fa      	ldrb	r2, [r7, #3]
 8003720:	6879      	ldr	r1, [r7, #4]
 8003722:	4613      	mov	r3, r2
 8003724:	011b      	lsls	r3, r3, #4
 8003726:	1a9b      	subs	r3, r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	440b      	add	r3, r1
 800372c:	3326      	adds	r3, #38	@ 0x26
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	2b03      	cmp	r3, #3
 8003732:	d00a      	beq.n	800374a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003734:	78fa      	ldrb	r2, [r7, #3]
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	4613      	mov	r3, r2
 800373a:	011b      	lsls	r3, r3, #4
 800373c:	1a9b      	subs	r3, r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	440b      	add	r3, r1
 8003742:	3326      	adds	r3, #38	@ 0x26
 8003744:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003746:	2b01      	cmp	r3, #1
 8003748:	d127      	bne.n	800379a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800374a:	78fb      	ldrb	r3, [r7, #3]
 800374c:	015a      	lsls	r2, r3, #5
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	4413      	add	r3, r2
 8003752:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	78fa      	ldrb	r2, [r7, #3]
 800375a:	0151      	lsls	r1, r2, #5
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	440a      	add	r2, r1
 8003760:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003764:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003768:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800376a:	78fa      	ldrb	r2, [r7, #3]
 800376c:	6879      	ldr	r1, [r7, #4]
 800376e:	4613      	mov	r3, r2
 8003770:	011b      	lsls	r3, r3, #4
 8003772:	1a9b      	subs	r3, r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	440b      	add	r3, r1
 8003778:	334c      	adds	r3, #76	@ 0x4c
 800377a:	2201      	movs	r2, #1
 800377c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800377e:	78fa      	ldrb	r2, [r7, #3]
 8003780:	6879      	ldr	r1, [r7, #4]
 8003782:	4613      	mov	r3, r2
 8003784:	011b      	lsls	r3, r3, #4
 8003786:	1a9b      	subs	r3, r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	440b      	add	r3, r1
 800378c:	334c      	adds	r3, #76	@ 0x4c
 800378e:	781a      	ldrb	r2, [r3, #0]
 8003790:	78fb      	ldrb	r3, [r7, #3]
 8003792:	4619      	mov	r1, r3
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f007 ff59 	bl	800b64c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	799b      	ldrb	r3, [r3, #6]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d13b      	bne.n	800381a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80037a2:	78fa      	ldrb	r2, [r7, #3]
 80037a4:	6879      	ldr	r1, [r7, #4]
 80037a6:	4613      	mov	r3, r2
 80037a8:	011b      	lsls	r3, r3, #4
 80037aa:	1a9b      	subs	r3, r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	440b      	add	r3, r1
 80037b0:	3338      	adds	r3, #56	@ 0x38
 80037b2:	6819      	ldr	r1, [r3, #0]
 80037b4:	78fa      	ldrb	r2, [r7, #3]
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	4613      	mov	r3, r2
 80037ba:	011b      	lsls	r3, r3, #4
 80037bc:	1a9b      	subs	r3, r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4403      	add	r3, r0
 80037c2:	3328      	adds	r3, #40	@ 0x28
 80037c4:	881b      	ldrh	r3, [r3, #0]
 80037c6:	440b      	add	r3, r1
 80037c8:	1e59      	subs	r1, r3, #1
 80037ca:	78fa      	ldrb	r2, [r7, #3]
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	4613      	mov	r3, r2
 80037d0:	011b      	lsls	r3, r3, #4
 80037d2:	1a9b      	subs	r3, r3, r2
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	4403      	add	r3, r0
 80037d8:	3328      	adds	r3, #40	@ 0x28
 80037da:	881b      	ldrh	r3, [r3, #0]
 80037dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80037e0:	f003 0301 	and.w	r3, r3, #1
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	f000 8470 	beq.w	80040ca <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80037ea:	78fa      	ldrb	r2, [r7, #3]
 80037ec:	6879      	ldr	r1, [r7, #4]
 80037ee:	4613      	mov	r3, r2
 80037f0:	011b      	lsls	r3, r3, #4
 80037f2:	1a9b      	subs	r3, r3, r2
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	440b      	add	r3, r1
 80037f8:	333c      	adds	r3, #60	@ 0x3c
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	78fa      	ldrb	r2, [r7, #3]
 80037fe:	f083 0301 	eor.w	r3, r3, #1
 8003802:	b2d8      	uxtb	r0, r3
 8003804:	6879      	ldr	r1, [r7, #4]
 8003806:	4613      	mov	r3, r2
 8003808:	011b      	lsls	r3, r3, #4
 800380a:	1a9b      	subs	r3, r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	440b      	add	r3, r1
 8003810:	333c      	adds	r3, #60	@ 0x3c
 8003812:	4602      	mov	r2, r0
 8003814:	701a      	strb	r2, [r3, #0]
 8003816:	f000 bc58 	b.w	80040ca <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800381a:	78fa      	ldrb	r2, [r7, #3]
 800381c:	6879      	ldr	r1, [r7, #4]
 800381e:	4613      	mov	r3, r2
 8003820:	011b      	lsls	r3, r3, #4
 8003822:	1a9b      	subs	r3, r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	440b      	add	r3, r1
 8003828:	333c      	adds	r3, #60	@ 0x3c
 800382a:	781b      	ldrb	r3, [r3, #0]
 800382c:	78fa      	ldrb	r2, [r7, #3]
 800382e:	f083 0301 	eor.w	r3, r3, #1
 8003832:	b2d8      	uxtb	r0, r3
 8003834:	6879      	ldr	r1, [r7, #4]
 8003836:	4613      	mov	r3, r2
 8003838:	011b      	lsls	r3, r3, #4
 800383a:	1a9b      	subs	r3, r3, r2
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	440b      	add	r3, r1
 8003840:	333c      	adds	r3, #60	@ 0x3c
 8003842:	4602      	mov	r2, r0
 8003844:	701a      	strb	r2, [r3, #0]
 8003846:	f000 bc40 	b.w	80040ca <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	78fa      	ldrb	r2, [r7, #3]
 8003850:	4611      	mov	r1, r2
 8003852:	4618      	mov	r0, r3
 8003854:	f004 fdf1 	bl	800843a <USB_ReadChInterrupts>
 8003858:	4603      	mov	r3, r0
 800385a:	f003 0320 	and.w	r3, r3, #32
 800385e:	2b20      	cmp	r3, #32
 8003860:	d131      	bne.n	80038c6 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003862:	78fb      	ldrb	r3, [r7, #3]
 8003864:	015a      	lsls	r2, r3, #5
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	4413      	add	r3, r2
 800386a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800386e:	461a      	mov	r2, r3
 8003870:	2320      	movs	r3, #32
 8003872:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003874:	78fa      	ldrb	r2, [r7, #3]
 8003876:	6879      	ldr	r1, [r7, #4]
 8003878:	4613      	mov	r3, r2
 800387a:	011b      	lsls	r3, r3, #4
 800387c:	1a9b      	subs	r3, r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	440b      	add	r3, r1
 8003882:	331a      	adds	r3, #26
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	2b01      	cmp	r3, #1
 8003888:	f040 841f 	bne.w	80040ca <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 800388c:	78fa      	ldrb	r2, [r7, #3]
 800388e:	6879      	ldr	r1, [r7, #4]
 8003890:	4613      	mov	r3, r2
 8003892:	011b      	lsls	r3, r3, #4
 8003894:	1a9b      	subs	r3, r3, r2
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	440b      	add	r3, r1
 800389a:	331b      	adds	r3, #27
 800389c:	2201      	movs	r2, #1
 800389e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80038a0:	78fa      	ldrb	r2, [r7, #3]
 80038a2:	6879      	ldr	r1, [r7, #4]
 80038a4:	4613      	mov	r3, r2
 80038a6:	011b      	lsls	r3, r3, #4
 80038a8:	1a9b      	subs	r3, r3, r2
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	440b      	add	r3, r1
 80038ae:	334d      	adds	r3, #77	@ 0x4d
 80038b0:	2203      	movs	r2, #3
 80038b2:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	78fa      	ldrb	r2, [r7, #3]
 80038ba:	4611      	mov	r1, r2
 80038bc:	4618      	mov	r0, r3
 80038be:	f005 fb66 	bl	8008f8e <USB_HC_Halt>
 80038c2:	f000 bc02 	b.w	80040ca <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	78fa      	ldrb	r2, [r7, #3]
 80038cc:	4611      	mov	r1, r2
 80038ce:	4618      	mov	r0, r3
 80038d0:	f004 fdb3 	bl	800843a <USB_ReadChInterrupts>
 80038d4:	4603      	mov	r3, r0
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b02      	cmp	r3, #2
 80038dc:	f040 8305 	bne.w	8003eea <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80038e0:	78fb      	ldrb	r3, [r7, #3]
 80038e2:	015a      	lsls	r2, r3, #5
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	4413      	add	r3, r2
 80038e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038ec:	461a      	mov	r2, r3
 80038ee:	2302      	movs	r3, #2
 80038f0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80038f2:	78fa      	ldrb	r2, [r7, #3]
 80038f4:	6879      	ldr	r1, [r7, #4]
 80038f6:	4613      	mov	r3, r2
 80038f8:	011b      	lsls	r3, r3, #4
 80038fa:	1a9b      	subs	r3, r3, r2
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	440b      	add	r3, r1
 8003900:	334d      	adds	r3, #77	@ 0x4d
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	2b01      	cmp	r3, #1
 8003906:	d114      	bne.n	8003932 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003908:	78fa      	ldrb	r2, [r7, #3]
 800390a:	6879      	ldr	r1, [r7, #4]
 800390c:	4613      	mov	r3, r2
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	1a9b      	subs	r3, r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	440b      	add	r3, r1
 8003916:	334d      	adds	r3, #77	@ 0x4d
 8003918:	2202      	movs	r2, #2
 800391a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800391c:	78fa      	ldrb	r2, [r7, #3]
 800391e:	6879      	ldr	r1, [r7, #4]
 8003920:	4613      	mov	r3, r2
 8003922:	011b      	lsls	r3, r3, #4
 8003924:	1a9b      	subs	r3, r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	440b      	add	r3, r1
 800392a:	334c      	adds	r3, #76	@ 0x4c
 800392c:	2201      	movs	r2, #1
 800392e:	701a      	strb	r2, [r3, #0]
 8003930:	e2cc      	b.n	8003ecc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003932:	78fa      	ldrb	r2, [r7, #3]
 8003934:	6879      	ldr	r1, [r7, #4]
 8003936:	4613      	mov	r3, r2
 8003938:	011b      	lsls	r3, r3, #4
 800393a:	1a9b      	subs	r3, r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	440b      	add	r3, r1
 8003940:	334d      	adds	r3, #77	@ 0x4d
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	2b06      	cmp	r3, #6
 8003946:	d114      	bne.n	8003972 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003948:	78fa      	ldrb	r2, [r7, #3]
 800394a:	6879      	ldr	r1, [r7, #4]
 800394c:	4613      	mov	r3, r2
 800394e:	011b      	lsls	r3, r3, #4
 8003950:	1a9b      	subs	r3, r3, r2
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	440b      	add	r3, r1
 8003956:	334d      	adds	r3, #77	@ 0x4d
 8003958:	2202      	movs	r2, #2
 800395a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800395c:	78fa      	ldrb	r2, [r7, #3]
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	4613      	mov	r3, r2
 8003962:	011b      	lsls	r3, r3, #4
 8003964:	1a9b      	subs	r3, r3, r2
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	440b      	add	r3, r1
 800396a:	334c      	adds	r3, #76	@ 0x4c
 800396c:	2205      	movs	r2, #5
 800396e:	701a      	strb	r2, [r3, #0]
 8003970:	e2ac      	b.n	8003ecc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003972:	78fa      	ldrb	r2, [r7, #3]
 8003974:	6879      	ldr	r1, [r7, #4]
 8003976:	4613      	mov	r3, r2
 8003978:	011b      	lsls	r3, r3, #4
 800397a:	1a9b      	subs	r3, r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	440b      	add	r3, r1
 8003980:	334d      	adds	r3, #77	@ 0x4d
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	2b07      	cmp	r3, #7
 8003986:	d00b      	beq.n	80039a0 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003988:	78fa      	ldrb	r2, [r7, #3]
 800398a:	6879      	ldr	r1, [r7, #4]
 800398c:	4613      	mov	r3, r2
 800398e:	011b      	lsls	r3, r3, #4
 8003990:	1a9b      	subs	r3, r3, r2
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	440b      	add	r3, r1
 8003996:	334d      	adds	r3, #77	@ 0x4d
 8003998:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800399a:	2b09      	cmp	r3, #9
 800399c:	f040 80a6 	bne.w	8003aec <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80039a0:	78fa      	ldrb	r2, [r7, #3]
 80039a2:	6879      	ldr	r1, [r7, #4]
 80039a4:	4613      	mov	r3, r2
 80039a6:	011b      	lsls	r3, r3, #4
 80039a8:	1a9b      	subs	r3, r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	440b      	add	r3, r1
 80039ae:	334d      	adds	r3, #77	@ 0x4d
 80039b0:	2202      	movs	r2, #2
 80039b2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80039b4:	78fa      	ldrb	r2, [r7, #3]
 80039b6:	6879      	ldr	r1, [r7, #4]
 80039b8:	4613      	mov	r3, r2
 80039ba:	011b      	lsls	r3, r3, #4
 80039bc:	1a9b      	subs	r3, r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	440b      	add	r3, r1
 80039c2:	3344      	adds	r3, #68	@ 0x44
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	1c59      	adds	r1, r3, #1
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	4613      	mov	r3, r2
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	1a9b      	subs	r3, r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	4403      	add	r3, r0
 80039d4:	3344      	adds	r3, #68	@ 0x44
 80039d6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80039d8:	78fa      	ldrb	r2, [r7, #3]
 80039da:	6879      	ldr	r1, [r7, #4]
 80039dc:	4613      	mov	r3, r2
 80039de:	011b      	lsls	r3, r3, #4
 80039e0:	1a9b      	subs	r3, r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	440b      	add	r3, r1
 80039e6:	3344      	adds	r3, #68	@ 0x44
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d943      	bls.n	8003a76 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80039ee:	78fa      	ldrb	r2, [r7, #3]
 80039f0:	6879      	ldr	r1, [r7, #4]
 80039f2:	4613      	mov	r3, r2
 80039f4:	011b      	lsls	r3, r3, #4
 80039f6:	1a9b      	subs	r3, r3, r2
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	440b      	add	r3, r1
 80039fc:	3344      	adds	r3, #68	@ 0x44
 80039fe:	2200      	movs	r2, #0
 8003a00:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003a02:	78fa      	ldrb	r2, [r7, #3]
 8003a04:	6879      	ldr	r1, [r7, #4]
 8003a06:	4613      	mov	r3, r2
 8003a08:	011b      	lsls	r3, r3, #4
 8003a0a:	1a9b      	subs	r3, r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	440b      	add	r3, r1
 8003a10:	331a      	adds	r3, #26
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d123      	bne.n	8003a60 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003a18:	78fa      	ldrb	r2, [r7, #3]
 8003a1a:	6879      	ldr	r1, [r7, #4]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	011b      	lsls	r3, r3, #4
 8003a20:	1a9b      	subs	r3, r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	440b      	add	r3, r1
 8003a26:	331b      	adds	r3, #27
 8003a28:	2200      	movs	r2, #0
 8003a2a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003a2c:	78fa      	ldrb	r2, [r7, #3]
 8003a2e:	6879      	ldr	r1, [r7, #4]
 8003a30:	4613      	mov	r3, r2
 8003a32:	011b      	lsls	r3, r3, #4
 8003a34:	1a9b      	subs	r3, r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	440b      	add	r3, r1
 8003a3a:	331c      	adds	r3, #28
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003a40:	78fb      	ldrb	r3, [r7, #3]
 8003a42:	015a      	lsls	r2, r3, #5
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	4413      	add	r3, r2
 8003a48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	78fa      	ldrb	r2, [r7, #3]
 8003a50:	0151      	lsls	r1, r2, #5
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	440a      	add	r2, r1
 8003a56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a5e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003a60:	78fa      	ldrb	r2, [r7, #3]
 8003a62:	6879      	ldr	r1, [r7, #4]
 8003a64:	4613      	mov	r3, r2
 8003a66:	011b      	lsls	r3, r3, #4
 8003a68:	1a9b      	subs	r3, r3, r2
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	440b      	add	r3, r1
 8003a6e:	334c      	adds	r3, #76	@ 0x4c
 8003a70:	2204      	movs	r2, #4
 8003a72:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003a74:	e229      	b.n	8003eca <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003a76:	78fa      	ldrb	r2, [r7, #3]
 8003a78:	6879      	ldr	r1, [r7, #4]
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	011b      	lsls	r3, r3, #4
 8003a7e:	1a9b      	subs	r3, r3, r2
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	440b      	add	r3, r1
 8003a84:	334c      	adds	r3, #76	@ 0x4c
 8003a86:	2202      	movs	r2, #2
 8003a88:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a8a:	78fa      	ldrb	r2, [r7, #3]
 8003a8c:	6879      	ldr	r1, [r7, #4]
 8003a8e:	4613      	mov	r3, r2
 8003a90:	011b      	lsls	r3, r3, #4
 8003a92:	1a9b      	subs	r3, r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	440b      	add	r3, r1
 8003a98:	3326      	adds	r3, #38	@ 0x26
 8003a9a:	781b      	ldrb	r3, [r3, #0]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00b      	beq.n	8003ab8 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003aa0:	78fa      	ldrb	r2, [r7, #3]
 8003aa2:	6879      	ldr	r1, [r7, #4]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	011b      	lsls	r3, r3, #4
 8003aa8:	1a9b      	subs	r3, r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	440b      	add	r3, r1
 8003aae:	3326      	adds	r3, #38	@ 0x26
 8003ab0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	f040 8209 	bne.w	8003eca <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003ab8:	78fb      	ldrb	r3, [r7, #3]
 8003aba:	015a      	lsls	r2, r3, #5
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	4413      	add	r3, r2
 8003ac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003ace:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ad6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ad8:	78fb      	ldrb	r3, [r7, #3]
 8003ada:	015a      	lsls	r2, r3, #5
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	4413      	add	r3, r2
 8003ae0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003aea:	e1ee      	b.n	8003eca <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003aec:	78fa      	ldrb	r2, [r7, #3]
 8003aee:	6879      	ldr	r1, [r7, #4]
 8003af0:	4613      	mov	r3, r2
 8003af2:	011b      	lsls	r3, r3, #4
 8003af4:	1a9b      	subs	r3, r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	440b      	add	r3, r1
 8003afa:	334d      	adds	r3, #77	@ 0x4d
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	2b05      	cmp	r3, #5
 8003b00:	f040 80c8 	bne.w	8003c94 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b04:	78fa      	ldrb	r2, [r7, #3]
 8003b06:	6879      	ldr	r1, [r7, #4]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	011b      	lsls	r3, r3, #4
 8003b0c:	1a9b      	subs	r3, r3, r2
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	440b      	add	r3, r1
 8003b12:	334d      	adds	r3, #77	@ 0x4d
 8003b14:	2202      	movs	r2, #2
 8003b16:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003b18:	78fa      	ldrb	r2, [r7, #3]
 8003b1a:	6879      	ldr	r1, [r7, #4]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	011b      	lsls	r3, r3, #4
 8003b20:	1a9b      	subs	r3, r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	440b      	add	r3, r1
 8003b26:	331b      	adds	r3, #27
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	f040 81ce 	bne.w	8003ecc <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003b30:	78fa      	ldrb	r2, [r7, #3]
 8003b32:	6879      	ldr	r1, [r7, #4]
 8003b34:	4613      	mov	r3, r2
 8003b36:	011b      	lsls	r3, r3, #4
 8003b38:	1a9b      	subs	r3, r3, r2
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	440b      	add	r3, r1
 8003b3e:	3326      	adds	r3, #38	@ 0x26
 8003b40:	781b      	ldrb	r3, [r3, #0]
 8003b42:	2b03      	cmp	r3, #3
 8003b44:	d16b      	bne.n	8003c1e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003b46:	78fa      	ldrb	r2, [r7, #3]
 8003b48:	6879      	ldr	r1, [r7, #4]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	011b      	lsls	r3, r3, #4
 8003b4e:	1a9b      	subs	r3, r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	440b      	add	r3, r1
 8003b54:	3348      	adds	r3, #72	@ 0x48
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	1c59      	adds	r1, r3, #1
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	1a9b      	subs	r3, r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	4403      	add	r3, r0
 8003b66:	3348      	adds	r3, #72	@ 0x48
 8003b68:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003b6a:	78fa      	ldrb	r2, [r7, #3]
 8003b6c:	6879      	ldr	r1, [r7, #4]
 8003b6e:	4613      	mov	r3, r2
 8003b70:	011b      	lsls	r3, r3, #4
 8003b72:	1a9b      	subs	r3, r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	440b      	add	r3, r1
 8003b78:	3348      	adds	r3, #72	@ 0x48
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	d943      	bls.n	8003c08 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003b80:	78fa      	ldrb	r2, [r7, #3]
 8003b82:	6879      	ldr	r1, [r7, #4]
 8003b84:	4613      	mov	r3, r2
 8003b86:	011b      	lsls	r3, r3, #4
 8003b88:	1a9b      	subs	r3, r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	440b      	add	r3, r1
 8003b8e:	3348      	adds	r3, #72	@ 0x48
 8003b90:	2200      	movs	r2, #0
 8003b92:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003b94:	78fa      	ldrb	r2, [r7, #3]
 8003b96:	6879      	ldr	r1, [r7, #4]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	011b      	lsls	r3, r3, #4
 8003b9c:	1a9b      	subs	r3, r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	440b      	add	r3, r1
 8003ba2:	331b      	adds	r3, #27
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003ba8:	78fa      	ldrb	r2, [r7, #3]
 8003baa:	6879      	ldr	r1, [r7, #4]
 8003bac:	4613      	mov	r3, r2
 8003bae:	011b      	lsls	r3, r3, #4
 8003bb0:	1a9b      	subs	r3, r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	440b      	add	r3, r1
 8003bb6:	3344      	adds	r3, #68	@ 0x44
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d809      	bhi.n	8003bd2 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003bbe:	78fa      	ldrb	r2, [r7, #3]
 8003bc0:	6879      	ldr	r1, [r7, #4]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	011b      	lsls	r3, r3, #4
 8003bc6:	1a9b      	subs	r3, r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	440b      	add	r3, r1
 8003bcc:	331c      	adds	r3, #28
 8003bce:	2201      	movs	r2, #1
 8003bd0:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003bd2:	78fb      	ldrb	r3, [r7, #3]
 8003bd4:	015a      	lsls	r2, r3, #5
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	4413      	add	r3, r2
 8003bda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	78fa      	ldrb	r2, [r7, #3]
 8003be2:	0151      	lsls	r1, r2, #5
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	440a      	add	r2, r1
 8003be8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003bec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bf0:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003bf2:	78fa      	ldrb	r2, [r7, #3]
 8003bf4:	6879      	ldr	r1, [r7, #4]
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	011b      	lsls	r3, r3, #4
 8003bfa:	1a9b      	subs	r3, r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	440b      	add	r3, r1
 8003c00:	334c      	adds	r3, #76	@ 0x4c
 8003c02:	2204      	movs	r2, #4
 8003c04:	701a      	strb	r2, [r3, #0]
 8003c06:	e014      	b.n	8003c32 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003c08:	78fa      	ldrb	r2, [r7, #3]
 8003c0a:	6879      	ldr	r1, [r7, #4]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	011b      	lsls	r3, r3, #4
 8003c10:	1a9b      	subs	r3, r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	440b      	add	r3, r1
 8003c16:	334c      	adds	r3, #76	@ 0x4c
 8003c18:	2202      	movs	r2, #2
 8003c1a:	701a      	strb	r2, [r3, #0]
 8003c1c:	e009      	b.n	8003c32 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003c1e:	78fa      	ldrb	r2, [r7, #3]
 8003c20:	6879      	ldr	r1, [r7, #4]
 8003c22:	4613      	mov	r3, r2
 8003c24:	011b      	lsls	r3, r3, #4
 8003c26:	1a9b      	subs	r3, r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	440b      	add	r3, r1
 8003c2c:	334c      	adds	r3, #76	@ 0x4c
 8003c2e:	2202      	movs	r2, #2
 8003c30:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c32:	78fa      	ldrb	r2, [r7, #3]
 8003c34:	6879      	ldr	r1, [r7, #4]
 8003c36:	4613      	mov	r3, r2
 8003c38:	011b      	lsls	r3, r3, #4
 8003c3a:	1a9b      	subs	r3, r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	440b      	add	r3, r1
 8003c40:	3326      	adds	r3, #38	@ 0x26
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00b      	beq.n	8003c60 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003c48:	78fa      	ldrb	r2, [r7, #3]
 8003c4a:	6879      	ldr	r1, [r7, #4]
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	011b      	lsls	r3, r3, #4
 8003c50:	1a9b      	subs	r3, r3, r2
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	440b      	add	r3, r1
 8003c56:	3326      	adds	r3, #38	@ 0x26
 8003c58:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	f040 8136 	bne.w	8003ecc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003c60:	78fb      	ldrb	r3, [r7, #3]
 8003c62:	015a      	lsls	r2, r3, #5
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	4413      	add	r3, r2
 8003c68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003c76:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003c7e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003c80:	78fb      	ldrb	r3, [r7, #3]
 8003c82:	015a      	lsls	r2, r3, #5
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	4413      	add	r3, r2
 8003c88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6013      	str	r3, [r2, #0]
 8003c92:	e11b      	b.n	8003ecc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003c94:	78fa      	ldrb	r2, [r7, #3]
 8003c96:	6879      	ldr	r1, [r7, #4]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	011b      	lsls	r3, r3, #4
 8003c9c:	1a9b      	subs	r3, r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	334d      	adds	r3, #77	@ 0x4d
 8003ca4:	781b      	ldrb	r3, [r3, #0]
 8003ca6:	2b03      	cmp	r3, #3
 8003ca8:	f040 8081 	bne.w	8003dae <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003cac:	78fa      	ldrb	r2, [r7, #3]
 8003cae:	6879      	ldr	r1, [r7, #4]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	011b      	lsls	r3, r3, #4
 8003cb4:	1a9b      	subs	r3, r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	440b      	add	r3, r1
 8003cba:	334d      	adds	r3, #77	@ 0x4d
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003cc0:	78fa      	ldrb	r2, [r7, #3]
 8003cc2:	6879      	ldr	r1, [r7, #4]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	011b      	lsls	r3, r3, #4
 8003cc8:	1a9b      	subs	r3, r3, r2
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	440b      	add	r3, r1
 8003cce:	331b      	adds	r3, #27
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	f040 80fa 	bne.w	8003ecc <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003cd8:	78fa      	ldrb	r2, [r7, #3]
 8003cda:	6879      	ldr	r1, [r7, #4]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	011b      	lsls	r3, r3, #4
 8003ce0:	1a9b      	subs	r3, r3, r2
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	440b      	add	r3, r1
 8003ce6:	334c      	adds	r3, #76	@ 0x4c
 8003ce8:	2202      	movs	r2, #2
 8003cea:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003cec:	78fb      	ldrb	r3, [r7, #3]
 8003cee:	015a      	lsls	r2, r3, #5
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	78fa      	ldrb	r2, [r7, #3]
 8003cfc:	0151      	lsls	r1, r2, #5
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	440a      	add	r2, r1
 8003d02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d0a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003d0c:	78fb      	ldrb	r3, [r7, #3]
 8003d0e:	015a      	lsls	r2, r3, #5
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	4413      	add	r3, r2
 8003d14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	78fa      	ldrb	r2, [r7, #3]
 8003d1c:	0151      	lsls	r1, r2, #5
 8003d1e:	693a      	ldr	r2, [r7, #16]
 8003d20:	440a      	add	r2, r1
 8003d22:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d2a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003d2c:	78fb      	ldrb	r3, [r7, #3]
 8003d2e:	015a      	lsls	r2, r3, #5
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	4413      	add	r3, r2
 8003d34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	78fa      	ldrb	r2, [r7, #3]
 8003d3c:	0151      	lsls	r1, r2, #5
 8003d3e:	693a      	ldr	r2, [r7, #16]
 8003d40:	440a      	add	r2, r1
 8003d42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d46:	f023 0320 	bic.w	r3, r3, #32
 8003d4a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d4c:	78fa      	ldrb	r2, [r7, #3]
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	4613      	mov	r3, r2
 8003d52:	011b      	lsls	r3, r3, #4
 8003d54:	1a9b      	subs	r3, r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	440b      	add	r3, r1
 8003d5a:	3326      	adds	r3, #38	@ 0x26
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00b      	beq.n	8003d7a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003d62:	78fa      	ldrb	r2, [r7, #3]
 8003d64:	6879      	ldr	r1, [r7, #4]
 8003d66:	4613      	mov	r3, r2
 8003d68:	011b      	lsls	r3, r3, #4
 8003d6a:	1a9b      	subs	r3, r3, r2
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	440b      	add	r3, r1
 8003d70:	3326      	adds	r3, #38	@ 0x26
 8003d72:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	f040 80a9 	bne.w	8003ecc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003d7a:	78fb      	ldrb	r3, [r7, #3]
 8003d7c:	015a      	lsls	r2, r3, #5
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	4413      	add	r3, r2
 8003d82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003d90:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003d98:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003d9a:	78fb      	ldrb	r3, [r7, #3]
 8003d9c:	015a      	lsls	r2, r3, #5
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	4413      	add	r3, r2
 8003da2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003da6:	461a      	mov	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6013      	str	r3, [r2, #0]
 8003dac:	e08e      	b.n	8003ecc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003dae:	78fa      	ldrb	r2, [r7, #3]
 8003db0:	6879      	ldr	r1, [r7, #4]
 8003db2:	4613      	mov	r3, r2
 8003db4:	011b      	lsls	r3, r3, #4
 8003db6:	1a9b      	subs	r3, r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	440b      	add	r3, r1
 8003dbc:	334d      	adds	r3, #77	@ 0x4d
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	2b04      	cmp	r3, #4
 8003dc2:	d143      	bne.n	8003e4c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003dc4:	78fa      	ldrb	r2, [r7, #3]
 8003dc6:	6879      	ldr	r1, [r7, #4]
 8003dc8:	4613      	mov	r3, r2
 8003dca:	011b      	lsls	r3, r3, #4
 8003dcc:	1a9b      	subs	r3, r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	440b      	add	r3, r1
 8003dd2:	334d      	adds	r3, #77	@ 0x4d
 8003dd4:	2202      	movs	r2, #2
 8003dd6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003dd8:	78fa      	ldrb	r2, [r7, #3]
 8003dda:	6879      	ldr	r1, [r7, #4]
 8003ddc:	4613      	mov	r3, r2
 8003dde:	011b      	lsls	r3, r3, #4
 8003de0:	1a9b      	subs	r3, r3, r2
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	440b      	add	r3, r1
 8003de6:	334c      	adds	r3, #76	@ 0x4c
 8003de8:	2202      	movs	r2, #2
 8003dea:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003dec:	78fa      	ldrb	r2, [r7, #3]
 8003dee:	6879      	ldr	r1, [r7, #4]
 8003df0:	4613      	mov	r3, r2
 8003df2:	011b      	lsls	r3, r3, #4
 8003df4:	1a9b      	subs	r3, r3, r2
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	440b      	add	r3, r1
 8003dfa:	3326      	adds	r3, #38	@ 0x26
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00a      	beq.n	8003e18 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003e02:	78fa      	ldrb	r2, [r7, #3]
 8003e04:	6879      	ldr	r1, [r7, #4]
 8003e06:	4613      	mov	r3, r2
 8003e08:	011b      	lsls	r3, r3, #4
 8003e0a:	1a9b      	subs	r3, r3, r2
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	440b      	add	r3, r1
 8003e10:	3326      	adds	r3, #38	@ 0x26
 8003e12:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d159      	bne.n	8003ecc <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003e18:	78fb      	ldrb	r3, [r7, #3]
 8003e1a:	015a      	lsls	r2, r3, #5
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	4413      	add	r3, r2
 8003e20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003e2e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003e36:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003e38:	78fb      	ldrb	r3, [r7, #3]
 8003e3a:	015a      	lsls	r2, r3, #5
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	4413      	add	r3, r2
 8003e40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e44:	461a      	mov	r2, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6013      	str	r3, [r2, #0]
 8003e4a:	e03f      	b.n	8003ecc <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003e4c:	78fa      	ldrb	r2, [r7, #3]
 8003e4e:	6879      	ldr	r1, [r7, #4]
 8003e50:	4613      	mov	r3, r2
 8003e52:	011b      	lsls	r3, r3, #4
 8003e54:	1a9b      	subs	r3, r3, r2
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	440b      	add	r3, r1
 8003e5a:	334d      	adds	r3, #77	@ 0x4d
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	2b08      	cmp	r3, #8
 8003e60:	d126      	bne.n	8003eb0 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e62:	78fa      	ldrb	r2, [r7, #3]
 8003e64:	6879      	ldr	r1, [r7, #4]
 8003e66:	4613      	mov	r3, r2
 8003e68:	011b      	lsls	r3, r3, #4
 8003e6a:	1a9b      	subs	r3, r3, r2
 8003e6c:	009b      	lsls	r3, r3, #2
 8003e6e:	440b      	add	r3, r1
 8003e70:	334d      	adds	r3, #77	@ 0x4d
 8003e72:	2202      	movs	r2, #2
 8003e74:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003e76:	78fa      	ldrb	r2, [r7, #3]
 8003e78:	6879      	ldr	r1, [r7, #4]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	011b      	lsls	r3, r3, #4
 8003e7e:	1a9b      	subs	r3, r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	440b      	add	r3, r1
 8003e84:	3344      	adds	r3, #68	@ 0x44
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	1c59      	adds	r1, r3, #1
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	011b      	lsls	r3, r3, #4
 8003e90:	1a9b      	subs	r3, r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	4403      	add	r3, r0
 8003e96:	3344      	adds	r3, #68	@ 0x44
 8003e98:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003e9a:	78fa      	ldrb	r2, [r7, #3]
 8003e9c:	6879      	ldr	r1, [r7, #4]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	011b      	lsls	r3, r3, #4
 8003ea2:	1a9b      	subs	r3, r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	440b      	add	r3, r1
 8003ea8:	334c      	adds	r3, #76	@ 0x4c
 8003eaa:	2204      	movs	r2, #4
 8003eac:	701a      	strb	r2, [r3, #0]
 8003eae:	e00d      	b.n	8003ecc <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003eb0:	78fa      	ldrb	r2, [r7, #3]
 8003eb2:	6879      	ldr	r1, [r7, #4]
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	011b      	lsls	r3, r3, #4
 8003eb8:	1a9b      	subs	r3, r3, r2
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	440b      	add	r3, r1
 8003ebe:	334d      	adds	r3, #77	@ 0x4d
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	f000 8100 	beq.w	80040c8 <HCD_HC_IN_IRQHandler+0xcca>
 8003ec8:	e000      	b.n	8003ecc <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003eca:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003ecc:	78fa      	ldrb	r2, [r7, #3]
 8003ece:	6879      	ldr	r1, [r7, #4]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	011b      	lsls	r3, r3, #4
 8003ed4:	1a9b      	subs	r3, r3, r2
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	440b      	add	r3, r1
 8003eda:	334c      	adds	r3, #76	@ 0x4c
 8003edc:	781a      	ldrb	r2, [r3, #0]
 8003ede:	78fb      	ldrb	r3, [r7, #3]
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f007 fbb2 	bl	800b64c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003ee8:	e0ef      	b.n	80040ca <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	78fa      	ldrb	r2, [r7, #3]
 8003ef0:	4611      	mov	r1, r2
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f004 faa1 	bl	800843a <USB_ReadChInterrupts>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003efe:	2b40      	cmp	r3, #64	@ 0x40
 8003f00:	d12f      	bne.n	8003f62 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003f02:	78fb      	ldrb	r3, [r7, #3]
 8003f04:	015a      	lsls	r2, r3, #5
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	4413      	add	r3, r2
 8003f0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f0e:	461a      	mov	r2, r3
 8003f10:	2340      	movs	r3, #64	@ 0x40
 8003f12:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003f14:	78fa      	ldrb	r2, [r7, #3]
 8003f16:	6879      	ldr	r1, [r7, #4]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	011b      	lsls	r3, r3, #4
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	440b      	add	r3, r1
 8003f22:	334d      	adds	r3, #77	@ 0x4d
 8003f24:	2205      	movs	r2, #5
 8003f26:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003f28:	78fa      	ldrb	r2, [r7, #3]
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	011b      	lsls	r3, r3, #4
 8003f30:	1a9b      	subs	r3, r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	440b      	add	r3, r1
 8003f36:	331a      	adds	r3, #26
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d109      	bne.n	8003f52 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003f3e:	78fa      	ldrb	r2, [r7, #3]
 8003f40:	6879      	ldr	r1, [r7, #4]
 8003f42:	4613      	mov	r3, r2
 8003f44:	011b      	lsls	r3, r3, #4
 8003f46:	1a9b      	subs	r3, r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	440b      	add	r3, r1
 8003f4c:	3344      	adds	r3, #68	@ 0x44
 8003f4e:	2200      	movs	r2, #0
 8003f50:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	78fa      	ldrb	r2, [r7, #3]
 8003f58:	4611      	mov	r1, r2
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f005 f817 	bl	8008f8e <USB_HC_Halt>
 8003f60:	e0b3      	b.n	80040ca <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	78fa      	ldrb	r2, [r7, #3]
 8003f68:	4611      	mov	r1, r2
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f004 fa65 	bl	800843a <USB_ReadChInterrupts>
 8003f70:	4603      	mov	r3, r0
 8003f72:	f003 0310 	and.w	r3, r3, #16
 8003f76:	2b10      	cmp	r3, #16
 8003f78:	f040 80a7 	bne.w	80040ca <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003f7c:	78fa      	ldrb	r2, [r7, #3]
 8003f7e:	6879      	ldr	r1, [r7, #4]
 8003f80:	4613      	mov	r3, r2
 8003f82:	011b      	lsls	r3, r3, #4
 8003f84:	1a9b      	subs	r3, r3, r2
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	440b      	add	r3, r1
 8003f8a:	3326      	adds	r3, #38	@ 0x26
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	2b03      	cmp	r3, #3
 8003f90:	d11b      	bne.n	8003fca <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003f92:	78fa      	ldrb	r2, [r7, #3]
 8003f94:	6879      	ldr	r1, [r7, #4]
 8003f96:	4613      	mov	r3, r2
 8003f98:	011b      	lsls	r3, r3, #4
 8003f9a:	1a9b      	subs	r3, r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	440b      	add	r3, r1
 8003fa0:	3344      	adds	r3, #68	@ 0x44
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003fa6:	78fa      	ldrb	r2, [r7, #3]
 8003fa8:	6879      	ldr	r1, [r7, #4]
 8003faa:	4613      	mov	r3, r2
 8003fac:	011b      	lsls	r3, r3, #4
 8003fae:	1a9b      	subs	r3, r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	440b      	add	r3, r1
 8003fb4:	334d      	adds	r3, #77	@ 0x4d
 8003fb6:	2204      	movs	r2, #4
 8003fb8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	78fa      	ldrb	r2, [r7, #3]
 8003fc0:	4611      	mov	r1, r2
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f004 ffe3 	bl	8008f8e <USB_HC_Halt>
 8003fc8:	e03f      	b.n	800404a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003fca:	78fa      	ldrb	r2, [r7, #3]
 8003fcc:	6879      	ldr	r1, [r7, #4]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	011b      	lsls	r3, r3, #4
 8003fd2:	1a9b      	subs	r3, r3, r2
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	440b      	add	r3, r1
 8003fd8:	3326      	adds	r3, #38	@ 0x26
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d00a      	beq.n	8003ff6 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003fe0:	78fa      	ldrb	r2, [r7, #3]
 8003fe2:	6879      	ldr	r1, [r7, #4]
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	011b      	lsls	r3, r3, #4
 8003fe8:	1a9b      	subs	r3, r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	440b      	add	r3, r1
 8003fee:	3326      	adds	r3, #38	@ 0x26
 8003ff0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d129      	bne.n	800404a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003ff6:	78fa      	ldrb	r2, [r7, #3]
 8003ff8:	6879      	ldr	r1, [r7, #4]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	011b      	lsls	r3, r3, #4
 8003ffe:	1a9b      	subs	r3, r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	440b      	add	r3, r1
 8004004:	3344      	adds	r3, #68	@ 0x44
 8004006:	2200      	movs	r2, #0
 8004008:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	799b      	ldrb	r3, [r3, #6]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00a      	beq.n	8004028 <HCD_HC_IN_IRQHandler+0xc2a>
 8004012:	78fa      	ldrb	r2, [r7, #3]
 8004014:	6879      	ldr	r1, [r7, #4]
 8004016:	4613      	mov	r3, r2
 8004018:	011b      	lsls	r3, r3, #4
 800401a:	1a9b      	subs	r3, r3, r2
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	440b      	add	r3, r1
 8004020:	331b      	adds	r3, #27
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d110      	bne.n	800404a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004028:	78fa      	ldrb	r2, [r7, #3]
 800402a:	6879      	ldr	r1, [r7, #4]
 800402c:	4613      	mov	r3, r2
 800402e:	011b      	lsls	r3, r3, #4
 8004030:	1a9b      	subs	r3, r3, r2
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	440b      	add	r3, r1
 8004036:	334d      	adds	r3, #77	@ 0x4d
 8004038:	2204      	movs	r2, #4
 800403a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	78fa      	ldrb	r2, [r7, #3]
 8004042:	4611      	mov	r1, r2
 8004044:	4618      	mov	r0, r3
 8004046:	f004 ffa2 	bl	8008f8e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800404a:	78fa      	ldrb	r2, [r7, #3]
 800404c:	6879      	ldr	r1, [r7, #4]
 800404e:	4613      	mov	r3, r2
 8004050:	011b      	lsls	r3, r3, #4
 8004052:	1a9b      	subs	r3, r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	440b      	add	r3, r1
 8004058:	331b      	adds	r3, #27
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d129      	bne.n	80040b4 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004060:	78fa      	ldrb	r2, [r7, #3]
 8004062:	6879      	ldr	r1, [r7, #4]
 8004064:	4613      	mov	r3, r2
 8004066:	011b      	lsls	r3, r3, #4
 8004068:	1a9b      	subs	r3, r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	440b      	add	r3, r1
 800406e:	331b      	adds	r3, #27
 8004070:	2200      	movs	r2, #0
 8004072:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004074:	78fb      	ldrb	r3, [r7, #3]
 8004076:	015a      	lsls	r2, r3, #5
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	4413      	add	r3, r2
 800407c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	78fa      	ldrb	r2, [r7, #3]
 8004084:	0151      	lsls	r1, r2, #5
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	440a      	add	r2, r1
 800408a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800408e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004092:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004094:	78fb      	ldrb	r3, [r7, #3]
 8004096:	015a      	lsls	r2, r3, #5
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	4413      	add	r3, r2
 800409c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	78fa      	ldrb	r2, [r7, #3]
 80040a4:	0151      	lsls	r1, r2, #5
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	440a      	add	r2, r1
 80040aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80040ae:	f043 0320 	orr.w	r3, r3, #32
 80040b2:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80040b4:	78fb      	ldrb	r3, [r7, #3]
 80040b6:	015a      	lsls	r2, r3, #5
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	4413      	add	r3, r2
 80040bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040c0:	461a      	mov	r2, r3
 80040c2:	2310      	movs	r3, #16
 80040c4:	6093      	str	r3, [r2, #8]
 80040c6:	e000      	b.n	80040ca <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80040c8:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80040ca:	3718      	adds	r7, #24
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b086      	sub	sp, #24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	460b      	mov	r3, r1
 80040da:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	78fa      	ldrb	r2, [r7, #3]
 80040ec:	4611      	mov	r1, r2
 80040ee:	4618      	mov	r0, r3
 80040f0:	f004 f9a3 	bl	800843a <USB_ReadChInterrupts>
 80040f4:	4603      	mov	r3, r0
 80040f6:	f003 0304 	and.w	r3, r3, #4
 80040fa:	2b04      	cmp	r3, #4
 80040fc:	d11b      	bne.n	8004136 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80040fe:	78fb      	ldrb	r3, [r7, #3]
 8004100:	015a      	lsls	r2, r3, #5
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	4413      	add	r3, r2
 8004106:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800410a:	461a      	mov	r2, r3
 800410c:	2304      	movs	r3, #4
 800410e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004110:	78fa      	ldrb	r2, [r7, #3]
 8004112:	6879      	ldr	r1, [r7, #4]
 8004114:	4613      	mov	r3, r2
 8004116:	011b      	lsls	r3, r3, #4
 8004118:	1a9b      	subs	r3, r3, r2
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	440b      	add	r3, r1
 800411e:	334d      	adds	r3, #77	@ 0x4d
 8004120:	2207      	movs	r2, #7
 8004122:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	78fa      	ldrb	r2, [r7, #3]
 800412a:	4611      	mov	r1, r2
 800412c:	4618      	mov	r0, r3
 800412e:	f004 ff2e 	bl	8008f8e <USB_HC_Halt>
 8004132:	f000 bc89 	b.w	8004a48 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	78fa      	ldrb	r2, [r7, #3]
 800413c:	4611      	mov	r1, r2
 800413e:	4618      	mov	r0, r3
 8004140:	f004 f97b 	bl	800843a <USB_ReadChInterrupts>
 8004144:	4603      	mov	r3, r0
 8004146:	f003 0320 	and.w	r3, r3, #32
 800414a:	2b20      	cmp	r3, #32
 800414c:	f040 8082 	bne.w	8004254 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004150:	78fb      	ldrb	r3, [r7, #3]
 8004152:	015a      	lsls	r2, r3, #5
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	4413      	add	r3, r2
 8004158:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800415c:	461a      	mov	r2, r3
 800415e:	2320      	movs	r3, #32
 8004160:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004162:	78fa      	ldrb	r2, [r7, #3]
 8004164:	6879      	ldr	r1, [r7, #4]
 8004166:	4613      	mov	r3, r2
 8004168:	011b      	lsls	r3, r3, #4
 800416a:	1a9b      	subs	r3, r3, r2
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	440b      	add	r3, r1
 8004170:	3319      	adds	r3, #25
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d124      	bne.n	80041c2 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004178:	78fa      	ldrb	r2, [r7, #3]
 800417a:	6879      	ldr	r1, [r7, #4]
 800417c:	4613      	mov	r3, r2
 800417e:	011b      	lsls	r3, r3, #4
 8004180:	1a9b      	subs	r3, r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	440b      	add	r3, r1
 8004186:	3319      	adds	r3, #25
 8004188:	2200      	movs	r2, #0
 800418a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800418c:	78fa      	ldrb	r2, [r7, #3]
 800418e:	6879      	ldr	r1, [r7, #4]
 8004190:	4613      	mov	r3, r2
 8004192:	011b      	lsls	r3, r3, #4
 8004194:	1a9b      	subs	r3, r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	440b      	add	r3, r1
 800419a:	334c      	adds	r3, #76	@ 0x4c
 800419c:	2202      	movs	r2, #2
 800419e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80041a0:	78fa      	ldrb	r2, [r7, #3]
 80041a2:	6879      	ldr	r1, [r7, #4]
 80041a4:	4613      	mov	r3, r2
 80041a6:	011b      	lsls	r3, r3, #4
 80041a8:	1a9b      	subs	r3, r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	440b      	add	r3, r1
 80041ae:	334d      	adds	r3, #77	@ 0x4d
 80041b0:	2203      	movs	r2, #3
 80041b2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	78fa      	ldrb	r2, [r7, #3]
 80041ba:	4611      	mov	r1, r2
 80041bc:	4618      	mov	r0, r3
 80041be:	f004 fee6 	bl	8008f8e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80041c2:	78fa      	ldrb	r2, [r7, #3]
 80041c4:	6879      	ldr	r1, [r7, #4]
 80041c6:	4613      	mov	r3, r2
 80041c8:	011b      	lsls	r3, r3, #4
 80041ca:	1a9b      	subs	r3, r3, r2
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	440b      	add	r3, r1
 80041d0:	331a      	adds	r3, #26
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	f040 8437 	bne.w	8004a48 <HCD_HC_OUT_IRQHandler+0x978>
 80041da:	78fa      	ldrb	r2, [r7, #3]
 80041dc:	6879      	ldr	r1, [r7, #4]
 80041de:	4613      	mov	r3, r2
 80041e0:	011b      	lsls	r3, r3, #4
 80041e2:	1a9b      	subs	r3, r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	440b      	add	r3, r1
 80041e8:	331b      	adds	r3, #27
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f040 842b 	bne.w	8004a48 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80041f2:	78fa      	ldrb	r2, [r7, #3]
 80041f4:	6879      	ldr	r1, [r7, #4]
 80041f6:	4613      	mov	r3, r2
 80041f8:	011b      	lsls	r3, r3, #4
 80041fa:	1a9b      	subs	r3, r3, r2
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	440b      	add	r3, r1
 8004200:	3326      	adds	r3, #38	@ 0x26
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	2b01      	cmp	r3, #1
 8004206:	d009      	beq.n	800421c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004208:	78fa      	ldrb	r2, [r7, #3]
 800420a:	6879      	ldr	r1, [r7, #4]
 800420c:	4613      	mov	r3, r2
 800420e:	011b      	lsls	r3, r3, #4
 8004210:	1a9b      	subs	r3, r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	440b      	add	r3, r1
 8004216:	331b      	adds	r3, #27
 8004218:	2201      	movs	r2, #1
 800421a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800421c:	78fa      	ldrb	r2, [r7, #3]
 800421e:	6879      	ldr	r1, [r7, #4]
 8004220:	4613      	mov	r3, r2
 8004222:	011b      	lsls	r3, r3, #4
 8004224:	1a9b      	subs	r3, r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	440b      	add	r3, r1
 800422a:	334d      	adds	r3, #77	@ 0x4d
 800422c:	2203      	movs	r2, #3
 800422e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	78fa      	ldrb	r2, [r7, #3]
 8004236:	4611      	mov	r1, r2
 8004238:	4618      	mov	r0, r3
 800423a:	f004 fea8 	bl	8008f8e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800423e:	78fa      	ldrb	r2, [r7, #3]
 8004240:	6879      	ldr	r1, [r7, #4]
 8004242:	4613      	mov	r3, r2
 8004244:	011b      	lsls	r3, r3, #4
 8004246:	1a9b      	subs	r3, r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	440b      	add	r3, r1
 800424c:	3344      	adds	r3, #68	@ 0x44
 800424e:	2200      	movs	r2, #0
 8004250:	601a      	str	r2, [r3, #0]
 8004252:	e3f9      	b.n	8004a48 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	78fa      	ldrb	r2, [r7, #3]
 800425a:	4611      	mov	r1, r2
 800425c:	4618      	mov	r0, r3
 800425e:	f004 f8ec 	bl	800843a <USB_ReadChInterrupts>
 8004262:	4603      	mov	r3, r0
 8004264:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800426c:	d111      	bne.n	8004292 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800426e:	78fb      	ldrb	r3, [r7, #3]
 8004270:	015a      	lsls	r2, r3, #5
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	4413      	add	r3, r2
 8004276:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800427a:	461a      	mov	r2, r3
 800427c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004280:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	78fa      	ldrb	r2, [r7, #3]
 8004288:	4611      	mov	r1, r2
 800428a:	4618      	mov	r0, r3
 800428c:	f004 fe7f 	bl	8008f8e <USB_HC_Halt>
 8004290:	e3da      	b.n	8004a48 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	78fa      	ldrb	r2, [r7, #3]
 8004298:	4611      	mov	r1, r2
 800429a:	4618      	mov	r0, r3
 800429c:	f004 f8cd 	bl	800843a <USB_ReadChInterrupts>
 80042a0:	4603      	mov	r3, r0
 80042a2:	f003 0301 	and.w	r3, r3, #1
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d168      	bne.n	800437c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80042aa:	78fa      	ldrb	r2, [r7, #3]
 80042ac:	6879      	ldr	r1, [r7, #4]
 80042ae:	4613      	mov	r3, r2
 80042b0:	011b      	lsls	r3, r3, #4
 80042b2:	1a9b      	subs	r3, r3, r2
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	440b      	add	r3, r1
 80042b8:	3344      	adds	r3, #68	@ 0x44
 80042ba:	2200      	movs	r2, #0
 80042bc:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	78fa      	ldrb	r2, [r7, #3]
 80042c4:	4611      	mov	r1, r2
 80042c6:	4618      	mov	r0, r3
 80042c8:	f004 f8b7 	bl	800843a <USB_ReadChInterrupts>
 80042cc:	4603      	mov	r3, r0
 80042ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042d2:	2b40      	cmp	r3, #64	@ 0x40
 80042d4:	d112      	bne.n	80042fc <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80042d6:	78fa      	ldrb	r2, [r7, #3]
 80042d8:	6879      	ldr	r1, [r7, #4]
 80042da:	4613      	mov	r3, r2
 80042dc:	011b      	lsls	r3, r3, #4
 80042de:	1a9b      	subs	r3, r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	440b      	add	r3, r1
 80042e4:	3319      	adds	r3, #25
 80042e6:	2201      	movs	r2, #1
 80042e8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80042ea:	78fb      	ldrb	r3, [r7, #3]
 80042ec:	015a      	lsls	r2, r3, #5
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	4413      	add	r3, r2
 80042f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042f6:	461a      	mov	r2, r3
 80042f8:	2340      	movs	r3, #64	@ 0x40
 80042fa:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80042fc:	78fa      	ldrb	r2, [r7, #3]
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	4613      	mov	r3, r2
 8004302:	011b      	lsls	r3, r3, #4
 8004304:	1a9b      	subs	r3, r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	331b      	adds	r3, #27
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d019      	beq.n	8004346 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004312:	78fa      	ldrb	r2, [r7, #3]
 8004314:	6879      	ldr	r1, [r7, #4]
 8004316:	4613      	mov	r3, r2
 8004318:	011b      	lsls	r3, r3, #4
 800431a:	1a9b      	subs	r3, r3, r2
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	440b      	add	r3, r1
 8004320:	331b      	adds	r3, #27
 8004322:	2200      	movs	r2, #0
 8004324:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004326:	78fb      	ldrb	r3, [r7, #3]
 8004328:	015a      	lsls	r2, r3, #5
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	4413      	add	r3, r2
 800432e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	78fa      	ldrb	r2, [r7, #3]
 8004336:	0151      	lsls	r1, r2, #5
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	440a      	add	r2, r1
 800433c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004340:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004344:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004346:	78fb      	ldrb	r3, [r7, #3]
 8004348:	015a      	lsls	r2, r3, #5
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	4413      	add	r3, r2
 800434e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004352:	461a      	mov	r2, r3
 8004354:	2301      	movs	r3, #1
 8004356:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004358:	78fa      	ldrb	r2, [r7, #3]
 800435a:	6879      	ldr	r1, [r7, #4]
 800435c:	4613      	mov	r3, r2
 800435e:	011b      	lsls	r3, r3, #4
 8004360:	1a9b      	subs	r3, r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	440b      	add	r3, r1
 8004366:	334d      	adds	r3, #77	@ 0x4d
 8004368:	2201      	movs	r2, #1
 800436a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	78fa      	ldrb	r2, [r7, #3]
 8004372:	4611      	mov	r1, r2
 8004374:	4618      	mov	r0, r3
 8004376:	f004 fe0a 	bl	8008f8e <USB_HC_Halt>
 800437a:	e365      	b.n	8004a48 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	78fa      	ldrb	r2, [r7, #3]
 8004382:	4611      	mov	r1, r2
 8004384:	4618      	mov	r0, r3
 8004386:	f004 f858 	bl	800843a <USB_ReadChInterrupts>
 800438a:	4603      	mov	r3, r0
 800438c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004390:	2b40      	cmp	r3, #64	@ 0x40
 8004392:	d139      	bne.n	8004408 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004394:	78fa      	ldrb	r2, [r7, #3]
 8004396:	6879      	ldr	r1, [r7, #4]
 8004398:	4613      	mov	r3, r2
 800439a:	011b      	lsls	r3, r3, #4
 800439c:	1a9b      	subs	r3, r3, r2
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	440b      	add	r3, r1
 80043a2:	334d      	adds	r3, #77	@ 0x4d
 80043a4:	2205      	movs	r2, #5
 80043a6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80043a8:	78fa      	ldrb	r2, [r7, #3]
 80043aa:	6879      	ldr	r1, [r7, #4]
 80043ac:	4613      	mov	r3, r2
 80043ae:	011b      	lsls	r3, r3, #4
 80043b0:	1a9b      	subs	r3, r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	440b      	add	r3, r1
 80043b6:	331a      	adds	r3, #26
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d109      	bne.n	80043d2 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80043be:	78fa      	ldrb	r2, [r7, #3]
 80043c0:	6879      	ldr	r1, [r7, #4]
 80043c2:	4613      	mov	r3, r2
 80043c4:	011b      	lsls	r3, r3, #4
 80043c6:	1a9b      	subs	r3, r3, r2
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	440b      	add	r3, r1
 80043cc:	3319      	adds	r3, #25
 80043ce:	2201      	movs	r2, #1
 80043d0:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80043d2:	78fa      	ldrb	r2, [r7, #3]
 80043d4:	6879      	ldr	r1, [r7, #4]
 80043d6:	4613      	mov	r3, r2
 80043d8:	011b      	lsls	r3, r3, #4
 80043da:	1a9b      	subs	r3, r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	440b      	add	r3, r1
 80043e0:	3344      	adds	r3, #68	@ 0x44
 80043e2:	2200      	movs	r2, #0
 80043e4:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	78fa      	ldrb	r2, [r7, #3]
 80043ec:	4611      	mov	r1, r2
 80043ee:	4618      	mov	r0, r3
 80043f0:	f004 fdcd 	bl	8008f8e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80043f4:	78fb      	ldrb	r3, [r7, #3]
 80043f6:	015a      	lsls	r2, r3, #5
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	4413      	add	r3, r2
 80043fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004400:	461a      	mov	r2, r3
 8004402:	2340      	movs	r3, #64	@ 0x40
 8004404:	6093      	str	r3, [r2, #8]
 8004406:	e31f      	b.n	8004a48 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	78fa      	ldrb	r2, [r7, #3]
 800440e:	4611      	mov	r1, r2
 8004410:	4618      	mov	r0, r3
 8004412:	f004 f812 	bl	800843a <USB_ReadChInterrupts>
 8004416:	4603      	mov	r3, r0
 8004418:	f003 0308 	and.w	r3, r3, #8
 800441c:	2b08      	cmp	r3, #8
 800441e:	d11a      	bne.n	8004456 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004420:	78fb      	ldrb	r3, [r7, #3]
 8004422:	015a      	lsls	r2, r3, #5
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	4413      	add	r3, r2
 8004428:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800442c:	461a      	mov	r2, r3
 800442e:	2308      	movs	r3, #8
 8004430:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004432:	78fa      	ldrb	r2, [r7, #3]
 8004434:	6879      	ldr	r1, [r7, #4]
 8004436:	4613      	mov	r3, r2
 8004438:	011b      	lsls	r3, r3, #4
 800443a:	1a9b      	subs	r3, r3, r2
 800443c:	009b      	lsls	r3, r3, #2
 800443e:	440b      	add	r3, r1
 8004440:	334d      	adds	r3, #77	@ 0x4d
 8004442:	2206      	movs	r2, #6
 8004444:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	78fa      	ldrb	r2, [r7, #3]
 800444c:	4611      	mov	r1, r2
 800444e:	4618      	mov	r0, r3
 8004450:	f004 fd9d 	bl	8008f8e <USB_HC_Halt>
 8004454:	e2f8      	b.n	8004a48 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	78fa      	ldrb	r2, [r7, #3]
 800445c:	4611      	mov	r1, r2
 800445e:	4618      	mov	r0, r3
 8004460:	f003 ffeb 	bl	800843a <USB_ReadChInterrupts>
 8004464:	4603      	mov	r3, r0
 8004466:	f003 0310 	and.w	r3, r3, #16
 800446a:	2b10      	cmp	r3, #16
 800446c:	d144      	bne.n	80044f8 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800446e:	78fa      	ldrb	r2, [r7, #3]
 8004470:	6879      	ldr	r1, [r7, #4]
 8004472:	4613      	mov	r3, r2
 8004474:	011b      	lsls	r3, r3, #4
 8004476:	1a9b      	subs	r3, r3, r2
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	440b      	add	r3, r1
 800447c:	3344      	adds	r3, #68	@ 0x44
 800447e:	2200      	movs	r2, #0
 8004480:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004482:	78fa      	ldrb	r2, [r7, #3]
 8004484:	6879      	ldr	r1, [r7, #4]
 8004486:	4613      	mov	r3, r2
 8004488:	011b      	lsls	r3, r3, #4
 800448a:	1a9b      	subs	r3, r3, r2
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	440b      	add	r3, r1
 8004490:	334d      	adds	r3, #77	@ 0x4d
 8004492:	2204      	movs	r2, #4
 8004494:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004496:	78fa      	ldrb	r2, [r7, #3]
 8004498:	6879      	ldr	r1, [r7, #4]
 800449a:	4613      	mov	r3, r2
 800449c:	011b      	lsls	r3, r3, #4
 800449e:	1a9b      	subs	r3, r3, r2
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	440b      	add	r3, r1
 80044a4:	3319      	adds	r3, #25
 80044a6:	781b      	ldrb	r3, [r3, #0]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d114      	bne.n	80044d6 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80044ac:	78fa      	ldrb	r2, [r7, #3]
 80044ae:	6879      	ldr	r1, [r7, #4]
 80044b0:	4613      	mov	r3, r2
 80044b2:	011b      	lsls	r3, r3, #4
 80044b4:	1a9b      	subs	r3, r3, r2
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	440b      	add	r3, r1
 80044ba:	3318      	adds	r3, #24
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d109      	bne.n	80044d6 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80044c2:	78fa      	ldrb	r2, [r7, #3]
 80044c4:	6879      	ldr	r1, [r7, #4]
 80044c6:	4613      	mov	r3, r2
 80044c8:	011b      	lsls	r3, r3, #4
 80044ca:	1a9b      	subs	r3, r3, r2
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	440b      	add	r3, r1
 80044d0:	3319      	adds	r3, #25
 80044d2:	2201      	movs	r2, #1
 80044d4:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	78fa      	ldrb	r2, [r7, #3]
 80044dc:	4611      	mov	r1, r2
 80044de:	4618      	mov	r0, r3
 80044e0:	f004 fd55 	bl	8008f8e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80044e4:	78fb      	ldrb	r3, [r7, #3]
 80044e6:	015a      	lsls	r2, r3, #5
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	4413      	add	r3, r2
 80044ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044f0:	461a      	mov	r2, r3
 80044f2:	2310      	movs	r3, #16
 80044f4:	6093      	str	r3, [r2, #8]
 80044f6:	e2a7      	b.n	8004a48 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	78fa      	ldrb	r2, [r7, #3]
 80044fe:	4611      	mov	r1, r2
 8004500:	4618      	mov	r0, r3
 8004502:	f003 ff9a 	bl	800843a <USB_ReadChInterrupts>
 8004506:	4603      	mov	r3, r0
 8004508:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800450c:	2b80      	cmp	r3, #128	@ 0x80
 800450e:	f040 8083 	bne.w	8004618 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	799b      	ldrb	r3, [r3, #6]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d111      	bne.n	800453e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800451a:	78fa      	ldrb	r2, [r7, #3]
 800451c:	6879      	ldr	r1, [r7, #4]
 800451e:	4613      	mov	r3, r2
 8004520:	011b      	lsls	r3, r3, #4
 8004522:	1a9b      	subs	r3, r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	440b      	add	r3, r1
 8004528:	334d      	adds	r3, #77	@ 0x4d
 800452a:	2207      	movs	r2, #7
 800452c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	78fa      	ldrb	r2, [r7, #3]
 8004534:	4611      	mov	r1, r2
 8004536:	4618      	mov	r0, r3
 8004538:	f004 fd29 	bl	8008f8e <USB_HC_Halt>
 800453c:	e062      	b.n	8004604 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800453e:	78fa      	ldrb	r2, [r7, #3]
 8004540:	6879      	ldr	r1, [r7, #4]
 8004542:	4613      	mov	r3, r2
 8004544:	011b      	lsls	r3, r3, #4
 8004546:	1a9b      	subs	r3, r3, r2
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	440b      	add	r3, r1
 800454c:	3344      	adds	r3, #68	@ 0x44
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	1c59      	adds	r1, r3, #1
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	4613      	mov	r3, r2
 8004556:	011b      	lsls	r3, r3, #4
 8004558:	1a9b      	subs	r3, r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	4403      	add	r3, r0
 800455e:	3344      	adds	r3, #68	@ 0x44
 8004560:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004562:	78fa      	ldrb	r2, [r7, #3]
 8004564:	6879      	ldr	r1, [r7, #4]
 8004566:	4613      	mov	r3, r2
 8004568:	011b      	lsls	r3, r3, #4
 800456a:	1a9b      	subs	r3, r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	440b      	add	r3, r1
 8004570:	3344      	adds	r3, #68	@ 0x44
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	2b02      	cmp	r3, #2
 8004576:	d922      	bls.n	80045be <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004578:	78fa      	ldrb	r2, [r7, #3]
 800457a:	6879      	ldr	r1, [r7, #4]
 800457c:	4613      	mov	r3, r2
 800457e:	011b      	lsls	r3, r3, #4
 8004580:	1a9b      	subs	r3, r3, r2
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	440b      	add	r3, r1
 8004586:	3344      	adds	r3, #68	@ 0x44
 8004588:	2200      	movs	r2, #0
 800458a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800458c:	78fa      	ldrb	r2, [r7, #3]
 800458e:	6879      	ldr	r1, [r7, #4]
 8004590:	4613      	mov	r3, r2
 8004592:	011b      	lsls	r3, r3, #4
 8004594:	1a9b      	subs	r3, r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	440b      	add	r3, r1
 800459a:	334c      	adds	r3, #76	@ 0x4c
 800459c:	2204      	movs	r2, #4
 800459e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80045a0:	78fa      	ldrb	r2, [r7, #3]
 80045a2:	6879      	ldr	r1, [r7, #4]
 80045a4:	4613      	mov	r3, r2
 80045a6:	011b      	lsls	r3, r3, #4
 80045a8:	1a9b      	subs	r3, r3, r2
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	440b      	add	r3, r1
 80045ae:	334c      	adds	r3, #76	@ 0x4c
 80045b0:	781a      	ldrb	r2, [r3, #0]
 80045b2:	78fb      	ldrb	r3, [r7, #3]
 80045b4:	4619      	mov	r1, r3
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f007 f848 	bl	800b64c <HAL_HCD_HC_NotifyURBChange_Callback>
 80045bc:	e022      	b.n	8004604 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80045be:	78fa      	ldrb	r2, [r7, #3]
 80045c0:	6879      	ldr	r1, [r7, #4]
 80045c2:	4613      	mov	r3, r2
 80045c4:	011b      	lsls	r3, r3, #4
 80045c6:	1a9b      	subs	r3, r3, r2
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	440b      	add	r3, r1
 80045cc:	334c      	adds	r3, #76	@ 0x4c
 80045ce:	2202      	movs	r2, #2
 80045d0:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80045d2:	78fb      	ldrb	r3, [r7, #3]
 80045d4:	015a      	lsls	r2, r3, #5
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	4413      	add	r3, r2
 80045da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80045e8:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80045f0:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80045f2:	78fb      	ldrb	r3, [r7, #3]
 80045f4:	015a      	lsls	r2, r3, #5
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	4413      	add	r3, r2
 80045fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045fe:	461a      	mov	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004604:	78fb      	ldrb	r3, [r7, #3]
 8004606:	015a      	lsls	r2, r3, #5
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	4413      	add	r3, r2
 800460c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004610:	461a      	mov	r2, r3
 8004612:	2380      	movs	r3, #128	@ 0x80
 8004614:	6093      	str	r3, [r2, #8]
 8004616:	e217      	b.n	8004a48 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	78fa      	ldrb	r2, [r7, #3]
 800461e:	4611      	mov	r1, r2
 8004620:	4618      	mov	r0, r3
 8004622:	f003 ff0a 	bl	800843a <USB_ReadChInterrupts>
 8004626:	4603      	mov	r3, r0
 8004628:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800462c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004630:	d11b      	bne.n	800466a <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004632:	78fa      	ldrb	r2, [r7, #3]
 8004634:	6879      	ldr	r1, [r7, #4]
 8004636:	4613      	mov	r3, r2
 8004638:	011b      	lsls	r3, r3, #4
 800463a:	1a9b      	subs	r3, r3, r2
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	440b      	add	r3, r1
 8004640:	334d      	adds	r3, #77	@ 0x4d
 8004642:	2209      	movs	r2, #9
 8004644:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	78fa      	ldrb	r2, [r7, #3]
 800464c:	4611      	mov	r1, r2
 800464e:	4618      	mov	r0, r3
 8004650:	f004 fc9d 	bl	8008f8e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004654:	78fb      	ldrb	r3, [r7, #3]
 8004656:	015a      	lsls	r2, r3, #5
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	4413      	add	r3, r2
 800465c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004660:	461a      	mov	r2, r3
 8004662:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004666:	6093      	str	r3, [r2, #8]
 8004668:	e1ee      	b.n	8004a48 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	78fa      	ldrb	r2, [r7, #3]
 8004670:	4611      	mov	r1, r2
 8004672:	4618      	mov	r0, r3
 8004674:	f003 fee1 	bl	800843a <USB_ReadChInterrupts>
 8004678:	4603      	mov	r3, r0
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b02      	cmp	r3, #2
 8004680:	f040 81df 	bne.w	8004a42 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004684:	78fb      	ldrb	r3, [r7, #3]
 8004686:	015a      	lsls	r2, r3, #5
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	4413      	add	r3, r2
 800468c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004690:	461a      	mov	r2, r3
 8004692:	2302      	movs	r3, #2
 8004694:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004696:	78fa      	ldrb	r2, [r7, #3]
 8004698:	6879      	ldr	r1, [r7, #4]
 800469a:	4613      	mov	r3, r2
 800469c:	011b      	lsls	r3, r3, #4
 800469e:	1a9b      	subs	r3, r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	440b      	add	r3, r1
 80046a4:	334d      	adds	r3, #77	@ 0x4d
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	f040 8093 	bne.w	80047d4 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80046ae:	78fa      	ldrb	r2, [r7, #3]
 80046b0:	6879      	ldr	r1, [r7, #4]
 80046b2:	4613      	mov	r3, r2
 80046b4:	011b      	lsls	r3, r3, #4
 80046b6:	1a9b      	subs	r3, r3, r2
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	440b      	add	r3, r1
 80046bc:	334d      	adds	r3, #77	@ 0x4d
 80046be:	2202      	movs	r2, #2
 80046c0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80046c2:	78fa      	ldrb	r2, [r7, #3]
 80046c4:	6879      	ldr	r1, [r7, #4]
 80046c6:	4613      	mov	r3, r2
 80046c8:	011b      	lsls	r3, r3, #4
 80046ca:	1a9b      	subs	r3, r3, r2
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	440b      	add	r3, r1
 80046d0:	334c      	adds	r3, #76	@ 0x4c
 80046d2:	2201      	movs	r2, #1
 80046d4:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80046d6:	78fa      	ldrb	r2, [r7, #3]
 80046d8:	6879      	ldr	r1, [r7, #4]
 80046da:	4613      	mov	r3, r2
 80046dc:	011b      	lsls	r3, r3, #4
 80046de:	1a9b      	subs	r3, r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	440b      	add	r3, r1
 80046e4:	3326      	adds	r3, #38	@ 0x26
 80046e6:	781b      	ldrb	r3, [r3, #0]
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	d00b      	beq.n	8004704 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80046ec:	78fa      	ldrb	r2, [r7, #3]
 80046ee:	6879      	ldr	r1, [r7, #4]
 80046f0:	4613      	mov	r3, r2
 80046f2:	011b      	lsls	r3, r3, #4
 80046f4:	1a9b      	subs	r3, r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	440b      	add	r3, r1
 80046fa:	3326      	adds	r3, #38	@ 0x26
 80046fc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80046fe:	2b03      	cmp	r3, #3
 8004700:	f040 8190 	bne.w	8004a24 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	799b      	ldrb	r3, [r3, #6]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d115      	bne.n	8004738 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800470c:	78fa      	ldrb	r2, [r7, #3]
 800470e:	6879      	ldr	r1, [r7, #4]
 8004710:	4613      	mov	r3, r2
 8004712:	011b      	lsls	r3, r3, #4
 8004714:	1a9b      	subs	r3, r3, r2
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	440b      	add	r3, r1
 800471a:	333d      	adds	r3, #61	@ 0x3d
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	78fa      	ldrb	r2, [r7, #3]
 8004720:	f083 0301 	eor.w	r3, r3, #1
 8004724:	b2d8      	uxtb	r0, r3
 8004726:	6879      	ldr	r1, [r7, #4]
 8004728:	4613      	mov	r3, r2
 800472a:	011b      	lsls	r3, r3, #4
 800472c:	1a9b      	subs	r3, r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	333d      	adds	r3, #61	@ 0x3d
 8004734:	4602      	mov	r2, r0
 8004736:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	799b      	ldrb	r3, [r3, #6]
 800473c:	2b01      	cmp	r3, #1
 800473e:	f040 8171 	bne.w	8004a24 <HCD_HC_OUT_IRQHandler+0x954>
 8004742:	78fa      	ldrb	r2, [r7, #3]
 8004744:	6879      	ldr	r1, [r7, #4]
 8004746:	4613      	mov	r3, r2
 8004748:	011b      	lsls	r3, r3, #4
 800474a:	1a9b      	subs	r3, r3, r2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	440b      	add	r3, r1
 8004750:	3334      	adds	r3, #52	@ 0x34
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2b00      	cmp	r3, #0
 8004756:	f000 8165 	beq.w	8004a24 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800475a:	78fa      	ldrb	r2, [r7, #3]
 800475c:	6879      	ldr	r1, [r7, #4]
 800475e:	4613      	mov	r3, r2
 8004760:	011b      	lsls	r3, r3, #4
 8004762:	1a9b      	subs	r3, r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	440b      	add	r3, r1
 8004768:	3334      	adds	r3, #52	@ 0x34
 800476a:	6819      	ldr	r1, [r3, #0]
 800476c:	78fa      	ldrb	r2, [r7, #3]
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	4613      	mov	r3, r2
 8004772:	011b      	lsls	r3, r3, #4
 8004774:	1a9b      	subs	r3, r3, r2
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	4403      	add	r3, r0
 800477a:	3328      	adds	r3, #40	@ 0x28
 800477c:	881b      	ldrh	r3, [r3, #0]
 800477e:	440b      	add	r3, r1
 8004780:	1e59      	subs	r1, r3, #1
 8004782:	78fa      	ldrb	r2, [r7, #3]
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	4613      	mov	r3, r2
 8004788:	011b      	lsls	r3, r3, #4
 800478a:	1a9b      	subs	r3, r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	4403      	add	r3, r0
 8004790:	3328      	adds	r3, #40	@ 0x28
 8004792:	881b      	ldrh	r3, [r3, #0]
 8004794:	fbb1 f3f3 	udiv	r3, r1, r3
 8004798:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	f003 0301 	and.w	r3, r3, #1
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 813f 	beq.w	8004a24 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80047a6:	78fa      	ldrb	r2, [r7, #3]
 80047a8:	6879      	ldr	r1, [r7, #4]
 80047aa:	4613      	mov	r3, r2
 80047ac:	011b      	lsls	r3, r3, #4
 80047ae:	1a9b      	subs	r3, r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	440b      	add	r3, r1
 80047b4:	333d      	adds	r3, #61	@ 0x3d
 80047b6:	781b      	ldrb	r3, [r3, #0]
 80047b8:	78fa      	ldrb	r2, [r7, #3]
 80047ba:	f083 0301 	eor.w	r3, r3, #1
 80047be:	b2d8      	uxtb	r0, r3
 80047c0:	6879      	ldr	r1, [r7, #4]
 80047c2:	4613      	mov	r3, r2
 80047c4:	011b      	lsls	r3, r3, #4
 80047c6:	1a9b      	subs	r3, r3, r2
 80047c8:	009b      	lsls	r3, r3, #2
 80047ca:	440b      	add	r3, r1
 80047cc:	333d      	adds	r3, #61	@ 0x3d
 80047ce:	4602      	mov	r2, r0
 80047d0:	701a      	strb	r2, [r3, #0]
 80047d2:	e127      	b.n	8004a24 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80047d4:	78fa      	ldrb	r2, [r7, #3]
 80047d6:	6879      	ldr	r1, [r7, #4]
 80047d8:	4613      	mov	r3, r2
 80047da:	011b      	lsls	r3, r3, #4
 80047dc:	1a9b      	subs	r3, r3, r2
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	440b      	add	r3, r1
 80047e2:	334d      	adds	r3, #77	@ 0x4d
 80047e4:	781b      	ldrb	r3, [r3, #0]
 80047e6:	2b03      	cmp	r3, #3
 80047e8:	d120      	bne.n	800482c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80047ea:	78fa      	ldrb	r2, [r7, #3]
 80047ec:	6879      	ldr	r1, [r7, #4]
 80047ee:	4613      	mov	r3, r2
 80047f0:	011b      	lsls	r3, r3, #4
 80047f2:	1a9b      	subs	r3, r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	440b      	add	r3, r1
 80047f8:	334d      	adds	r3, #77	@ 0x4d
 80047fa:	2202      	movs	r2, #2
 80047fc:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80047fe:	78fa      	ldrb	r2, [r7, #3]
 8004800:	6879      	ldr	r1, [r7, #4]
 8004802:	4613      	mov	r3, r2
 8004804:	011b      	lsls	r3, r3, #4
 8004806:	1a9b      	subs	r3, r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	440b      	add	r3, r1
 800480c:	331b      	adds	r3, #27
 800480e:	781b      	ldrb	r3, [r3, #0]
 8004810:	2b01      	cmp	r3, #1
 8004812:	f040 8107 	bne.w	8004a24 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004816:	78fa      	ldrb	r2, [r7, #3]
 8004818:	6879      	ldr	r1, [r7, #4]
 800481a:	4613      	mov	r3, r2
 800481c:	011b      	lsls	r3, r3, #4
 800481e:	1a9b      	subs	r3, r3, r2
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	440b      	add	r3, r1
 8004824:	334c      	adds	r3, #76	@ 0x4c
 8004826:	2202      	movs	r2, #2
 8004828:	701a      	strb	r2, [r3, #0]
 800482a:	e0fb      	b.n	8004a24 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800482c:	78fa      	ldrb	r2, [r7, #3]
 800482e:	6879      	ldr	r1, [r7, #4]
 8004830:	4613      	mov	r3, r2
 8004832:	011b      	lsls	r3, r3, #4
 8004834:	1a9b      	subs	r3, r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	440b      	add	r3, r1
 800483a:	334d      	adds	r3, #77	@ 0x4d
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	2b04      	cmp	r3, #4
 8004840:	d13a      	bne.n	80048b8 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004842:	78fa      	ldrb	r2, [r7, #3]
 8004844:	6879      	ldr	r1, [r7, #4]
 8004846:	4613      	mov	r3, r2
 8004848:	011b      	lsls	r3, r3, #4
 800484a:	1a9b      	subs	r3, r3, r2
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	440b      	add	r3, r1
 8004850:	334d      	adds	r3, #77	@ 0x4d
 8004852:	2202      	movs	r2, #2
 8004854:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004856:	78fa      	ldrb	r2, [r7, #3]
 8004858:	6879      	ldr	r1, [r7, #4]
 800485a:	4613      	mov	r3, r2
 800485c:	011b      	lsls	r3, r3, #4
 800485e:	1a9b      	subs	r3, r3, r2
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	440b      	add	r3, r1
 8004864:	334c      	adds	r3, #76	@ 0x4c
 8004866:	2202      	movs	r2, #2
 8004868:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800486a:	78fa      	ldrb	r2, [r7, #3]
 800486c:	6879      	ldr	r1, [r7, #4]
 800486e:	4613      	mov	r3, r2
 8004870:	011b      	lsls	r3, r3, #4
 8004872:	1a9b      	subs	r3, r3, r2
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	440b      	add	r3, r1
 8004878:	331b      	adds	r3, #27
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	2b01      	cmp	r3, #1
 800487e:	f040 80d1 	bne.w	8004a24 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004882:	78fa      	ldrb	r2, [r7, #3]
 8004884:	6879      	ldr	r1, [r7, #4]
 8004886:	4613      	mov	r3, r2
 8004888:	011b      	lsls	r3, r3, #4
 800488a:	1a9b      	subs	r3, r3, r2
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	440b      	add	r3, r1
 8004890:	331b      	adds	r3, #27
 8004892:	2200      	movs	r2, #0
 8004894:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004896:	78fb      	ldrb	r3, [r7, #3]
 8004898:	015a      	lsls	r2, r3, #5
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	4413      	add	r3, r2
 800489e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	78fa      	ldrb	r2, [r7, #3]
 80048a6:	0151      	lsls	r1, r2, #5
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	440a      	add	r2, r1
 80048ac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048b4:	6053      	str	r3, [r2, #4]
 80048b6:	e0b5      	b.n	8004a24 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80048b8:	78fa      	ldrb	r2, [r7, #3]
 80048ba:	6879      	ldr	r1, [r7, #4]
 80048bc:	4613      	mov	r3, r2
 80048be:	011b      	lsls	r3, r3, #4
 80048c0:	1a9b      	subs	r3, r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	440b      	add	r3, r1
 80048c6:	334d      	adds	r3, #77	@ 0x4d
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	2b05      	cmp	r3, #5
 80048cc:	d114      	bne.n	80048f8 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80048ce:	78fa      	ldrb	r2, [r7, #3]
 80048d0:	6879      	ldr	r1, [r7, #4]
 80048d2:	4613      	mov	r3, r2
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	1a9b      	subs	r3, r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	440b      	add	r3, r1
 80048dc:	334d      	adds	r3, #77	@ 0x4d
 80048de:	2202      	movs	r2, #2
 80048e0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80048e2:	78fa      	ldrb	r2, [r7, #3]
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	4613      	mov	r3, r2
 80048e8:	011b      	lsls	r3, r3, #4
 80048ea:	1a9b      	subs	r3, r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	440b      	add	r3, r1
 80048f0:	334c      	adds	r3, #76	@ 0x4c
 80048f2:	2202      	movs	r2, #2
 80048f4:	701a      	strb	r2, [r3, #0]
 80048f6:	e095      	b.n	8004a24 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80048f8:	78fa      	ldrb	r2, [r7, #3]
 80048fa:	6879      	ldr	r1, [r7, #4]
 80048fc:	4613      	mov	r3, r2
 80048fe:	011b      	lsls	r3, r3, #4
 8004900:	1a9b      	subs	r3, r3, r2
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	440b      	add	r3, r1
 8004906:	334d      	adds	r3, #77	@ 0x4d
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	2b06      	cmp	r3, #6
 800490c:	d114      	bne.n	8004938 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800490e:	78fa      	ldrb	r2, [r7, #3]
 8004910:	6879      	ldr	r1, [r7, #4]
 8004912:	4613      	mov	r3, r2
 8004914:	011b      	lsls	r3, r3, #4
 8004916:	1a9b      	subs	r3, r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	440b      	add	r3, r1
 800491c:	334d      	adds	r3, #77	@ 0x4d
 800491e:	2202      	movs	r2, #2
 8004920:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004922:	78fa      	ldrb	r2, [r7, #3]
 8004924:	6879      	ldr	r1, [r7, #4]
 8004926:	4613      	mov	r3, r2
 8004928:	011b      	lsls	r3, r3, #4
 800492a:	1a9b      	subs	r3, r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	440b      	add	r3, r1
 8004930:	334c      	adds	r3, #76	@ 0x4c
 8004932:	2205      	movs	r2, #5
 8004934:	701a      	strb	r2, [r3, #0]
 8004936:	e075      	b.n	8004a24 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004938:	78fa      	ldrb	r2, [r7, #3]
 800493a:	6879      	ldr	r1, [r7, #4]
 800493c:	4613      	mov	r3, r2
 800493e:	011b      	lsls	r3, r3, #4
 8004940:	1a9b      	subs	r3, r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	440b      	add	r3, r1
 8004946:	334d      	adds	r3, #77	@ 0x4d
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	2b07      	cmp	r3, #7
 800494c:	d00a      	beq.n	8004964 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800494e:	78fa      	ldrb	r2, [r7, #3]
 8004950:	6879      	ldr	r1, [r7, #4]
 8004952:	4613      	mov	r3, r2
 8004954:	011b      	lsls	r3, r3, #4
 8004956:	1a9b      	subs	r3, r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	440b      	add	r3, r1
 800495c:	334d      	adds	r3, #77	@ 0x4d
 800495e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004960:	2b09      	cmp	r3, #9
 8004962:	d170      	bne.n	8004a46 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004964:	78fa      	ldrb	r2, [r7, #3]
 8004966:	6879      	ldr	r1, [r7, #4]
 8004968:	4613      	mov	r3, r2
 800496a:	011b      	lsls	r3, r3, #4
 800496c:	1a9b      	subs	r3, r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	440b      	add	r3, r1
 8004972:	334d      	adds	r3, #77	@ 0x4d
 8004974:	2202      	movs	r2, #2
 8004976:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004978:	78fa      	ldrb	r2, [r7, #3]
 800497a:	6879      	ldr	r1, [r7, #4]
 800497c:	4613      	mov	r3, r2
 800497e:	011b      	lsls	r3, r3, #4
 8004980:	1a9b      	subs	r3, r3, r2
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	440b      	add	r3, r1
 8004986:	3344      	adds	r3, #68	@ 0x44
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	1c59      	adds	r1, r3, #1
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	4613      	mov	r3, r2
 8004990:	011b      	lsls	r3, r3, #4
 8004992:	1a9b      	subs	r3, r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	4403      	add	r3, r0
 8004998:	3344      	adds	r3, #68	@ 0x44
 800499a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800499c:	78fa      	ldrb	r2, [r7, #3]
 800499e:	6879      	ldr	r1, [r7, #4]
 80049a0:	4613      	mov	r3, r2
 80049a2:	011b      	lsls	r3, r3, #4
 80049a4:	1a9b      	subs	r3, r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	440b      	add	r3, r1
 80049aa:	3344      	adds	r3, #68	@ 0x44
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d914      	bls.n	80049dc <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80049b2:	78fa      	ldrb	r2, [r7, #3]
 80049b4:	6879      	ldr	r1, [r7, #4]
 80049b6:	4613      	mov	r3, r2
 80049b8:	011b      	lsls	r3, r3, #4
 80049ba:	1a9b      	subs	r3, r3, r2
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	440b      	add	r3, r1
 80049c0:	3344      	adds	r3, #68	@ 0x44
 80049c2:	2200      	movs	r2, #0
 80049c4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80049c6:	78fa      	ldrb	r2, [r7, #3]
 80049c8:	6879      	ldr	r1, [r7, #4]
 80049ca:	4613      	mov	r3, r2
 80049cc:	011b      	lsls	r3, r3, #4
 80049ce:	1a9b      	subs	r3, r3, r2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	440b      	add	r3, r1
 80049d4:	334c      	adds	r3, #76	@ 0x4c
 80049d6:	2204      	movs	r2, #4
 80049d8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80049da:	e022      	b.n	8004a22 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80049dc:	78fa      	ldrb	r2, [r7, #3]
 80049de:	6879      	ldr	r1, [r7, #4]
 80049e0:	4613      	mov	r3, r2
 80049e2:	011b      	lsls	r3, r3, #4
 80049e4:	1a9b      	subs	r3, r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	440b      	add	r3, r1
 80049ea:	334c      	adds	r3, #76	@ 0x4c
 80049ec:	2202      	movs	r2, #2
 80049ee:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80049f0:	78fb      	ldrb	r3, [r7, #3]
 80049f2:	015a      	lsls	r2, r3, #5
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	4413      	add	r3, r2
 80049f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004a06:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a0e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004a10:	78fb      	ldrb	r3, [r7, #3]
 8004a12:	015a      	lsls	r2, r3, #5
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	4413      	add	r3, r2
 8004a18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004a22:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004a24:	78fa      	ldrb	r2, [r7, #3]
 8004a26:	6879      	ldr	r1, [r7, #4]
 8004a28:	4613      	mov	r3, r2
 8004a2a:	011b      	lsls	r3, r3, #4
 8004a2c:	1a9b      	subs	r3, r3, r2
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	440b      	add	r3, r1
 8004a32:	334c      	adds	r3, #76	@ 0x4c
 8004a34:	781a      	ldrb	r2, [r3, #0]
 8004a36:	78fb      	ldrb	r3, [r7, #3]
 8004a38:	4619      	mov	r1, r3
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f006 fe06 	bl	800b64c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004a40:	e002      	b.n	8004a48 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004a42:	bf00      	nop
 8004a44:	e000      	b.n	8004a48 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004a46:	bf00      	nop
  }
}
 8004a48:	3718      	adds	r7, #24
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004a4e:	b580      	push	{r7, lr}
 8004a50:	b08a      	sub	sp, #40	@ 0x28
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	f003 030f 	and.w	r3, r3, #15
 8004a6e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	0c5b      	lsrs	r3, r3, #17
 8004a74:	f003 030f 	and.w	r3, r3, #15
 8004a78:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	091b      	lsrs	r3, r3, #4
 8004a7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a82:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d004      	beq.n	8004a94 <HCD_RXQLVL_IRQHandler+0x46>
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	2b05      	cmp	r3, #5
 8004a8e:	f000 80b6 	beq.w	8004bfe <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004a92:	e0b7      	b.n	8004c04 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f000 80b3 	beq.w	8004c02 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004a9c:	6879      	ldr	r1, [r7, #4]
 8004a9e:	69ba      	ldr	r2, [r7, #24]
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	011b      	lsls	r3, r3, #4
 8004aa4:	1a9b      	subs	r3, r3, r2
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	440b      	add	r3, r1
 8004aaa:	332c      	adds	r3, #44	@ 0x2c
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	f000 80a7 	beq.w	8004c02 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004ab4:	6879      	ldr	r1, [r7, #4]
 8004ab6:	69ba      	ldr	r2, [r7, #24]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	011b      	lsls	r3, r3, #4
 8004abc:	1a9b      	subs	r3, r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	440b      	add	r3, r1
 8004ac2:	3338      	adds	r3, #56	@ 0x38
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	18d1      	adds	r1, r2, r3
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	69ba      	ldr	r2, [r7, #24]
 8004ace:	4613      	mov	r3, r2
 8004ad0:	011b      	lsls	r3, r3, #4
 8004ad2:	1a9b      	subs	r3, r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	4403      	add	r3, r0
 8004ad8:	3334      	adds	r3, #52	@ 0x34
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4299      	cmp	r1, r3
 8004ade:	f200 8083 	bhi.w	8004be8 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6818      	ldr	r0, [r3, #0]
 8004ae6:	6879      	ldr	r1, [r7, #4]
 8004ae8:	69ba      	ldr	r2, [r7, #24]
 8004aea:	4613      	mov	r3, r2
 8004aec:	011b      	lsls	r3, r3, #4
 8004aee:	1a9b      	subs	r3, r3, r2
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	440b      	add	r3, r1
 8004af4:	332c      	adds	r3, #44	@ 0x2c
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	b292      	uxth	r2, r2
 8004afc:	4619      	mov	r1, r3
 8004afe:	f003 fc31 	bl	8008364 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004b02:	6879      	ldr	r1, [r7, #4]
 8004b04:	69ba      	ldr	r2, [r7, #24]
 8004b06:	4613      	mov	r3, r2
 8004b08:	011b      	lsls	r3, r3, #4
 8004b0a:	1a9b      	subs	r3, r3, r2
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	440b      	add	r3, r1
 8004b10:	332c      	adds	r3, #44	@ 0x2c
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	18d1      	adds	r1, r2, r3
 8004b18:	6878      	ldr	r0, [r7, #4]
 8004b1a:	69ba      	ldr	r2, [r7, #24]
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	011b      	lsls	r3, r3, #4
 8004b20:	1a9b      	subs	r3, r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	4403      	add	r3, r0
 8004b26:	332c      	adds	r3, #44	@ 0x2c
 8004b28:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004b2a:	6879      	ldr	r1, [r7, #4]
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	4613      	mov	r3, r2
 8004b30:	011b      	lsls	r3, r3, #4
 8004b32:	1a9b      	subs	r3, r3, r2
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	440b      	add	r3, r1
 8004b38:	3338      	adds	r3, #56	@ 0x38
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	18d1      	adds	r1, r2, r3
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	69ba      	ldr	r2, [r7, #24]
 8004b44:	4613      	mov	r3, r2
 8004b46:	011b      	lsls	r3, r3, #4
 8004b48:	1a9b      	subs	r3, r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	4403      	add	r3, r0
 8004b4e:	3338      	adds	r3, #56	@ 0x38
 8004b50:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	015a      	lsls	r2, r3, #5
 8004b56:	6a3b      	ldr	r3, [r7, #32]
 8004b58:	4413      	add	r3, r2
 8004b5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	0cdb      	lsrs	r3, r3, #19
 8004b62:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b66:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004b68:	6879      	ldr	r1, [r7, #4]
 8004b6a:	69ba      	ldr	r2, [r7, #24]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	011b      	lsls	r3, r3, #4
 8004b70:	1a9b      	subs	r3, r3, r2
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	440b      	add	r3, r1
 8004b76:	3328      	adds	r3, #40	@ 0x28
 8004b78:	881b      	ldrh	r3, [r3, #0]
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d13f      	bne.n	8004c02 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d03c      	beq.n	8004c02 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	015a      	lsls	r2, r3, #5
 8004b8c:	6a3b      	ldr	r3, [r7, #32]
 8004b8e:	4413      	add	r3, r2
 8004b90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004b9e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004ba6:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	015a      	lsls	r2, r3, #5
 8004bac:	6a3b      	ldr	r3, [r7, #32]
 8004bae:	4413      	add	r3, r2
 8004bb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004bba:	6879      	ldr	r1, [r7, #4]
 8004bbc:	69ba      	ldr	r2, [r7, #24]
 8004bbe:	4613      	mov	r3, r2
 8004bc0:	011b      	lsls	r3, r3, #4
 8004bc2:	1a9b      	subs	r3, r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	440b      	add	r3, r1
 8004bc8:	333c      	adds	r3, #60	@ 0x3c
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	f083 0301 	eor.w	r3, r3, #1
 8004bd0:	b2d8      	uxtb	r0, r3
 8004bd2:	6879      	ldr	r1, [r7, #4]
 8004bd4:	69ba      	ldr	r2, [r7, #24]
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	011b      	lsls	r3, r3, #4
 8004bda:	1a9b      	subs	r3, r3, r2
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	440b      	add	r3, r1
 8004be0:	333c      	adds	r3, #60	@ 0x3c
 8004be2:	4602      	mov	r2, r0
 8004be4:	701a      	strb	r2, [r3, #0]
      break;
 8004be6:	e00c      	b.n	8004c02 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004be8:	6879      	ldr	r1, [r7, #4]
 8004bea:	69ba      	ldr	r2, [r7, #24]
 8004bec:	4613      	mov	r3, r2
 8004bee:	011b      	lsls	r3, r3, #4
 8004bf0:	1a9b      	subs	r3, r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	440b      	add	r3, r1
 8004bf6:	334c      	adds	r3, #76	@ 0x4c
 8004bf8:	2204      	movs	r2, #4
 8004bfa:	701a      	strb	r2, [r3, #0]
      break;
 8004bfc:	e001      	b.n	8004c02 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004bfe:	bf00      	nop
 8004c00:	e000      	b.n	8004c04 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004c02:	bf00      	nop
  }
}
 8004c04:	bf00      	nop
 8004c06:	3728      	adds	r7, #40	@ 0x28
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b086      	sub	sp, #24
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004c38:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	f003 0302 	and.w	r3, r3, #2
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	d10b      	bne.n	8004c5c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d102      	bne.n	8004c54 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f006 fce0 	bl	800b614 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	f043 0302 	orr.w	r3, r3, #2
 8004c5a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f003 0308 	and.w	r3, r3, #8
 8004c62:	2b08      	cmp	r3, #8
 8004c64:	d132      	bne.n	8004ccc <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	f043 0308 	orr.w	r3, r3, #8
 8004c6c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f003 0304 	and.w	r3, r3, #4
 8004c74:	2b04      	cmp	r3, #4
 8004c76:	d126      	bne.n	8004cc6 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	7a5b      	ldrb	r3, [r3, #9]
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d113      	bne.n	8004ca8 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004c86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c8a:	d106      	bne.n	8004c9a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	2102      	movs	r1, #2
 8004c92:	4618      	mov	r0, r3
 8004c94:	f003 fcfc 	bl	8008690 <USB_InitFSLSPClkSel>
 8004c98:	e011      	b.n	8004cbe <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	2101      	movs	r1, #1
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f003 fcf5 	bl	8008690 <USB_InitFSLSPClkSel>
 8004ca6:	e00a      	b.n	8004cbe <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	79db      	ldrb	r3, [r3, #7]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d106      	bne.n	8004cbe <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004cbc:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f006 fcd2 	bl	800b668 <HAL_HCD_PortEnabled_Callback>
 8004cc4:	e002      	b.n	8004ccc <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f006 fcdc 	bl	800b684 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f003 0320 	and.w	r3, r3, #32
 8004cd2:	2b20      	cmp	r3, #32
 8004cd4:	d103      	bne.n	8004cde <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	f043 0320 	orr.w	r3, r3, #32
 8004cdc:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	6013      	str	r3, [r2, #0]
}
 8004cea:	bf00      	nop
 8004cec:	3718      	adds	r7, #24
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
	...

08004cf4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e12b      	b.n	8004f5e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d106      	bne.n	8004d20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f7fd f8d8 	bl	8001ed0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2224      	movs	r2, #36	@ 0x24
 8004d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f022 0201 	bic.w	r2, r2, #1
 8004d36:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d56:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004d58:	f001 fd7a 	bl	8006850 <HAL_RCC_GetPCLK1Freq>
 8004d5c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	4a81      	ldr	r2, [pc, #516]	@ (8004f68 <HAL_I2C_Init+0x274>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d807      	bhi.n	8004d78 <HAL_I2C_Init+0x84>
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	4a80      	ldr	r2, [pc, #512]	@ (8004f6c <HAL_I2C_Init+0x278>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	bf94      	ite	ls
 8004d70:	2301      	movls	r3, #1
 8004d72:	2300      	movhi	r3, #0
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	e006      	b.n	8004d86 <HAL_I2C_Init+0x92>
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	4a7d      	ldr	r2, [pc, #500]	@ (8004f70 <HAL_I2C_Init+0x27c>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	bf94      	ite	ls
 8004d80:	2301      	movls	r3, #1
 8004d82:	2300      	movhi	r3, #0
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d001      	beq.n	8004d8e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e0e7      	b.n	8004f5e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	4a78      	ldr	r2, [pc, #480]	@ (8004f74 <HAL_I2C_Init+0x280>)
 8004d92:	fba2 2303 	umull	r2, r3, r2, r3
 8004d96:	0c9b      	lsrs	r3, r3, #18
 8004d98:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68ba      	ldr	r2, [r7, #8]
 8004daa:	430a      	orrs	r2, r1
 8004dac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	6a1b      	ldr	r3, [r3, #32]
 8004db4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	4a6a      	ldr	r2, [pc, #424]	@ (8004f68 <HAL_I2C_Init+0x274>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d802      	bhi.n	8004dc8 <HAL_I2C_Init+0xd4>
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	e009      	b.n	8004ddc <HAL_I2C_Init+0xe8>
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004dce:	fb02 f303 	mul.w	r3, r2, r3
 8004dd2:	4a69      	ldr	r2, [pc, #420]	@ (8004f78 <HAL_I2C_Init+0x284>)
 8004dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd8:	099b      	lsrs	r3, r3, #6
 8004dda:	3301      	adds	r3, #1
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	6812      	ldr	r2, [r2, #0]
 8004de0:	430b      	orrs	r3, r1
 8004de2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	69db      	ldr	r3, [r3, #28]
 8004dea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004dee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	495c      	ldr	r1, [pc, #368]	@ (8004f68 <HAL_I2C_Init+0x274>)
 8004df8:	428b      	cmp	r3, r1
 8004dfa:	d819      	bhi.n	8004e30 <HAL_I2C_Init+0x13c>
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	1e59      	subs	r1, r3, #1
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	005b      	lsls	r3, r3, #1
 8004e06:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e0a:	1c59      	adds	r1, r3, #1
 8004e0c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004e10:	400b      	ands	r3, r1
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d00a      	beq.n	8004e2c <HAL_I2C_Init+0x138>
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	1e59      	subs	r1, r3, #1
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	005b      	lsls	r3, r3, #1
 8004e20:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e24:	3301      	adds	r3, #1
 8004e26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e2a:	e051      	b.n	8004ed0 <HAL_I2C_Init+0x1dc>
 8004e2c:	2304      	movs	r3, #4
 8004e2e:	e04f      	b.n	8004ed0 <HAL_I2C_Init+0x1dc>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d111      	bne.n	8004e5c <HAL_I2C_Init+0x168>
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	1e58      	subs	r0, r3, #1
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6859      	ldr	r1, [r3, #4]
 8004e40:	460b      	mov	r3, r1
 8004e42:	005b      	lsls	r3, r3, #1
 8004e44:	440b      	add	r3, r1
 8004e46:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	bf0c      	ite	eq
 8004e54:	2301      	moveq	r3, #1
 8004e56:	2300      	movne	r3, #0
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	e012      	b.n	8004e82 <HAL_I2C_Init+0x18e>
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	1e58      	subs	r0, r3, #1
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6859      	ldr	r1, [r3, #4]
 8004e64:	460b      	mov	r3, r1
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	440b      	add	r3, r1
 8004e6a:	0099      	lsls	r1, r3, #2
 8004e6c:	440b      	add	r3, r1
 8004e6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e72:	3301      	adds	r3, #1
 8004e74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	bf0c      	ite	eq
 8004e7c:	2301      	moveq	r3, #1
 8004e7e:	2300      	movne	r3, #0
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <HAL_I2C_Init+0x196>
 8004e86:	2301      	movs	r3, #1
 8004e88:	e022      	b.n	8004ed0 <HAL_I2C_Init+0x1dc>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d10e      	bne.n	8004eb0 <HAL_I2C_Init+0x1bc>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	1e58      	subs	r0, r3, #1
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6859      	ldr	r1, [r3, #4]
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	005b      	lsls	r3, r3, #1
 8004e9e:	440b      	add	r3, r1
 8004ea0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004eaa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004eae:	e00f      	b.n	8004ed0 <HAL_I2C_Init+0x1dc>
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	1e58      	subs	r0, r3, #1
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6859      	ldr	r1, [r3, #4]
 8004eb8:	460b      	mov	r3, r1
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	440b      	add	r3, r1
 8004ebe:	0099      	lsls	r1, r3, #2
 8004ec0:	440b      	add	r3, r1
 8004ec2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ecc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ed0:	6879      	ldr	r1, [r7, #4]
 8004ed2:	6809      	ldr	r1, [r1, #0]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	69da      	ldr	r2, [r3, #28]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a1b      	ldr	r3, [r3, #32]
 8004eea:	431a      	orrs	r2, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004efe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	6911      	ldr	r1, [r2, #16]
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	68d2      	ldr	r2, [r2, #12]
 8004f0a:	4311      	orrs	r1, r2
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	6812      	ldr	r2, [r2, #0]
 8004f10:	430b      	orrs	r3, r1
 8004f12:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	695a      	ldr	r2, [r3, #20]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	699b      	ldr	r3, [r3, #24]
 8004f26:	431a      	orrs	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	430a      	orrs	r2, r1
 8004f2e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f042 0201 	orr.w	r2, r2, #1
 8004f3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2200      	movs	r2, #0
 8004f44:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2220      	movs	r2, #32
 8004f4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3710      	adds	r7, #16
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	000186a0 	.word	0x000186a0
 8004f6c:	001e847f 	.word	0x001e847f
 8004f70:	003d08ff 	.word	0x003d08ff
 8004f74:	431bde83 	.word	0x431bde83
 8004f78:	10624dd3 	.word	0x10624dd3

08004f7c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b088      	sub	sp, #32
 8004f80:	af02      	add	r7, sp, #8
 8004f82:	60f8      	str	r0, [r7, #12]
 8004f84:	607a      	str	r2, [r7, #4]
 8004f86:	461a      	mov	r2, r3
 8004f88:	460b      	mov	r3, r1
 8004f8a:	817b      	strh	r3, [r7, #10]
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f90:	f7fd faa8 	bl	80024e4 <HAL_GetTick>
 8004f94:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	2b20      	cmp	r3, #32
 8004fa0:	f040 80e0 	bne.w	8005164 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	9300      	str	r3, [sp, #0]
 8004fa8:	2319      	movs	r3, #25
 8004faa:	2201      	movs	r2, #1
 8004fac:	4970      	ldr	r1, [pc, #448]	@ (8005170 <HAL_I2C_Master_Transmit+0x1f4>)
 8004fae:	68f8      	ldr	r0, [r7, #12]
 8004fb0:	f000 f964 	bl	800527c <I2C_WaitOnFlagUntilTimeout>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d001      	beq.n	8004fbe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004fba:	2302      	movs	r3, #2
 8004fbc:	e0d3      	b.n	8005166 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d101      	bne.n	8004fcc <HAL_I2C_Master_Transmit+0x50>
 8004fc8:	2302      	movs	r3, #2
 8004fca:	e0cc      	b.n	8005166 <HAL_I2C_Master_Transmit+0x1ea>
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0301 	and.w	r3, r3, #1
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d007      	beq.n	8004ff2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f042 0201 	orr.w	r2, r2, #1
 8004ff0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005000:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2221      	movs	r2, #33	@ 0x21
 8005006:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2210      	movs	r2, #16
 800500e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	893a      	ldrh	r2, [r7, #8]
 8005022:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005028:	b29a      	uxth	r2, r3
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	4a50      	ldr	r2, [pc, #320]	@ (8005174 <HAL_I2C_Master_Transmit+0x1f8>)
 8005032:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005034:	8979      	ldrh	r1, [r7, #10]
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	6a3a      	ldr	r2, [r7, #32]
 800503a:	68f8      	ldr	r0, [r7, #12]
 800503c:	f000 f89c 	bl	8005178 <I2C_MasterRequestWrite>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d001      	beq.n	800504a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e08d      	b.n	8005166 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800504a:	2300      	movs	r3, #0
 800504c:	613b      	str	r3, [r7, #16]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	695b      	ldr	r3, [r3, #20]
 8005054:	613b      	str	r3, [r7, #16]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	613b      	str	r3, [r7, #16]
 800505e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005060:	e066      	b.n	8005130 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005062:	697a      	ldr	r2, [r7, #20]
 8005064:	6a39      	ldr	r1, [r7, #32]
 8005066:	68f8      	ldr	r0, [r7, #12]
 8005068:	f000 fa22 	bl	80054b0 <I2C_WaitOnTXEFlagUntilTimeout>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00d      	beq.n	800508e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005076:	2b04      	cmp	r3, #4
 8005078:	d107      	bne.n	800508a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005088:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e06b      	b.n	8005166 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005092:	781a      	ldrb	r2, [r3, #0]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509e:	1c5a      	adds	r2, r3, #1
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	3b01      	subs	r3, #1
 80050ac:	b29a      	uxth	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b6:	3b01      	subs	r3, #1
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	695b      	ldr	r3, [r3, #20]
 80050c4:	f003 0304 	and.w	r3, r3, #4
 80050c8:	2b04      	cmp	r3, #4
 80050ca:	d11b      	bne.n	8005104 <HAL_I2C_Master_Transmit+0x188>
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d017      	beq.n	8005104 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d8:	781a      	ldrb	r2, [r3, #0]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	1c5a      	adds	r2, r3, #1
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	3b01      	subs	r3, #1
 80050f2:	b29a      	uxth	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050fc:	3b01      	subs	r3, #1
 80050fe:	b29a      	uxth	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	6a39      	ldr	r1, [r7, #32]
 8005108:	68f8      	ldr	r0, [r7, #12]
 800510a:	f000 fa19 	bl	8005540 <I2C_WaitOnBTFFlagUntilTimeout>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00d      	beq.n	8005130 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005118:	2b04      	cmp	r3, #4
 800511a:	d107      	bne.n	800512c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800512a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e01a      	b.n	8005166 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005134:	2b00      	cmp	r3, #0
 8005136:	d194      	bne.n	8005062 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005146:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2220      	movs	r2, #32
 800514c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005160:	2300      	movs	r3, #0
 8005162:	e000      	b.n	8005166 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005164:	2302      	movs	r3, #2
  }
}
 8005166:	4618      	mov	r0, r3
 8005168:	3718      	adds	r7, #24
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	00100002 	.word	0x00100002
 8005174:	ffff0000 	.word	0xffff0000

08005178 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b088      	sub	sp, #32
 800517c:	af02      	add	r7, sp, #8
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	607a      	str	r2, [r7, #4]
 8005182:	603b      	str	r3, [r7, #0]
 8005184:	460b      	mov	r3, r1
 8005186:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800518c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	2b08      	cmp	r3, #8
 8005192:	d006      	beq.n	80051a2 <I2C_MasterRequestWrite+0x2a>
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	2b01      	cmp	r3, #1
 8005198:	d003      	beq.n	80051a2 <I2C_MasterRequestWrite+0x2a>
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80051a0:	d108      	bne.n	80051b4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051b0:	601a      	str	r2, [r3, #0]
 80051b2:	e00b      	b.n	80051cc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051b8:	2b12      	cmp	r3, #18
 80051ba:	d107      	bne.n	80051cc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	9300      	str	r3, [sp, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80051d8:	68f8      	ldr	r0, [r7, #12]
 80051da:	f000 f84f 	bl	800527c <I2C_WaitOnFlagUntilTimeout>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d00d      	beq.n	8005200 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051f2:	d103      	bne.n	80051fc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80051fc:	2303      	movs	r3, #3
 80051fe:	e035      	b.n	800526c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	691b      	ldr	r3, [r3, #16]
 8005204:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005208:	d108      	bne.n	800521c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800520a:	897b      	ldrh	r3, [r7, #10]
 800520c:	b2db      	uxtb	r3, r3
 800520e:	461a      	mov	r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005218:	611a      	str	r2, [r3, #16]
 800521a:	e01b      	b.n	8005254 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800521c:	897b      	ldrh	r3, [r7, #10]
 800521e:	11db      	asrs	r3, r3, #7
 8005220:	b2db      	uxtb	r3, r3
 8005222:	f003 0306 	and.w	r3, r3, #6
 8005226:	b2db      	uxtb	r3, r3
 8005228:	f063 030f 	orn	r3, r3, #15
 800522c:	b2da      	uxtb	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	490e      	ldr	r1, [pc, #56]	@ (8005274 <I2C_MasterRequestWrite+0xfc>)
 800523a:	68f8      	ldr	r0, [r7, #12]
 800523c:	f000 f898 	bl	8005370 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d001      	beq.n	800524a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e010      	b.n	800526c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800524a:	897b      	ldrh	r3, [r7, #10]
 800524c:	b2da      	uxtb	r2, r3
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	4907      	ldr	r1, [pc, #28]	@ (8005278 <I2C_MasterRequestWrite+0x100>)
 800525a:	68f8      	ldr	r0, [r7, #12]
 800525c:	f000 f888 	bl	8005370 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d001      	beq.n	800526a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e000      	b.n	800526c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	3718      	adds	r7, #24
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	00010008 	.word	0x00010008
 8005278:	00010002 	.word	0x00010002

0800527c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	603b      	str	r3, [r7, #0]
 8005288:	4613      	mov	r3, r2
 800528a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800528c:	e048      	b.n	8005320 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005294:	d044      	beq.n	8005320 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005296:	f7fd f925 	bl	80024e4 <HAL_GetTick>
 800529a:	4602      	mov	r2, r0
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	683a      	ldr	r2, [r7, #0]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d302      	bcc.n	80052ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d139      	bne.n	8005320 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	0c1b      	lsrs	r3, r3, #16
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d10d      	bne.n	80052d2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	43da      	mvns	r2, r3
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	4013      	ands	r3, r2
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	bf0c      	ite	eq
 80052c8:	2301      	moveq	r3, #1
 80052ca:	2300      	movne	r3, #0
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	461a      	mov	r2, r3
 80052d0:	e00c      	b.n	80052ec <I2C_WaitOnFlagUntilTimeout+0x70>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	699b      	ldr	r3, [r3, #24]
 80052d8:	43da      	mvns	r2, r3
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	4013      	ands	r3, r2
 80052de:	b29b      	uxth	r3, r3
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	bf0c      	ite	eq
 80052e4:	2301      	moveq	r3, #1
 80052e6:	2300      	movne	r3, #0
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	461a      	mov	r2, r3
 80052ec:	79fb      	ldrb	r3, [r7, #7]
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d116      	bne.n	8005320 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2220      	movs	r2, #32
 80052fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800530c:	f043 0220 	orr.w	r2, r3, #32
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2200      	movs	r2, #0
 8005318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e023      	b.n	8005368 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	0c1b      	lsrs	r3, r3, #16
 8005324:	b2db      	uxtb	r3, r3
 8005326:	2b01      	cmp	r3, #1
 8005328:	d10d      	bne.n	8005346 <I2C_WaitOnFlagUntilTimeout+0xca>
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	43da      	mvns	r2, r3
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	4013      	ands	r3, r2
 8005336:	b29b      	uxth	r3, r3
 8005338:	2b00      	cmp	r3, #0
 800533a:	bf0c      	ite	eq
 800533c:	2301      	moveq	r3, #1
 800533e:	2300      	movne	r3, #0
 8005340:	b2db      	uxtb	r3, r3
 8005342:	461a      	mov	r2, r3
 8005344:	e00c      	b.n	8005360 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	43da      	mvns	r2, r3
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	4013      	ands	r3, r2
 8005352:	b29b      	uxth	r3, r3
 8005354:	2b00      	cmp	r3, #0
 8005356:	bf0c      	ite	eq
 8005358:	2301      	moveq	r3, #1
 800535a:	2300      	movne	r3, #0
 800535c:	b2db      	uxtb	r3, r3
 800535e:	461a      	mov	r2, r3
 8005360:	79fb      	ldrb	r3, [r7, #7]
 8005362:	429a      	cmp	r2, r3
 8005364:	d093      	beq.n	800528e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	607a      	str	r2, [r7, #4]
 800537c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800537e:	e071      	b.n	8005464 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800538a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800538e:	d123      	bne.n	80053d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800539e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80053a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2220      	movs	r2, #32
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c4:	f043 0204 	orr.w	r2, r3, #4
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e067      	b.n	80054a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053de:	d041      	beq.n	8005464 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053e0:	f7fd f880 	bl	80024e4 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d302      	bcc.n	80053f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d136      	bne.n	8005464 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	0c1b      	lsrs	r3, r3, #16
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d10c      	bne.n	800541a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	695b      	ldr	r3, [r3, #20]
 8005406:	43da      	mvns	r2, r3
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	4013      	ands	r3, r2
 800540c:	b29b      	uxth	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	bf14      	ite	ne
 8005412:	2301      	movne	r3, #1
 8005414:	2300      	moveq	r3, #0
 8005416:	b2db      	uxtb	r3, r3
 8005418:	e00b      	b.n	8005432 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	43da      	mvns	r2, r3
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	4013      	ands	r3, r2
 8005426:	b29b      	uxth	r3, r3
 8005428:	2b00      	cmp	r3, #0
 800542a:	bf14      	ite	ne
 800542c:	2301      	movne	r3, #1
 800542e:	2300      	moveq	r3, #0
 8005430:	b2db      	uxtb	r3, r3
 8005432:	2b00      	cmp	r3, #0
 8005434:	d016      	beq.n	8005464 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2220      	movs	r2, #32
 8005440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005450:	f043 0220 	orr.w	r2, r3, #32
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	e021      	b.n	80054a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	0c1b      	lsrs	r3, r3, #16
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b01      	cmp	r3, #1
 800546c:	d10c      	bne.n	8005488 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	695b      	ldr	r3, [r3, #20]
 8005474:	43da      	mvns	r2, r3
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	4013      	ands	r3, r2
 800547a:	b29b      	uxth	r3, r3
 800547c:	2b00      	cmp	r3, #0
 800547e:	bf14      	ite	ne
 8005480:	2301      	movne	r3, #1
 8005482:	2300      	moveq	r3, #0
 8005484:	b2db      	uxtb	r3, r3
 8005486:	e00b      	b.n	80054a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	43da      	mvns	r2, r3
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	4013      	ands	r3, r2
 8005494:	b29b      	uxth	r3, r3
 8005496:	2b00      	cmp	r3, #0
 8005498:	bf14      	ite	ne
 800549a:	2301      	movne	r3, #1
 800549c:	2300      	moveq	r3, #0
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	f47f af6d 	bne.w	8005380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3710      	adds	r7, #16
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	60f8      	str	r0, [r7, #12]
 80054b8:	60b9      	str	r1, [r7, #8]
 80054ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054bc:	e034      	b.n	8005528 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	f000 f886 	bl	80055d0 <I2C_IsAcknowledgeFailed>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e034      	b.n	8005538 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054d4:	d028      	beq.n	8005528 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054d6:	f7fd f805 	bl	80024e4 <HAL_GetTick>
 80054da:	4602      	mov	r2, r0
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d302      	bcc.n	80054ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d11d      	bne.n	8005528 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054f6:	2b80      	cmp	r3, #128	@ 0x80
 80054f8:	d016      	beq.n	8005528 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2200      	movs	r2, #0
 80054fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2220      	movs	r2, #32
 8005504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005514:	f043 0220 	orr.w	r2, r3, #32
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e007      	b.n	8005538 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	695b      	ldr	r3, [r3, #20]
 800552e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005532:	2b80      	cmp	r3, #128	@ 0x80
 8005534:	d1c3      	bne.n	80054be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	3710      	adds	r7, #16
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}

08005540 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800554c:	e034      	b.n	80055b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800554e:	68f8      	ldr	r0, [r7, #12]
 8005550:	f000 f83e 	bl	80055d0 <I2C_IsAcknowledgeFailed>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d001      	beq.n	800555e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e034      	b.n	80055c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005564:	d028      	beq.n	80055b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005566:	f7fc ffbd 	bl	80024e4 <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	68ba      	ldr	r2, [r7, #8]
 8005572:	429a      	cmp	r2, r3
 8005574:	d302      	bcc.n	800557c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d11d      	bne.n	80055b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	695b      	ldr	r3, [r3, #20]
 8005582:	f003 0304 	and.w	r3, r3, #4
 8005586:	2b04      	cmp	r3, #4
 8005588:	d016      	beq.n	80055b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2220      	movs	r2, #32
 8005594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2200      	movs	r2, #0
 800559c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a4:	f043 0220 	orr.w	r2, r3, #32
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e007      	b.n	80055c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	695b      	ldr	r3, [r3, #20]
 80055be:	f003 0304 	and.w	r3, r3, #4
 80055c2:	2b04      	cmp	r3, #4
 80055c4:	d1c3      	bne.n	800554e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3710      	adds	r7, #16
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}

080055d0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055e6:	d11b      	bne.n	8005620 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80055f0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2220      	movs	r2, #32
 80055fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800560c:	f043 0204 	orr.w	r2, r3, #4
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e000      	b.n	8005622 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	370c      	adds	r7, #12
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr
	...

08005630 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b088      	sub	sp, #32
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d101      	bne.n	8005642 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e128      	b.n	8005894 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005648:	b2db      	uxtb	r3, r3
 800564a:	2b00      	cmp	r3, #0
 800564c:	d109      	bne.n	8005662 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a90      	ldr	r2, [pc, #576]	@ (800589c <HAL_I2S_Init+0x26c>)
 800565a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f7fc fc7f 	bl	8001f60 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2202      	movs	r2, #2
 8005666:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	69db      	ldr	r3, [r3, #28]
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	6812      	ldr	r2, [r2, #0]
 8005674:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005678:	f023 030f 	bic.w	r3, r3, #15
 800567c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2202      	movs	r2, #2
 8005684:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	695b      	ldr	r3, [r3, #20]
 800568a:	2b02      	cmp	r3, #2
 800568c:	d060      	beq.n	8005750 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d102      	bne.n	800569c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005696:	2310      	movs	r3, #16
 8005698:	617b      	str	r3, [r7, #20]
 800569a:	e001      	b.n	80056a0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800569c:	2320      	movs	r3, #32
 800569e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	2b20      	cmp	r3, #32
 80056a6:	d802      	bhi.n	80056ae <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	005b      	lsls	r3, r3, #1
 80056ac:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80056ae:	2001      	movs	r0, #1
 80056b0:	f001 f9d8 	bl	8006a64 <HAL_RCCEx_GetPeriphCLKFreq>
 80056b4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056be:	d125      	bne.n	800570c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d010      	beq.n	80056ea <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	68fa      	ldr	r2, [r7, #12]
 80056ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80056d2:	4613      	mov	r3, r2
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	4413      	add	r3, r2
 80056d8:	005b      	lsls	r3, r3, #1
 80056da:	461a      	mov	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	695b      	ldr	r3, [r3, #20]
 80056e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80056e4:	3305      	adds	r3, #5
 80056e6:	613b      	str	r3, [r7, #16]
 80056e8:	e01f      	b.n	800572a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	00db      	lsls	r3, r3, #3
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80056f4:	4613      	mov	r3, r2
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	4413      	add	r3, r2
 80056fa:	005b      	lsls	r3, r3, #1
 80056fc:	461a      	mov	r2, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	fbb2 f3f3 	udiv	r3, r2, r3
 8005706:	3305      	adds	r3, #5
 8005708:	613b      	str	r3, [r7, #16]
 800570a:	e00e      	b.n	800572a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800570c:	68fa      	ldr	r2, [r7, #12]
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	fbb2 f2f3 	udiv	r2, r2, r3
 8005714:	4613      	mov	r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	4413      	add	r3, r2
 800571a:	005b      	lsls	r3, r3, #1
 800571c:	461a      	mov	r2, r3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	fbb2 f3f3 	udiv	r3, r2, r3
 8005726:	3305      	adds	r3, #5
 8005728:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	4a5c      	ldr	r2, [pc, #368]	@ (80058a0 <HAL_I2S_Init+0x270>)
 800572e:	fba2 2303 	umull	r2, r3, r2, r3
 8005732:	08db      	lsrs	r3, r3, #3
 8005734:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	f003 0301 	and.w	r3, r3, #1
 800573c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800573e:	693a      	ldr	r2, [r7, #16]
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	1ad3      	subs	r3, r2, r3
 8005744:	085b      	lsrs	r3, r3, #1
 8005746:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	021b      	lsls	r3, r3, #8
 800574c:	61bb      	str	r3, [r7, #24]
 800574e:	e003      	b.n	8005758 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005750:	2302      	movs	r3, #2
 8005752:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005754:	2300      	movs	r3, #0
 8005756:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	2b01      	cmp	r3, #1
 800575c:	d902      	bls.n	8005764 <HAL_I2S_Init+0x134>
 800575e:	69fb      	ldr	r3, [r7, #28]
 8005760:	2bff      	cmp	r3, #255	@ 0xff
 8005762:	d907      	bls.n	8005774 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005768:	f043 0210 	orr.w	r2, r3, #16
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e08f      	b.n	8005894 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	691a      	ldr	r2, [r3, #16]
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	ea42 0103 	orr.w	r1, r2, r3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	69fa      	ldr	r2, [r7, #28]
 8005784:	430a      	orrs	r2, r1
 8005786:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	69db      	ldr	r3, [r3, #28]
 800578e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005792:	f023 030f 	bic.w	r3, r3, #15
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	6851      	ldr	r1, [r2, #4]
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	6892      	ldr	r2, [r2, #8]
 800579e:	4311      	orrs	r1, r2
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	68d2      	ldr	r2, [r2, #12]
 80057a4:	4311      	orrs	r1, r2
 80057a6:	687a      	ldr	r2, [r7, #4]
 80057a8:	6992      	ldr	r2, [r2, #24]
 80057aa:	430a      	orrs	r2, r1
 80057ac:	431a      	orrs	r2, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057b6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6a1b      	ldr	r3, [r3, #32]
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d161      	bne.n	8005884 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a38      	ldr	r2, [pc, #224]	@ (80058a4 <HAL_I2S_Init+0x274>)
 80057c4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a37      	ldr	r2, [pc, #220]	@ (80058a8 <HAL_I2S_Init+0x278>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d101      	bne.n	80057d4 <HAL_I2S_Init+0x1a4>
 80057d0:	4b36      	ldr	r3, [pc, #216]	@ (80058ac <HAL_I2S_Init+0x27c>)
 80057d2:	e001      	b.n	80057d8 <HAL_I2S_Init+0x1a8>
 80057d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80057d8:	69db      	ldr	r3, [r3, #28]
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	6812      	ldr	r2, [r2, #0]
 80057de:	4932      	ldr	r1, [pc, #200]	@ (80058a8 <HAL_I2S_Init+0x278>)
 80057e0:	428a      	cmp	r2, r1
 80057e2:	d101      	bne.n	80057e8 <HAL_I2S_Init+0x1b8>
 80057e4:	4a31      	ldr	r2, [pc, #196]	@ (80058ac <HAL_I2S_Init+0x27c>)
 80057e6:	e001      	b.n	80057ec <HAL_I2S_Init+0x1bc>
 80057e8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80057ec:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80057f0:	f023 030f 	bic.w	r3, r3, #15
 80057f4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a2b      	ldr	r2, [pc, #172]	@ (80058a8 <HAL_I2S_Init+0x278>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d101      	bne.n	8005804 <HAL_I2S_Init+0x1d4>
 8005800:	4b2a      	ldr	r3, [pc, #168]	@ (80058ac <HAL_I2S_Init+0x27c>)
 8005802:	e001      	b.n	8005808 <HAL_I2S_Init+0x1d8>
 8005804:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005808:	2202      	movs	r2, #2
 800580a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a25      	ldr	r2, [pc, #148]	@ (80058a8 <HAL_I2S_Init+0x278>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d101      	bne.n	800581a <HAL_I2S_Init+0x1ea>
 8005816:	4b25      	ldr	r3, [pc, #148]	@ (80058ac <HAL_I2S_Init+0x27c>)
 8005818:	e001      	b.n	800581e <HAL_I2S_Init+0x1ee>
 800581a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800581e:	69db      	ldr	r3, [r3, #28]
 8005820:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800582a:	d003      	beq.n	8005834 <HAL_I2S_Init+0x204>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d103      	bne.n	800583c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005834:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005838:	613b      	str	r3, [r7, #16]
 800583a:	e001      	b.n	8005840 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800583c:	2300      	movs	r3, #0
 800583e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800584a:	4313      	orrs	r3, r2
 800584c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005854:	4313      	orrs	r3, r2
 8005856:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	699b      	ldr	r3, [r3, #24]
 800585c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800585e:	4313      	orrs	r3, r2
 8005860:	b29a      	uxth	r2, r3
 8005862:	897b      	ldrh	r3, [r7, #10]
 8005864:	4313      	orrs	r3, r2
 8005866:	b29b      	uxth	r3, r3
 8005868:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800586c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a0d      	ldr	r2, [pc, #52]	@ (80058a8 <HAL_I2S_Init+0x278>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d101      	bne.n	800587c <HAL_I2S_Init+0x24c>
 8005878:	4b0c      	ldr	r3, [pc, #48]	@ (80058ac <HAL_I2S_Init+0x27c>)
 800587a:	e001      	b.n	8005880 <HAL_I2S_Init+0x250>
 800587c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005880:	897a      	ldrh	r2, [r7, #10]
 8005882:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005892:	2300      	movs	r3, #0
}
 8005894:	4618      	mov	r0, r3
 8005896:	3720      	adds	r7, #32
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	080059a7 	.word	0x080059a7
 80058a0:	cccccccd 	.word	0xcccccccd
 80058a4:	08005abd 	.word	0x08005abd
 80058a8:	40003800 	.word	0x40003800
 80058ac:	40003400 	.word	0x40003400

080058b0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b083      	sub	sp, #12
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80058b8:	bf00      	nop
 80058ba:	370c      	adds	r7, #12
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b083      	sub	sp, #12
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80058cc:	bf00      	nop
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr

080058d8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80058e0:	bf00      	nop
 80058e2:	370c      	adds	r7, #12
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr

080058ec <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b082      	sub	sp, #8
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f8:	881a      	ldrh	r2, [r3, #0]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005904:	1c9a      	adds	r2, r3, #2
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800590e:	b29b      	uxth	r3, r3
 8005910:	3b01      	subs	r3, #1
 8005912:	b29a      	uxth	r2, r3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800591c:	b29b      	uxth	r3, r3
 800591e:	2b00      	cmp	r3, #0
 8005920:	d10e      	bne.n	8005940 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	685a      	ldr	r2, [r3, #4]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005930:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f7ff ffb8 	bl	80058b0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005940:	bf00      	nop
 8005942:	3708      	adds	r7, #8
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68da      	ldr	r2, [r3, #12]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800595a:	b292      	uxth	r2, r2
 800595c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005962:	1c9a      	adds	r2, r3, #2
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800596c:	b29b      	uxth	r3, r3
 800596e:	3b01      	subs	r3, #1
 8005970:	b29a      	uxth	r2, r3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800597a:	b29b      	uxth	r3, r3
 800597c:	2b00      	cmp	r3, #0
 800597e:	d10e      	bne.n	800599e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	685a      	ldr	r2, [r3, #4]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800598e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f7ff ff93 	bl	80058c4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800599e:	bf00      	nop
 80059a0:	3708      	adds	r7, #8
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}

080059a6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80059a6:	b580      	push	{r7, lr}
 80059a8:	b086      	sub	sp, #24
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	2b04      	cmp	r3, #4
 80059c0:	d13a      	bne.n	8005a38 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d109      	bne.n	80059e0 <I2S_IRQHandler+0x3a>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059d6:	2b40      	cmp	r3, #64	@ 0x40
 80059d8:	d102      	bne.n	80059e0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f7ff ffb4 	bl	8005948 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059e6:	2b40      	cmp	r3, #64	@ 0x40
 80059e8:	d126      	bne.n	8005a38 <I2S_IRQHandler+0x92>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	f003 0320 	and.w	r3, r3, #32
 80059f4:	2b20      	cmp	r3, #32
 80059f6:	d11f      	bne.n	8005a38 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685a      	ldr	r2, [r3, #4]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005a06:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005a08:	2300      	movs	r3, #0
 8005a0a:	613b      	str	r3, [r7, #16]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	613b      	str	r3, [r7, #16]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	613b      	str	r3, [r7, #16]
 8005a1c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2201      	movs	r2, #1
 8005a22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a2a:	f043 0202 	orr.w	r2, r3, #2
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f7ff ff50 	bl	80058d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	2b03      	cmp	r3, #3
 8005a42:	d136      	bne.n	8005ab2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	f003 0302 	and.w	r3, r3, #2
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d109      	bne.n	8005a62 <I2S_IRQHandler+0xbc>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a58:	2b80      	cmp	r3, #128	@ 0x80
 8005a5a:	d102      	bne.n	8005a62 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f7ff ff45 	bl	80058ec <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f003 0308 	and.w	r3, r3, #8
 8005a68:	2b08      	cmp	r3, #8
 8005a6a:	d122      	bne.n	8005ab2 <I2S_IRQHandler+0x10c>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	f003 0320 	and.w	r3, r3, #32
 8005a76:	2b20      	cmp	r3, #32
 8005a78:	d11b      	bne.n	8005ab2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005a88:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	60fb      	str	r3, [r7, #12]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	60fb      	str	r3, [r7, #12]
 8005a96:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aa4:	f043 0204 	orr.w	r2, r3, #4
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f7ff ff13 	bl	80058d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005ab2:	bf00      	nop
 8005ab4:	3718      	adds	r7, #24
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
	...

08005abc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b088      	sub	sp, #32
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a92      	ldr	r2, [pc, #584]	@ (8005d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d101      	bne.n	8005ada <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005ad6:	4b92      	ldr	r3, [pc, #584]	@ (8005d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005ad8:	e001      	b.n	8005ade <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005ada:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a8b      	ldr	r2, [pc, #556]	@ (8005d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d101      	bne.n	8005af8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005af4:	4b8a      	ldr	r3, [pc, #552]	@ (8005d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005af6:	e001      	b.n	8005afc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005af8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b08:	d004      	beq.n	8005b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	f040 8099 	bne.w	8005c46 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	f003 0302 	and.w	r3, r3, #2
 8005b1a:	2b02      	cmp	r3, #2
 8005b1c:	d107      	bne.n	8005b2e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d002      	beq.n	8005b2e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f000 f925 	bl	8005d78 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	f003 0301 	and.w	r3, r3, #1
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d107      	bne.n	8005b48 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d002      	beq.n	8005b48 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f000 f9c8 	bl	8005ed8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b4e:	2b40      	cmp	r3, #64	@ 0x40
 8005b50:	d13a      	bne.n	8005bc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	f003 0320 	and.w	r3, r3, #32
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d035      	beq.n	8005bc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a6e      	ldr	r2, [pc, #440]	@ (8005d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d101      	bne.n	8005b6a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005b66:	4b6e      	ldr	r3, [pc, #440]	@ (8005d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005b68:	e001      	b.n	8005b6e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005b6a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005b6e:	685a      	ldr	r2, [r3, #4]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4969      	ldr	r1, [pc, #420]	@ (8005d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005b76:	428b      	cmp	r3, r1
 8005b78:	d101      	bne.n	8005b7e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005b7a:	4b69      	ldr	r3, [pc, #420]	@ (8005d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005b7c:	e001      	b.n	8005b82 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005b7e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005b82:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005b86:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	685a      	ldr	r2, [r3, #4]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005b96:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005b98:	2300      	movs	r3, #0
 8005b9a:	60fb      	str	r3, [r7, #12]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	60fb      	str	r3, [r7, #12]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	60fb      	str	r3, [r7, #12]
 8005bac:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bba:	f043 0202 	orr.w	r2, r3, #2
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f7ff fe88 	bl	80058d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	f003 0308 	and.w	r3, r3, #8
 8005bce:	2b08      	cmp	r3, #8
 8005bd0:	f040 80c3 	bne.w	8005d5a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	f003 0320 	and.w	r3, r3, #32
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	f000 80bd 	beq.w	8005d5a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	685a      	ldr	r2, [r3, #4]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005bee:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a49      	ldr	r2, [pc, #292]	@ (8005d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d101      	bne.n	8005bfe <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8005bfa:	4b49      	ldr	r3, [pc, #292]	@ (8005d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005bfc:	e001      	b.n	8005c02 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005bfe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4944      	ldr	r1, [pc, #272]	@ (8005d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005c0a:	428b      	cmp	r3, r1
 8005c0c:	d101      	bne.n	8005c12 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8005c0e:	4b44      	ldr	r3, [pc, #272]	@ (8005d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005c10:	e001      	b.n	8005c16 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005c12:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005c16:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005c1a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	60bb      	str	r3, [r7, #8]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	60bb      	str	r3, [r7, #8]
 8005c28:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c36:	f043 0204 	orr.w	r2, r3, #4
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7ff fe4a 	bl	80058d8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005c44:	e089      	b.n	8005d5a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	f003 0302 	and.w	r3, r3, #2
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d107      	bne.n	8005c60 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d002      	beq.n	8005c60 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 f8be 	bl	8005ddc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005c60:	69fb      	ldr	r3, [r7, #28]
 8005c62:	f003 0301 	and.w	r3, r3, #1
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d107      	bne.n	8005c7a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d002      	beq.n	8005c7a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 f8fd 	bl	8005e74 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c80:	2b40      	cmp	r3, #64	@ 0x40
 8005c82:	d12f      	bne.n	8005ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	f003 0320 	and.w	r3, r3, #32
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d02a      	beq.n	8005ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	685a      	ldr	r2, [r3, #4]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005c9c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a1e      	ldr	r2, [pc, #120]	@ (8005d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d101      	bne.n	8005cac <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005ca8:	4b1d      	ldr	r3, [pc, #116]	@ (8005d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005caa:	e001      	b.n	8005cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005cac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005cb0:	685a      	ldr	r2, [r3, #4]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4919      	ldr	r1, [pc, #100]	@ (8005d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005cb8:	428b      	cmp	r3, r1
 8005cba:	d101      	bne.n	8005cc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005cbc:	4b18      	ldr	r3, [pc, #96]	@ (8005d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005cbe:	e001      	b.n	8005cc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005cc0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005cc4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005cc8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cd6:	f043 0202 	orr.w	r2, r3, #2
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f7ff fdfa 	bl	80058d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	f003 0308 	and.w	r3, r3, #8
 8005cea:	2b08      	cmp	r3, #8
 8005cec:	d136      	bne.n	8005d5c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	f003 0320 	and.w	r3, r3, #32
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d031      	beq.n	8005d5c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a07      	ldr	r2, [pc, #28]	@ (8005d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d101      	bne.n	8005d06 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005d02:	4b07      	ldr	r3, [pc, #28]	@ (8005d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005d04:	e001      	b.n	8005d0a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005d06:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d0a:	685a      	ldr	r2, [r3, #4]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4902      	ldr	r1, [pc, #8]	@ (8005d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005d12:	428b      	cmp	r3, r1
 8005d14:	d106      	bne.n	8005d24 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8005d16:	4b02      	ldr	r3, [pc, #8]	@ (8005d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005d18:	e006      	b.n	8005d28 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8005d1a:	bf00      	nop
 8005d1c:	40003800 	.word	0x40003800
 8005d20:	40003400 	.word	0x40003400
 8005d24:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d28:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005d2c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	685a      	ldr	r2, [r3, #4]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005d3c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2201      	movs	r2, #1
 8005d42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d4a:	f043 0204 	orr.w	r2, r3, #4
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f7ff fdc0 	bl	80058d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005d58:	e000      	b.n	8005d5c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005d5a:	bf00      	nop
}
 8005d5c:	bf00      	nop
 8005d5e:	3720      	adds	r7, #32
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}

08005d64 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005d6c:	bf00      	nop
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d84:	1c99      	adds	r1, r3, #2
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	6251      	str	r1, [r2, #36]	@ 0x24
 8005d8a:	881a      	ldrh	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	b29a      	uxth	r2, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d113      	bne.n	8005dd2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	685a      	ldr	r2, [r3, #4]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005db8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d106      	bne.n	8005dd2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f7ff ffc9 	bl	8005d64 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005dd2:	bf00      	nop
 8005dd4:	3708      	adds	r7, #8
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}
	...

08005ddc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de8:	1c99      	adds	r1, r3, #2
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	6251      	str	r1, [r2, #36]	@ 0x24
 8005dee:	8819      	ldrh	r1, [r3, #0]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a1d      	ldr	r2, [pc, #116]	@ (8005e6c <I2SEx_TxISR_I2SExt+0x90>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d101      	bne.n	8005dfe <I2SEx_TxISR_I2SExt+0x22>
 8005dfa:	4b1d      	ldr	r3, [pc, #116]	@ (8005e70 <I2SEx_TxISR_I2SExt+0x94>)
 8005dfc:	e001      	b.n	8005e02 <I2SEx_TxISR_I2SExt+0x26>
 8005dfe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005e02:	460a      	mov	r2, r1
 8005e04:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	3b01      	subs	r3, #1
 8005e0e:	b29a      	uxth	r2, r3
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d121      	bne.n	8005e62 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a12      	ldr	r2, [pc, #72]	@ (8005e6c <I2SEx_TxISR_I2SExt+0x90>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d101      	bne.n	8005e2c <I2SEx_TxISR_I2SExt+0x50>
 8005e28:	4b11      	ldr	r3, [pc, #68]	@ (8005e70 <I2SEx_TxISR_I2SExt+0x94>)
 8005e2a:	e001      	b.n	8005e30 <I2SEx_TxISR_I2SExt+0x54>
 8005e2c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005e30:	685a      	ldr	r2, [r3, #4]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	490d      	ldr	r1, [pc, #52]	@ (8005e6c <I2SEx_TxISR_I2SExt+0x90>)
 8005e38:	428b      	cmp	r3, r1
 8005e3a:	d101      	bne.n	8005e40 <I2SEx_TxISR_I2SExt+0x64>
 8005e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8005e70 <I2SEx_TxISR_I2SExt+0x94>)
 8005e3e:	e001      	b.n	8005e44 <I2SEx_TxISR_I2SExt+0x68>
 8005e40:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005e44:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005e48:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d106      	bne.n	8005e62 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f7ff ff81 	bl	8005d64 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005e62:	bf00      	nop
 8005e64:	3708      	adds	r7, #8
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop
 8005e6c:	40003800 	.word	0x40003800
 8005e70:	40003400 	.word	0x40003400

08005e74 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b082      	sub	sp, #8
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	68d8      	ldr	r0, [r3, #12]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e86:	1c99      	adds	r1, r3, #2
 8005e88:	687a      	ldr	r2, [r7, #4]
 8005e8a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005e8c:	b282      	uxth	r2, r0
 8005e8e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	3b01      	subs	r3, #1
 8005e98:	b29a      	uxth	r2, r3
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d113      	bne.n	8005ed0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	685a      	ldr	r2, [r3, #4]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005eb6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d106      	bne.n	8005ed0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f7ff ff4a 	bl	8005d64 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005ed0:	bf00      	nop
 8005ed2:	3708      	adds	r7, #8
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b082      	sub	sp, #8
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a20      	ldr	r2, [pc, #128]	@ (8005f68 <I2SEx_RxISR_I2SExt+0x90>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d101      	bne.n	8005eee <I2SEx_RxISR_I2SExt+0x16>
 8005eea:	4b20      	ldr	r3, [pc, #128]	@ (8005f6c <I2SEx_RxISR_I2SExt+0x94>)
 8005eec:	e001      	b.n	8005ef2 <I2SEx_RxISR_I2SExt+0x1a>
 8005eee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ef2:	68d8      	ldr	r0, [r3, #12]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef8:	1c99      	adds	r1, r3, #2
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005efe:	b282      	uxth	r2, r0
 8005f00:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005f06:	b29b      	uxth	r3, r3
 8005f08:	3b01      	subs	r3, #1
 8005f0a:	b29a      	uxth	r2, r3
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d121      	bne.n	8005f5e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a12      	ldr	r2, [pc, #72]	@ (8005f68 <I2SEx_RxISR_I2SExt+0x90>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d101      	bne.n	8005f28 <I2SEx_RxISR_I2SExt+0x50>
 8005f24:	4b11      	ldr	r3, [pc, #68]	@ (8005f6c <I2SEx_RxISR_I2SExt+0x94>)
 8005f26:	e001      	b.n	8005f2c <I2SEx_RxISR_I2SExt+0x54>
 8005f28:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005f2c:	685a      	ldr	r2, [r3, #4]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	490d      	ldr	r1, [pc, #52]	@ (8005f68 <I2SEx_RxISR_I2SExt+0x90>)
 8005f34:	428b      	cmp	r3, r1
 8005f36:	d101      	bne.n	8005f3c <I2SEx_RxISR_I2SExt+0x64>
 8005f38:	4b0c      	ldr	r3, [pc, #48]	@ (8005f6c <I2SEx_RxISR_I2SExt+0x94>)
 8005f3a:	e001      	b.n	8005f40 <I2SEx_RxISR_I2SExt+0x68>
 8005f3c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005f40:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005f44:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d106      	bne.n	8005f5e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f7ff ff03 	bl	8005d64 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005f5e:	bf00      	nop
 8005f60:	3708      	adds	r7, #8
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}
 8005f66:	bf00      	nop
 8005f68:	40003800 	.word	0x40003800
 8005f6c:	40003400 	.word	0x40003400

08005f70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b086      	sub	sp, #24
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d101      	bne.n	8005f82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e267      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 0301 	and.w	r3, r3, #1
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d075      	beq.n	800607a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005f8e:	4b88      	ldr	r3, [pc, #544]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f003 030c 	and.w	r3, r3, #12
 8005f96:	2b04      	cmp	r3, #4
 8005f98:	d00c      	beq.n	8005fb4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f9a:	4b85      	ldr	r3, [pc, #532]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005fa2:	2b08      	cmp	r3, #8
 8005fa4:	d112      	bne.n	8005fcc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005fa6:	4b82      	ldr	r3, [pc, #520]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005fb2:	d10b      	bne.n	8005fcc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fb4:	4b7e      	ldr	r3, [pc, #504]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d05b      	beq.n	8006078 <HAL_RCC_OscConfig+0x108>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d157      	bne.n	8006078 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e242      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fd4:	d106      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x74>
 8005fd6:	4b76      	ldr	r3, [pc, #472]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a75      	ldr	r2, [pc, #468]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fe0:	6013      	str	r3, [r2, #0]
 8005fe2:	e01d      	b.n	8006020 <HAL_RCC_OscConfig+0xb0>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005fec:	d10c      	bne.n	8006008 <HAL_RCC_OscConfig+0x98>
 8005fee:	4b70      	ldr	r3, [pc, #448]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a6f      	ldr	r2, [pc, #444]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005ff4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ff8:	6013      	str	r3, [r2, #0]
 8005ffa:	4b6d      	ldr	r3, [pc, #436]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a6c      	ldr	r2, [pc, #432]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006004:	6013      	str	r3, [r2, #0]
 8006006:	e00b      	b.n	8006020 <HAL_RCC_OscConfig+0xb0>
 8006008:	4b69      	ldr	r3, [pc, #420]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a68      	ldr	r2, [pc, #416]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 800600e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006012:	6013      	str	r3, [r2, #0]
 8006014:	4b66      	ldr	r3, [pc, #408]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a65      	ldr	r2, [pc, #404]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 800601a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800601e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d013      	beq.n	8006050 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006028:	f7fc fa5c 	bl	80024e4 <HAL_GetTick>
 800602c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800602e:	e008      	b.n	8006042 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006030:	f7fc fa58 	bl	80024e4 <HAL_GetTick>
 8006034:	4602      	mov	r2, r0
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	2b64      	cmp	r3, #100	@ 0x64
 800603c:	d901      	bls.n	8006042 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e207      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006042:	4b5b      	ldr	r3, [pc, #364]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800604a:	2b00      	cmp	r3, #0
 800604c:	d0f0      	beq.n	8006030 <HAL_RCC_OscConfig+0xc0>
 800604e:	e014      	b.n	800607a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006050:	f7fc fa48 	bl	80024e4 <HAL_GetTick>
 8006054:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006056:	e008      	b.n	800606a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006058:	f7fc fa44 	bl	80024e4 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	2b64      	cmp	r3, #100	@ 0x64
 8006064:	d901      	bls.n	800606a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e1f3      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800606a:	4b51      	ldr	r3, [pc, #324]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1f0      	bne.n	8006058 <HAL_RCC_OscConfig+0xe8>
 8006076:	e000      	b.n	800607a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006078:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 0302 	and.w	r3, r3, #2
 8006082:	2b00      	cmp	r3, #0
 8006084:	d063      	beq.n	800614e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006086:	4b4a      	ldr	r3, [pc, #296]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	f003 030c 	and.w	r3, r3, #12
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00b      	beq.n	80060aa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006092:	4b47      	ldr	r3, [pc, #284]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800609a:	2b08      	cmp	r3, #8
 800609c:	d11c      	bne.n	80060d8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800609e:	4b44      	ldr	r3, [pc, #272]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d116      	bne.n	80060d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060aa:	4b41      	ldr	r3, [pc, #260]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f003 0302 	and.w	r3, r3, #2
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d005      	beq.n	80060c2 <HAL_RCC_OscConfig+0x152>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d001      	beq.n	80060c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e1c7      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060c2:	4b3b      	ldr	r3, [pc, #236]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	691b      	ldr	r3, [r3, #16]
 80060ce:	00db      	lsls	r3, r3, #3
 80060d0:	4937      	ldr	r1, [pc, #220]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 80060d2:	4313      	orrs	r3, r2
 80060d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060d6:	e03a      	b.n	800614e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d020      	beq.n	8006122 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060e0:	4b34      	ldr	r3, [pc, #208]	@ (80061b4 <HAL_RCC_OscConfig+0x244>)
 80060e2:	2201      	movs	r2, #1
 80060e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060e6:	f7fc f9fd 	bl	80024e4 <HAL_GetTick>
 80060ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060ec:	e008      	b.n	8006100 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060ee:	f7fc f9f9 	bl	80024e4 <HAL_GetTick>
 80060f2:	4602      	mov	r2, r0
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	1ad3      	subs	r3, r2, r3
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	d901      	bls.n	8006100 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80060fc:	2303      	movs	r3, #3
 80060fe:	e1a8      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006100:	4b2b      	ldr	r3, [pc, #172]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f003 0302 	and.w	r3, r3, #2
 8006108:	2b00      	cmp	r3, #0
 800610a:	d0f0      	beq.n	80060ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800610c:	4b28      	ldr	r3, [pc, #160]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	691b      	ldr	r3, [r3, #16]
 8006118:	00db      	lsls	r3, r3, #3
 800611a:	4925      	ldr	r1, [pc, #148]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 800611c:	4313      	orrs	r3, r2
 800611e:	600b      	str	r3, [r1, #0]
 8006120:	e015      	b.n	800614e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006122:	4b24      	ldr	r3, [pc, #144]	@ (80061b4 <HAL_RCC_OscConfig+0x244>)
 8006124:	2200      	movs	r2, #0
 8006126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006128:	f7fc f9dc 	bl	80024e4 <HAL_GetTick>
 800612c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800612e:	e008      	b.n	8006142 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006130:	f7fc f9d8 	bl	80024e4 <HAL_GetTick>
 8006134:	4602      	mov	r2, r0
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	1ad3      	subs	r3, r2, r3
 800613a:	2b02      	cmp	r3, #2
 800613c:	d901      	bls.n	8006142 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e187      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006142:	4b1b      	ldr	r3, [pc, #108]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f003 0302 	and.w	r3, r3, #2
 800614a:	2b00      	cmp	r3, #0
 800614c:	d1f0      	bne.n	8006130 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 0308 	and.w	r3, r3, #8
 8006156:	2b00      	cmp	r3, #0
 8006158:	d036      	beq.n	80061c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	695b      	ldr	r3, [r3, #20]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d016      	beq.n	8006190 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006162:	4b15      	ldr	r3, [pc, #84]	@ (80061b8 <HAL_RCC_OscConfig+0x248>)
 8006164:	2201      	movs	r2, #1
 8006166:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006168:	f7fc f9bc 	bl	80024e4 <HAL_GetTick>
 800616c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800616e:	e008      	b.n	8006182 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006170:	f7fc f9b8 	bl	80024e4 <HAL_GetTick>
 8006174:	4602      	mov	r2, r0
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	1ad3      	subs	r3, r2, r3
 800617a:	2b02      	cmp	r3, #2
 800617c:	d901      	bls.n	8006182 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800617e:	2303      	movs	r3, #3
 8006180:	e167      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006182:	4b0b      	ldr	r3, [pc, #44]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006184:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006186:	f003 0302 	and.w	r3, r3, #2
 800618a:	2b00      	cmp	r3, #0
 800618c:	d0f0      	beq.n	8006170 <HAL_RCC_OscConfig+0x200>
 800618e:	e01b      	b.n	80061c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006190:	4b09      	ldr	r3, [pc, #36]	@ (80061b8 <HAL_RCC_OscConfig+0x248>)
 8006192:	2200      	movs	r2, #0
 8006194:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006196:	f7fc f9a5 	bl	80024e4 <HAL_GetTick>
 800619a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800619c:	e00e      	b.n	80061bc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800619e:	f7fc f9a1 	bl	80024e4 <HAL_GetTick>
 80061a2:	4602      	mov	r2, r0
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	1ad3      	subs	r3, r2, r3
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	d907      	bls.n	80061bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	e150      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
 80061b0:	40023800 	.word	0x40023800
 80061b4:	42470000 	.word	0x42470000
 80061b8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061bc:	4b88      	ldr	r3, [pc, #544]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80061be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061c0:	f003 0302 	and.w	r3, r3, #2
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d1ea      	bne.n	800619e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 0304 	and.w	r3, r3, #4
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	f000 8097 	beq.w	8006304 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061d6:	2300      	movs	r3, #0
 80061d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061da:	4b81      	ldr	r3, [pc, #516]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80061dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d10f      	bne.n	8006206 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061e6:	2300      	movs	r3, #0
 80061e8:	60bb      	str	r3, [r7, #8]
 80061ea:	4b7d      	ldr	r3, [pc, #500]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80061ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ee:	4a7c      	ldr	r2, [pc, #496]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80061f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80061f6:	4b7a      	ldr	r3, [pc, #488]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80061f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061fe:	60bb      	str	r3, [r7, #8]
 8006200:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006202:	2301      	movs	r3, #1
 8006204:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006206:	4b77      	ldr	r3, [pc, #476]	@ (80063e4 <HAL_RCC_OscConfig+0x474>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800620e:	2b00      	cmp	r3, #0
 8006210:	d118      	bne.n	8006244 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006212:	4b74      	ldr	r3, [pc, #464]	@ (80063e4 <HAL_RCC_OscConfig+0x474>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a73      	ldr	r2, [pc, #460]	@ (80063e4 <HAL_RCC_OscConfig+0x474>)
 8006218:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800621c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800621e:	f7fc f961 	bl	80024e4 <HAL_GetTick>
 8006222:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006224:	e008      	b.n	8006238 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006226:	f7fc f95d 	bl	80024e4 <HAL_GetTick>
 800622a:	4602      	mov	r2, r0
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	1ad3      	subs	r3, r2, r3
 8006230:	2b02      	cmp	r3, #2
 8006232:	d901      	bls.n	8006238 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e10c      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006238:	4b6a      	ldr	r3, [pc, #424]	@ (80063e4 <HAL_RCC_OscConfig+0x474>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006240:	2b00      	cmp	r3, #0
 8006242:	d0f0      	beq.n	8006226 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	2b01      	cmp	r3, #1
 800624a:	d106      	bne.n	800625a <HAL_RCC_OscConfig+0x2ea>
 800624c:	4b64      	ldr	r3, [pc, #400]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 800624e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006250:	4a63      	ldr	r2, [pc, #396]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006252:	f043 0301 	orr.w	r3, r3, #1
 8006256:	6713      	str	r3, [r2, #112]	@ 0x70
 8006258:	e01c      	b.n	8006294 <HAL_RCC_OscConfig+0x324>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	2b05      	cmp	r3, #5
 8006260:	d10c      	bne.n	800627c <HAL_RCC_OscConfig+0x30c>
 8006262:	4b5f      	ldr	r3, [pc, #380]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006266:	4a5e      	ldr	r2, [pc, #376]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006268:	f043 0304 	orr.w	r3, r3, #4
 800626c:	6713      	str	r3, [r2, #112]	@ 0x70
 800626e:	4b5c      	ldr	r3, [pc, #368]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006272:	4a5b      	ldr	r2, [pc, #364]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006274:	f043 0301 	orr.w	r3, r3, #1
 8006278:	6713      	str	r3, [r2, #112]	@ 0x70
 800627a:	e00b      	b.n	8006294 <HAL_RCC_OscConfig+0x324>
 800627c:	4b58      	ldr	r3, [pc, #352]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 800627e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006280:	4a57      	ldr	r2, [pc, #348]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006282:	f023 0301 	bic.w	r3, r3, #1
 8006286:	6713      	str	r3, [r2, #112]	@ 0x70
 8006288:	4b55      	ldr	r3, [pc, #340]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 800628a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800628c:	4a54      	ldr	r2, [pc, #336]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 800628e:	f023 0304 	bic.w	r3, r3, #4
 8006292:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d015      	beq.n	80062c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800629c:	f7fc f922 	bl	80024e4 <HAL_GetTick>
 80062a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062a2:	e00a      	b.n	80062ba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062a4:	f7fc f91e 	bl	80024e4 <HAL_GetTick>
 80062a8:	4602      	mov	r2, r0
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	1ad3      	subs	r3, r2, r3
 80062ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d901      	bls.n	80062ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80062b6:	2303      	movs	r3, #3
 80062b8:	e0cb      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062ba:	4b49      	ldr	r3, [pc, #292]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80062bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062be:	f003 0302 	and.w	r3, r3, #2
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d0ee      	beq.n	80062a4 <HAL_RCC_OscConfig+0x334>
 80062c6:	e014      	b.n	80062f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062c8:	f7fc f90c 	bl	80024e4 <HAL_GetTick>
 80062cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062ce:	e00a      	b.n	80062e6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062d0:	f7fc f908 	bl	80024e4 <HAL_GetTick>
 80062d4:	4602      	mov	r2, r0
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062de:	4293      	cmp	r3, r2
 80062e0:	d901      	bls.n	80062e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80062e2:	2303      	movs	r3, #3
 80062e4:	e0b5      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062e6:	4b3e      	ldr	r3, [pc, #248]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80062e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062ea:	f003 0302 	and.w	r3, r3, #2
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d1ee      	bne.n	80062d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80062f2:	7dfb      	ldrb	r3, [r7, #23]
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d105      	bne.n	8006304 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062f8:	4b39      	ldr	r3, [pc, #228]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80062fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fc:	4a38      	ldr	r2, [pc, #224]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80062fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006302:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	2b00      	cmp	r3, #0
 800630a:	f000 80a1 	beq.w	8006450 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800630e:	4b34      	ldr	r3, [pc, #208]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	f003 030c 	and.w	r3, r3, #12
 8006316:	2b08      	cmp	r3, #8
 8006318:	d05c      	beq.n	80063d4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	699b      	ldr	r3, [r3, #24]
 800631e:	2b02      	cmp	r3, #2
 8006320:	d141      	bne.n	80063a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006322:	4b31      	ldr	r3, [pc, #196]	@ (80063e8 <HAL_RCC_OscConfig+0x478>)
 8006324:	2200      	movs	r2, #0
 8006326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006328:	f7fc f8dc 	bl	80024e4 <HAL_GetTick>
 800632c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800632e:	e008      	b.n	8006342 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006330:	f7fc f8d8 	bl	80024e4 <HAL_GetTick>
 8006334:	4602      	mov	r2, r0
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	2b02      	cmp	r3, #2
 800633c:	d901      	bls.n	8006342 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	e087      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006342:	4b27      	ldr	r3, [pc, #156]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800634a:	2b00      	cmp	r3, #0
 800634c:	d1f0      	bne.n	8006330 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	69da      	ldr	r2, [r3, #28]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	431a      	orrs	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800635c:	019b      	lsls	r3, r3, #6
 800635e:	431a      	orrs	r2, r3
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006364:	085b      	lsrs	r3, r3, #1
 8006366:	3b01      	subs	r3, #1
 8006368:	041b      	lsls	r3, r3, #16
 800636a:	431a      	orrs	r2, r3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006370:	061b      	lsls	r3, r3, #24
 8006372:	491b      	ldr	r1, [pc, #108]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006374:	4313      	orrs	r3, r2
 8006376:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006378:	4b1b      	ldr	r3, [pc, #108]	@ (80063e8 <HAL_RCC_OscConfig+0x478>)
 800637a:	2201      	movs	r2, #1
 800637c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800637e:	f7fc f8b1 	bl	80024e4 <HAL_GetTick>
 8006382:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006384:	e008      	b.n	8006398 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006386:	f7fc f8ad 	bl	80024e4 <HAL_GetTick>
 800638a:	4602      	mov	r2, r0
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	1ad3      	subs	r3, r2, r3
 8006390:	2b02      	cmp	r3, #2
 8006392:	d901      	bls.n	8006398 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006394:	2303      	movs	r3, #3
 8006396:	e05c      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006398:	4b11      	ldr	r3, [pc, #68]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d0f0      	beq.n	8006386 <HAL_RCC_OscConfig+0x416>
 80063a4:	e054      	b.n	8006450 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063a6:	4b10      	ldr	r3, [pc, #64]	@ (80063e8 <HAL_RCC_OscConfig+0x478>)
 80063a8:	2200      	movs	r2, #0
 80063aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063ac:	f7fc f89a 	bl	80024e4 <HAL_GetTick>
 80063b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063b2:	e008      	b.n	80063c6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063b4:	f7fc f896 	bl	80024e4 <HAL_GetTick>
 80063b8:	4602      	mov	r2, r0
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	2b02      	cmp	r3, #2
 80063c0:	d901      	bls.n	80063c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80063c2:	2303      	movs	r3, #3
 80063c4:	e045      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063c6:	4b06      	ldr	r3, [pc, #24]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d1f0      	bne.n	80063b4 <HAL_RCC_OscConfig+0x444>
 80063d2:	e03d      	b.n	8006450 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	699b      	ldr	r3, [r3, #24]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d107      	bne.n	80063ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e038      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
 80063e0:	40023800 	.word	0x40023800
 80063e4:	40007000 	.word	0x40007000
 80063e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80063ec:	4b1b      	ldr	r3, [pc, #108]	@ (800645c <HAL_RCC_OscConfig+0x4ec>)
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	699b      	ldr	r3, [r3, #24]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d028      	beq.n	800644c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006404:	429a      	cmp	r2, r3
 8006406:	d121      	bne.n	800644c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006412:	429a      	cmp	r2, r3
 8006414:	d11a      	bne.n	800644c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800641c:	4013      	ands	r3, r2
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006422:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006424:	4293      	cmp	r3, r2
 8006426:	d111      	bne.n	800644c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006432:	085b      	lsrs	r3, r3, #1
 8006434:	3b01      	subs	r3, #1
 8006436:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006438:	429a      	cmp	r2, r3
 800643a:	d107      	bne.n	800644c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006446:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006448:	429a      	cmp	r2, r3
 800644a:	d001      	beq.n	8006450 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e000      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3718      	adds	r7, #24
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	40023800 	.word	0x40023800

08006460 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b084      	sub	sp, #16
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d101      	bne.n	8006474 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	e0cc      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006474:	4b68      	ldr	r3, [pc, #416]	@ (8006618 <HAL_RCC_ClockConfig+0x1b8>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f003 0307 	and.w	r3, r3, #7
 800647c:	683a      	ldr	r2, [r7, #0]
 800647e:	429a      	cmp	r2, r3
 8006480:	d90c      	bls.n	800649c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006482:	4b65      	ldr	r3, [pc, #404]	@ (8006618 <HAL_RCC_ClockConfig+0x1b8>)
 8006484:	683a      	ldr	r2, [r7, #0]
 8006486:	b2d2      	uxtb	r2, r2
 8006488:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800648a:	4b63      	ldr	r3, [pc, #396]	@ (8006618 <HAL_RCC_ClockConfig+0x1b8>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0307 	and.w	r3, r3, #7
 8006492:	683a      	ldr	r2, [r7, #0]
 8006494:	429a      	cmp	r2, r3
 8006496:	d001      	beq.n	800649c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	e0b8      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 0302 	and.w	r3, r3, #2
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d020      	beq.n	80064ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 0304 	and.w	r3, r3, #4
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d005      	beq.n	80064c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80064b4:	4b59      	ldr	r3, [pc, #356]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	4a58      	ldr	r2, [pc, #352]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80064ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80064be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0308 	and.w	r3, r3, #8
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d005      	beq.n	80064d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80064cc:	4b53      	ldr	r3, [pc, #332]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	4a52      	ldr	r2, [pc, #328]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80064d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80064d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064d8:	4b50      	ldr	r3, [pc, #320]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	494d      	ldr	r1, [pc, #308]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80064e6:	4313      	orrs	r3, r2
 80064e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 0301 	and.w	r3, r3, #1
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d044      	beq.n	8006580 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d107      	bne.n	800650e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064fe:	4b47      	ldr	r3, [pc, #284]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006506:	2b00      	cmp	r3, #0
 8006508:	d119      	bne.n	800653e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e07f      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	2b02      	cmp	r3, #2
 8006514:	d003      	beq.n	800651e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800651a:	2b03      	cmp	r3, #3
 800651c:	d107      	bne.n	800652e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800651e:	4b3f      	ldr	r3, [pc, #252]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006526:	2b00      	cmp	r3, #0
 8006528:	d109      	bne.n	800653e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e06f      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800652e:	4b3b      	ldr	r3, [pc, #236]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f003 0302 	and.w	r3, r3, #2
 8006536:	2b00      	cmp	r3, #0
 8006538:	d101      	bne.n	800653e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	e067      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800653e:	4b37      	ldr	r3, [pc, #220]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	f023 0203 	bic.w	r2, r3, #3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	4934      	ldr	r1, [pc, #208]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 800654c:	4313      	orrs	r3, r2
 800654e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006550:	f7fb ffc8 	bl	80024e4 <HAL_GetTick>
 8006554:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006556:	e00a      	b.n	800656e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006558:	f7fb ffc4 	bl	80024e4 <HAL_GetTick>
 800655c:	4602      	mov	r2, r0
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	1ad3      	subs	r3, r2, r3
 8006562:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006566:	4293      	cmp	r3, r2
 8006568:	d901      	bls.n	800656e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e04f      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800656e:	4b2b      	ldr	r3, [pc, #172]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	f003 020c 	and.w	r2, r3, #12
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	009b      	lsls	r3, r3, #2
 800657c:	429a      	cmp	r2, r3
 800657e:	d1eb      	bne.n	8006558 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006580:	4b25      	ldr	r3, [pc, #148]	@ (8006618 <HAL_RCC_ClockConfig+0x1b8>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 0307 	and.w	r3, r3, #7
 8006588:	683a      	ldr	r2, [r7, #0]
 800658a:	429a      	cmp	r2, r3
 800658c:	d20c      	bcs.n	80065a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800658e:	4b22      	ldr	r3, [pc, #136]	@ (8006618 <HAL_RCC_ClockConfig+0x1b8>)
 8006590:	683a      	ldr	r2, [r7, #0]
 8006592:	b2d2      	uxtb	r2, r2
 8006594:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006596:	4b20      	ldr	r3, [pc, #128]	@ (8006618 <HAL_RCC_ClockConfig+0x1b8>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 0307 	and.w	r3, r3, #7
 800659e:	683a      	ldr	r2, [r7, #0]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d001      	beq.n	80065a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e032      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 0304 	and.w	r3, r3, #4
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d008      	beq.n	80065c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065b4:	4b19      	ldr	r3, [pc, #100]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	4916      	ldr	r1, [pc, #88]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 0308 	and.w	r3, r3, #8
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d009      	beq.n	80065e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80065d2:	4b12      	ldr	r3, [pc, #72]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	00db      	lsls	r3, r3, #3
 80065e0:	490e      	ldr	r1, [pc, #56]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80065e2:	4313      	orrs	r3, r2
 80065e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80065e6:	f000 f821 	bl	800662c <HAL_RCC_GetSysClockFreq>
 80065ea:	4602      	mov	r2, r0
 80065ec:	4b0b      	ldr	r3, [pc, #44]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	091b      	lsrs	r3, r3, #4
 80065f2:	f003 030f 	and.w	r3, r3, #15
 80065f6:	490a      	ldr	r1, [pc, #40]	@ (8006620 <HAL_RCC_ClockConfig+0x1c0>)
 80065f8:	5ccb      	ldrb	r3, [r1, r3]
 80065fa:	fa22 f303 	lsr.w	r3, r2, r3
 80065fe:	4a09      	ldr	r2, [pc, #36]	@ (8006624 <HAL_RCC_ClockConfig+0x1c4>)
 8006600:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006602:	4b09      	ldr	r3, [pc, #36]	@ (8006628 <HAL_RCC_ClockConfig+0x1c8>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4618      	mov	r0, r3
 8006608:	f7fb ff28 	bl	800245c <HAL_InitTick>

  return HAL_OK;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
 8006616:	bf00      	nop
 8006618:	40023c00 	.word	0x40023c00
 800661c:	40023800 	.word	0x40023800
 8006620:	0800e79c 	.word	0x0800e79c
 8006624:	2000001c 	.word	0x2000001c
 8006628:	20000020 	.word	0x20000020

0800662c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800662c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006630:	b094      	sub	sp, #80	@ 0x50
 8006632:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006634:	2300      	movs	r3, #0
 8006636:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006638:	2300      	movs	r3, #0
 800663a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800663c:	2300      	movs	r3, #0
 800663e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006640:	2300      	movs	r3, #0
 8006642:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006644:	4b79      	ldr	r3, [pc, #484]	@ (800682c <HAL_RCC_GetSysClockFreq+0x200>)
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	f003 030c 	and.w	r3, r3, #12
 800664c:	2b08      	cmp	r3, #8
 800664e:	d00d      	beq.n	800666c <HAL_RCC_GetSysClockFreq+0x40>
 8006650:	2b08      	cmp	r3, #8
 8006652:	f200 80e1 	bhi.w	8006818 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006656:	2b00      	cmp	r3, #0
 8006658:	d002      	beq.n	8006660 <HAL_RCC_GetSysClockFreq+0x34>
 800665a:	2b04      	cmp	r3, #4
 800665c:	d003      	beq.n	8006666 <HAL_RCC_GetSysClockFreq+0x3a>
 800665e:	e0db      	b.n	8006818 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006660:	4b73      	ldr	r3, [pc, #460]	@ (8006830 <HAL_RCC_GetSysClockFreq+0x204>)
 8006662:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006664:	e0db      	b.n	800681e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006666:	4b73      	ldr	r3, [pc, #460]	@ (8006834 <HAL_RCC_GetSysClockFreq+0x208>)
 8006668:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800666a:	e0d8      	b.n	800681e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800666c:	4b6f      	ldr	r3, [pc, #444]	@ (800682c <HAL_RCC_GetSysClockFreq+0x200>)
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006674:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006676:	4b6d      	ldr	r3, [pc, #436]	@ (800682c <HAL_RCC_GetSysClockFreq+0x200>)
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d063      	beq.n	800674a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006682:	4b6a      	ldr	r3, [pc, #424]	@ (800682c <HAL_RCC_GetSysClockFreq+0x200>)
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	099b      	lsrs	r3, r3, #6
 8006688:	2200      	movs	r2, #0
 800668a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800668c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800668e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006690:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006694:	633b      	str	r3, [r7, #48]	@ 0x30
 8006696:	2300      	movs	r3, #0
 8006698:	637b      	str	r3, [r7, #52]	@ 0x34
 800669a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800669e:	4622      	mov	r2, r4
 80066a0:	462b      	mov	r3, r5
 80066a2:	f04f 0000 	mov.w	r0, #0
 80066a6:	f04f 0100 	mov.w	r1, #0
 80066aa:	0159      	lsls	r1, r3, #5
 80066ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80066b0:	0150      	lsls	r0, r2, #5
 80066b2:	4602      	mov	r2, r0
 80066b4:	460b      	mov	r3, r1
 80066b6:	4621      	mov	r1, r4
 80066b8:	1a51      	subs	r1, r2, r1
 80066ba:	6139      	str	r1, [r7, #16]
 80066bc:	4629      	mov	r1, r5
 80066be:	eb63 0301 	sbc.w	r3, r3, r1
 80066c2:	617b      	str	r3, [r7, #20]
 80066c4:	f04f 0200 	mov.w	r2, #0
 80066c8:	f04f 0300 	mov.w	r3, #0
 80066cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066d0:	4659      	mov	r1, fp
 80066d2:	018b      	lsls	r3, r1, #6
 80066d4:	4651      	mov	r1, sl
 80066d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80066da:	4651      	mov	r1, sl
 80066dc:	018a      	lsls	r2, r1, #6
 80066de:	4651      	mov	r1, sl
 80066e0:	ebb2 0801 	subs.w	r8, r2, r1
 80066e4:	4659      	mov	r1, fp
 80066e6:	eb63 0901 	sbc.w	r9, r3, r1
 80066ea:	f04f 0200 	mov.w	r2, #0
 80066ee:	f04f 0300 	mov.w	r3, #0
 80066f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80066f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80066fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80066fe:	4690      	mov	r8, r2
 8006700:	4699      	mov	r9, r3
 8006702:	4623      	mov	r3, r4
 8006704:	eb18 0303 	adds.w	r3, r8, r3
 8006708:	60bb      	str	r3, [r7, #8]
 800670a:	462b      	mov	r3, r5
 800670c:	eb49 0303 	adc.w	r3, r9, r3
 8006710:	60fb      	str	r3, [r7, #12]
 8006712:	f04f 0200 	mov.w	r2, #0
 8006716:	f04f 0300 	mov.w	r3, #0
 800671a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800671e:	4629      	mov	r1, r5
 8006720:	024b      	lsls	r3, r1, #9
 8006722:	4621      	mov	r1, r4
 8006724:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006728:	4621      	mov	r1, r4
 800672a:	024a      	lsls	r2, r1, #9
 800672c:	4610      	mov	r0, r2
 800672e:	4619      	mov	r1, r3
 8006730:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006732:	2200      	movs	r2, #0
 8006734:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006736:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006738:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800673c:	f7fa fa34 	bl	8000ba8 <__aeabi_uldivmod>
 8006740:	4602      	mov	r2, r0
 8006742:	460b      	mov	r3, r1
 8006744:	4613      	mov	r3, r2
 8006746:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006748:	e058      	b.n	80067fc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800674a:	4b38      	ldr	r3, [pc, #224]	@ (800682c <HAL_RCC_GetSysClockFreq+0x200>)
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	099b      	lsrs	r3, r3, #6
 8006750:	2200      	movs	r2, #0
 8006752:	4618      	mov	r0, r3
 8006754:	4611      	mov	r1, r2
 8006756:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800675a:	623b      	str	r3, [r7, #32]
 800675c:	2300      	movs	r3, #0
 800675e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006760:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006764:	4642      	mov	r2, r8
 8006766:	464b      	mov	r3, r9
 8006768:	f04f 0000 	mov.w	r0, #0
 800676c:	f04f 0100 	mov.w	r1, #0
 8006770:	0159      	lsls	r1, r3, #5
 8006772:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006776:	0150      	lsls	r0, r2, #5
 8006778:	4602      	mov	r2, r0
 800677a:	460b      	mov	r3, r1
 800677c:	4641      	mov	r1, r8
 800677e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006782:	4649      	mov	r1, r9
 8006784:	eb63 0b01 	sbc.w	fp, r3, r1
 8006788:	f04f 0200 	mov.w	r2, #0
 800678c:	f04f 0300 	mov.w	r3, #0
 8006790:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006794:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006798:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800679c:	ebb2 040a 	subs.w	r4, r2, sl
 80067a0:	eb63 050b 	sbc.w	r5, r3, fp
 80067a4:	f04f 0200 	mov.w	r2, #0
 80067a8:	f04f 0300 	mov.w	r3, #0
 80067ac:	00eb      	lsls	r3, r5, #3
 80067ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067b2:	00e2      	lsls	r2, r4, #3
 80067b4:	4614      	mov	r4, r2
 80067b6:	461d      	mov	r5, r3
 80067b8:	4643      	mov	r3, r8
 80067ba:	18e3      	adds	r3, r4, r3
 80067bc:	603b      	str	r3, [r7, #0]
 80067be:	464b      	mov	r3, r9
 80067c0:	eb45 0303 	adc.w	r3, r5, r3
 80067c4:	607b      	str	r3, [r7, #4]
 80067c6:	f04f 0200 	mov.w	r2, #0
 80067ca:	f04f 0300 	mov.w	r3, #0
 80067ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80067d2:	4629      	mov	r1, r5
 80067d4:	028b      	lsls	r3, r1, #10
 80067d6:	4621      	mov	r1, r4
 80067d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80067dc:	4621      	mov	r1, r4
 80067de:	028a      	lsls	r2, r1, #10
 80067e0:	4610      	mov	r0, r2
 80067e2:	4619      	mov	r1, r3
 80067e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067e6:	2200      	movs	r2, #0
 80067e8:	61bb      	str	r3, [r7, #24]
 80067ea:	61fa      	str	r2, [r7, #28]
 80067ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067f0:	f7fa f9da 	bl	8000ba8 <__aeabi_uldivmod>
 80067f4:	4602      	mov	r2, r0
 80067f6:	460b      	mov	r3, r1
 80067f8:	4613      	mov	r3, r2
 80067fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80067fc:	4b0b      	ldr	r3, [pc, #44]	@ (800682c <HAL_RCC_GetSysClockFreq+0x200>)
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	0c1b      	lsrs	r3, r3, #16
 8006802:	f003 0303 	and.w	r3, r3, #3
 8006806:	3301      	adds	r3, #1
 8006808:	005b      	lsls	r3, r3, #1
 800680a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800680c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800680e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006810:	fbb2 f3f3 	udiv	r3, r2, r3
 8006814:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006816:	e002      	b.n	800681e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006818:	4b05      	ldr	r3, [pc, #20]	@ (8006830 <HAL_RCC_GetSysClockFreq+0x204>)
 800681a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800681c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800681e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006820:	4618      	mov	r0, r3
 8006822:	3750      	adds	r7, #80	@ 0x50
 8006824:	46bd      	mov	sp, r7
 8006826:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800682a:	bf00      	nop
 800682c:	40023800 	.word	0x40023800
 8006830:	00f42400 	.word	0x00f42400
 8006834:	007a1200 	.word	0x007a1200

08006838 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006838:	b480      	push	{r7}
 800683a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800683c:	4b03      	ldr	r3, [pc, #12]	@ (800684c <HAL_RCC_GetHCLKFreq+0x14>)
 800683e:	681b      	ldr	r3, [r3, #0]
}
 8006840:	4618      	mov	r0, r3
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	2000001c 	.word	0x2000001c

08006850 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006854:	f7ff fff0 	bl	8006838 <HAL_RCC_GetHCLKFreq>
 8006858:	4602      	mov	r2, r0
 800685a:	4b05      	ldr	r3, [pc, #20]	@ (8006870 <HAL_RCC_GetPCLK1Freq+0x20>)
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	0a9b      	lsrs	r3, r3, #10
 8006860:	f003 0307 	and.w	r3, r3, #7
 8006864:	4903      	ldr	r1, [pc, #12]	@ (8006874 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006866:	5ccb      	ldrb	r3, [r1, r3]
 8006868:	fa22 f303 	lsr.w	r3, r2, r3
}
 800686c:	4618      	mov	r0, r3
 800686e:	bd80      	pop	{r7, pc}
 8006870:	40023800 	.word	0x40023800
 8006874:	0800e7ac 	.word	0x0800e7ac

08006878 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800687c:	f7ff ffdc 	bl	8006838 <HAL_RCC_GetHCLKFreq>
 8006880:	4602      	mov	r2, r0
 8006882:	4b05      	ldr	r3, [pc, #20]	@ (8006898 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	0b5b      	lsrs	r3, r3, #13
 8006888:	f003 0307 	and.w	r3, r3, #7
 800688c:	4903      	ldr	r1, [pc, #12]	@ (800689c <HAL_RCC_GetPCLK2Freq+0x24>)
 800688e:	5ccb      	ldrb	r3, [r1, r3]
 8006890:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006894:	4618      	mov	r0, r3
 8006896:	bd80      	pop	{r7, pc}
 8006898:	40023800 	.word	0x40023800
 800689c:	0800e7ac 	.word	0x0800e7ac

080068a0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b086      	sub	sp, #24
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80068a8:	2300      	movs	r3, #0
 80068aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80068ac:	2300      	movs	r3, #0
 80068ae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0301 	and.w	r3, r3, #1
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d105      	bne.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d035      	beq.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80068c8:	4b62      	ldr	r3, [pc, #392]	@ (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80068ca:	2200      	movs	r2, #0
 80068cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80068ce:	f7fb fe09 	bl	80024e4 <HAL_GetTick>
 80068d2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80068d4:	e008      	b.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80068d6:	f7fb fe05 	bl	80024e4 <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	2b02      	cmp	r3, #2
 80068e2:	d901      	bls.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80068e4:	2303      	movs	r3, #3
 80068e6:	e0b0      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80068e8:	4b5b      	ldr	r3, [pc, #364]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d1f0      	bne.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	019a      	lsls	r2, r3, #6
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	071b      	lsls	r3, r3, #28
 8006900:	4955      	ldr	r1, [pc, #340]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006902:	4313      	orrs	r3, r2
 8006904:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006908:	4b52      	ldr	r3, [pc, #328]	@ (8006a54 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800690a:	2201      	movs	r2, #1
 800690c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800690e:	f7fb fde9 	bl	80024e4 <HAL_GetTick>
 8006912:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006914:	e008      	b.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006916:	f7fb fde5 	bl	80024e4 <HAL_GetTick>
 800691a:	4602      	mov	r2, r0
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	1ad3      	subs	r3, r2, r3
 8006920:	2b02      	cmp	r3, #2
 8006922:	d901      	bls.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006924:	2303      	movs	r3, #3
 8006926:	e090      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006928:	4b4b      	ldr	r3, [pc, #300]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006930:	2b00      	cmp	r3, #0
 8006932:	d0f0      	beq.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f003 0302 	and.w	r3, r3, #2
 800693c:	2b00      	cmp	r3, #0
 800693e:	f000 8083 	beq.w	8006a48 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006942:	2300      	movs	r3, #0
 8006944:	60fb      	str	r3, [r7, #12]
 8006946:	4b44      	ldr	r3, [pc, #272]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800694a:	4a43      	ldr	r2, [pc, #268]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800694c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006950:	6413      	str	r3, [r2, #64]	@ 0x40
 8006952:	4b41      	ldr	r3, [pc, #260]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800695a:	60fb      	str	r3, [r7, #12]
 800695c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800695e:	4b3f      	ldr	r3, [pc, #252]	@ (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a3e      	ldr	r2, [pc, #248]	@ (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006964:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006968:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800696a:	f7fb fdbb 	bl	80024e4 <HAL_GetTick>
 800696e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006970:	e008      	b.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006972:	f7fb fdb7 	bl	80024e4 <HAL_GetTick>
 8006976:	4602      	mov	r2, r0
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	1ad3      	subs	r3, r2, r3
 800697c:	2b02      	cmp	r3, #2
 800697e:	d901      	bls.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006980:	2303      	movs	r3, #3
 8006982:	e062      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006984:	4b35      	ldr	r3, [pc, #212]	@ (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800698c:	2b00      	cmp	r3, #0
 800698e:	d0f0      	beq.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006990:	4b31      	ldr	r3, [pc, #196]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006994:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006998:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d02f      	beq.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069a8:	693a      	ldr	r2, [r7, #16]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d028      	beq.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80069ae:	4b2a      	ldr	r3, [pc, #168]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069b6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80069b8:	4b29      	ldr	r3, [pc, #164]	@ (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80069ba:	2201      	movs	r2, #1
 80069bc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80069be:	4b28      	ldr	r3, [pc, #160]	@ (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80069c0:	2200      	movs	r2, #0
 80069c2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80069c4:	4a24      	ldr	r2, [pc, #144]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80069ca:	4b23      	ldr	r3, [pc, #140]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069ce:	f003 0301 	and.w	r3, r3, #1
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d114      	bne.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80069d6:	f7fb fd85 	bl	80024e4 <HAL_GetTick>
 80069da:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069dc:	e00a      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069de:	f7fb fd81 	bl	80024e4 <HAL_GetTick>
 80069e2:	4602      	mov	r2, r0
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	1ad3      	subs	r3, r2, r3
 80069e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d901      	bls.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80069f0:	2303      	movs	r3, #3
 80069f2:	e02a      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069f4:	4b18      	ldr	r3, [pc, #96]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80069f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069f8:	f003 0302 	and.w	r3, r3, #2
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d0ee      	beq.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	68db      	ldr	r3, [r3, #12]
 8006a04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a0c:	d10d      	bne.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006a0e:	4b12      	ldr	r3, [pc, #72]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	68db      	ldr	r3, [r3, #12]
 8006a1a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006a1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a22:	490d      	ldr	r1, [pc, #52]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a24:	4313      	orrs	r3, r2
 8006a26:	608b      	str	r3, [r1, #8]
 8006a28:	e005      	b.n	8006a36 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a30:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006a34:	6093      	str	r3, [r2, #8]
 8006a36:	4b08      	ldr	r3, [pc, #32]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a38:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a42:	4905      	ldr	r1, [pc, #20]	@ (8006a58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006a44:	4313      	orrs	r3, r2
 8006a46:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006a48:	2300      	movs	r3, #0
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3718      	adds	r7, #24
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
 8006a52:	bf00      	nop
 8006a54:	42470068 	.word	0x42470068
 8006a58:	40023800 	.word	0x40023800
 8006a5c:	40007000 	.word	0x40007000
 8006a60:	42470e40 	.word	0x42470e40

08006a64 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b087      	sub	sp, #28
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006a70:	2300      	movs	r3, #0
 8006a72:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006a74:	2300      	movs	r3, #0
 8006a76:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d13f      	bne.n	8006b02 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006a82:	4b24      	ldr	r3, [pc, #144]	@ (8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a8a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d006      	beq.n	8006aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006a98:	d12f      	bne.n	8006afa <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006a9a:	4b1f      	ldr	r3, [pc, #124]	@ (8006b18 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006a9c:	617b      	str	r3, [r7, #20]
          break;
 8006a9e:	e02f      	b.n	8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006aa0:	4b1c      	ldr	r3, [pc, #112]	@ (8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006aa8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006aac:	d108      	bne.n	8006ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006aae:	4b19      	ldr	r3, [pc, #100]	@ (8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ab6:	4a19      	ldr	r2, [pc, #100]	@ (8006b1c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006abc:	613b      	str	r3, [r7, #16]
 8006abe:	e007      	b.n	8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006ac0:	4b14      	ldr	r3, [pc, #80]	@ (8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ac8:	4a15      	ldr	r2, [pc, #84]	@ (8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8006aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ace:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006ad0:	4b10      	ldr	r3, [pc, #64]	@ (8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006ad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ad6:	099b      	lsrs	r3, r3, #6
 8006ad8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	fb02 f303 	mul.w	r3, r2, r3
 8006ae2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006ae6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006aea:	0f1b      	lsrs	r3, r3, #28
 8006aec:	f003 0307 	and.w	r3, r3, #7
 8006af0:	68ba      	ldr	r2, [r7, #8]
 8006af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006af6:	617b      	str	r3, [r7, #20]
          break;
 8006af8:	e002      	b.n	8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8006afa:	2300      	movs	r3, #0
 8006afc:	617b      	str	r3, [r7, #20]
          break;
 8006afe:	bf00      	nop
        }
      }
      break;
 8006b00:	e000      	b.n	8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8006b02:	bf00      	nop
    }
  }
  return frequency;
 8006b04:	697b      	ldr	r3, [r7, #20]
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	371c      	adds	r7, #28
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr
 8006b12:	bf00      	nop
 8006b14:	40023800 	.word	0x40023800
 8006b18:	00bb8000 	.word	0x00bb8000
 8006b1c:	007a1200 	.word	0x007a1200
 8006b20:	00f42400 	.word	0x00f42400

08006b24 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b082      	sub	sp, #8
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d101      	bne.n	8006b36 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e041      	b.n	8006bba <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b3c:	b2db      	uxtb	r3, r3
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d106      	bne.n	8006b50 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7fb fa88 	bl	8002060 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2202      	movs	r2, #2
 8006b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	3304      	adds	r3, #4
 8006b60:	4619      	mov	r1, r3
 8006b62:	4610      	mov	r0, r2
 8006b64:	f000 fbfc 	bl	8007360 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2201      	movs	r2, #1
 8006b74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2201      	movs	r2, #1
 8006b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006bb8:	2300      	movs	r3, #0
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3708      	adds	r7, #8
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
	...

08006bc4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b084      	sub	sp, #16
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
 8006bcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d104      	bne.n	8006be2 <HAL_TIM_IC_Start_IT+0x1e>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	e013      	b.n	8006c0a <HAL_TIM_IC_Start_IT+0x46>
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	2b04      	cmp	r3, #4
 8006be6:	d104      	bne.n	8006bf2 <HAL_TIM_IC_Start_IT+0x2e>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006bee:	b2db      	uxtb	r3, r3
 8006bf0:	e00b      	b.n	8006c0a <HAL_TIM_IC_Start_IT+0x46>
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	2b08      	cmp	r3, #8
 8006bf6:	d104      	bne.n	8006c02 <HAL_TIM_IC_Start_IT+0x3e>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	e003      	b.n	8006c0a <HAL_TIM_IC_Start_IT+0x46>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d104      	bne.n	8006c1c <HAL_TIM_IC_Start_IT+0x58>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	e013      	b.n	8006c44 <HAL_TIM_IC_Start_IT+0x80>
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	2b04      	cmp	r3, #4
 8006c20:	d104      	bne.n	8006c2c <HAL_TIM_IC_Start_IT+0x68>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	e00b      	b.n	8006c44 <HAL_TIM_IC_Start_IT+0x80>
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	2b08      	cmp	r3, #8
 8006c30:	d104      	bne.n	8006c3c <HAL_TIM_IC_Start_IT+0x78>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	e003      	b.n	8006c44 <HAL_TIM_IC_Start_IT+0x80>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c42:	b2db      	uxtb	r3, r3
 8006c44:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006c46:	7bbb      	ldrb	r3, [r7, #14]
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d102      	bne.n	8006c52 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006c4c:	7b7b      	ldrb	r3, [r7, #13]
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d001      	beq.n	8006c56 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	e0cc      	b.n	8006df0 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d104      	bne.n	8006c66 <HAL_TIM_IC_Start_IT+0xa2>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2202      	movs	r2, #2
 8006c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c64:	e013      	b.n	8006c8e <HAL_TIM_IC_Start_IT+0xca>
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	2b04      	cmp	r3, #4
 8006c6a:	d104      	bne.n	8006c76 <HAL_TIM_IC_Start_IT+0xb2>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2202      	movs	r2, #2
 8006c70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c74:	e00b      	b.n	8006c8e <HAL_TIM_IC_Start_IT+0xca>
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	2b08      	cmp	r3, #8
 8006c7a:	d104      	bne.n	8006c86 <HAL_TIM_IC_Start_IT+0xc2>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2202      	movs	r2, #2
 8006c80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c84:	e003      	b.n	8006c8e <HAL_TIM_IC_Start_IT+0xca>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2202      	movs	r2, #2
 8006c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d104      	bne.n	8006c9e <HAL_TIM_IC_Start_IT+0xda>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2202      	movs	r2, #2
 8006c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c9c:	e013      	b.n	8006cc6 <HAL_TIM_IC_Start_IT+0x102>
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	2b04      	cmp	r3, #4
 8006ca2:	d104      	bne.n	8006cae <HAL_TIM_IC_Start_IT+0xea>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2202      	movs	r2, #2
 8006ca8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006cac:	e00b      	b.n	8006cc6 <HAL_TIM_IC_Start_IT+0x102>
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	2b08      	cmp	r3, #8
 8006cb2:	d104      	bne.n	8006cbe <HAL_TIM_IC_Start_IT+0xfa>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2202      	movs	r2, #2
 8006cb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cbc:	e003      	b.n	8006cc6 <HAL_TIM_IC_Start_IT+0x102>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2202      	movs	r2, #2
 8006cc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	2b0c      	cmp	r3, #12
 8006cca:	d841      	bhi.n	8006d50 <HAL_TIM_IC_Start_IT+0x18c>
 8006ccc:	a201      	add	r2, pc, #4	@ (adr r2, 8006cd4 <HAL_TIM_IC_Start_IT+0x110>)
 8006cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cd2:	bf00      	nop
 8006cd4:	08006d09 	.word	0x08006d09
 8006cd8:	08006d51 	.word	0x08006d51
 8006cdc:	08006d51 	.word	0x08006d51
 8006ce0:	08006d51 	.word	0x08006d51
 8006ce4:	08006d1b 	.word	0x08006d1b
 8006ce8:	08006d51 	.word	0x08006d51
 8006cec:	08006d51 	.word	0x08006d51
 8006cf0:	08006d51 	.word	0x08006d51
 8006cf4:	08006d2d 	.word	0x08006d2d
 8006cf8:	08006d51 	.word	0x08006d51
 8006cfc:	08006d51 	.word	0x08006d51
 8006d00:	08006d51 	.word	0x08006d51
 8006d04:	08006d3f 	.word	0x08006d3f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	68da      	ldr	r2, [r3, #12]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f042 0202 	orr.w	r2, r2, #2
 8006d16:	60da      	str	r2, [r3, #12]
      break;
 8006d18:	e01d      	b.n	8006d56 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	68da      	ldr	r2, [r3, #12]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f042 0204 	orr.w	r2, r2, #4
 8006d28:	60da      	str	r2, [r3, #12]
      break;
 8006d2a:	e014      	b.n	8006d56 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	68da      	ldr	r2, [r3, #12]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f042 0208 	orr.w	r2, r2, #8
 8006d3a:	60da      	str	r2, [r3, #12]
      break;
 8006d3c:	e00b      	b.n	8006d56 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68da      	ldr	r2, [r3, #12]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f042 0210 	orr.w	r2, r2, #16
 8006d4c:	60da      	str	r2, [r3, #12]
      break;
 8006d4e:	e002      	b.n	8006d56 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	73fb      	strb	r3, [r7, #15]
      break;
 8006d54:	bf00      	nop
  }

  if (status == HAL_OK)
 8006d56:	7bfb      	ldrb	r3, [r7, #15]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d148      	bne.n	8006dee <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2201      	movs	r2, #1
 8006d62:	6839      	ldr	r1, [r7, #0]
 8006d64:	4618      	mov	r0, r3
 8006d66:	f000 fccb 	bl	8007700 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a22      	ldr	r2, [pc, #136]	@ (8006df8 <HAL_TIM_IC_Start_IT+0x234>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d022      	beq.n	8006dba <HAL_TIM_IC_Start_IT+0x1f6>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d7c:	d01d      	beq.n	8006dba <HAL_TIM_IC_Start_IT+0x1f6>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a1e      	ldr	r2, [pc, #120]	@ (8006dfc <HAL_TIM_IC_Start_IT+0x238>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d018      	beq.n	8006dba <HAL_TIM_IC_Start_IT+0x1f6>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a1c      	ldr	r2, [pc, #112]	@ (8006e00 <HAL_TIM_IC_Start_IT+0x23c>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d013      	beq.n	8006dba <HAL_TIM_IC_Start_IT+0x1f6>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a1b      	ldr	r2, [pc, #108]	@ (8006e04 <HAL_TIM_IC_Start_IT+0x240>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d00e      	beq.n	8006dba <HAL_TIM_IC_Start_IT+0x1f6>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a19      	ldr	r2, [pc, #100]	@ (8006e08 <HAL_TIM_IC_Start_IT+0x244>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d009      	beq.n	8006dba <HAL_TIM_IC_Start_IT+0x1f6>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a18      	ldr	r2, [pc, #96]	@ (8006e0c <HAL_TIM_IC_Start_IT+0x248>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d004      	beq.n	8006dba <HAL_TIM_IC_Start_IT+0x1f6>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a16      	ldr	r2, [pc, #88]	@ (8006e10 <HAL_TIM_IC_Start_IT+0x24c>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d111      	bne.n	8006dde <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	f003 0307 	and.w	r3, r3, #7
 8006dc4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	2b06      	cmp	r3, #6
 8006dca:	d010      	beq.n	8006dee <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f042 0201 	orr.w	r2, r2, #1
 8006dda:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ddc:	e007      	b.n	8006dee <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	681a      	ldr	r2, [r3, #0]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f042 0201 	orr.w	r2, r2, #1
 8006dec:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3710      	adds	r7, #16
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	40010000 	.word	0x40010000
 8006dfc:	40000400 	.word	0x40000400
 8006e00:	40000800 	.word	0x40000800
 8006e04:	40000c00 	.word	0x40000c00
 8006e08:	40010400 	.word	0x40010400
 8006e0c:	40014000 	.word	0x40014000
 8006e10:	40001800 	.word	0x40001800

08006e14 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
 8006e1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	2b0c      	cmp	r3, #12
 8006e26:	d841      	bhi.n	8006eac <HAL_TIM_IC_Stop_IT+0x98>
 8006e28:	a201      	add	r2, pc, #4	@ (adr r2, 8006e30 <HAL_TIM_IC_Stop_IT+0x1c>)
 8006e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e2e:	bf00      	nop
 8006e30:	08006e65 	.word	0x08006e65
 8006e34:	08006ead 	.word	0x08006ead
 8006e38:	08006ead 	.word	0x08006ead
 8006e3c:	08006ead 	.word	0x08006ead
 8006e40:	08006e77 	.word	0x08006e77
 8006e44:	08006ead 	.word	0x08006ead
 8006e48:	08006ead 	.word	0x08006ead
 8006e4c:	08006ead 	.word	0x08006ead
 8006e50:	08006e89 	.word	0x08006e89
 8006e54:	08006ead 	.word	0x08006ead
 8006e58:	08006ead 	.word	0x08006ead
 8006e5c:	08006ead 	.word	0x08006ead
 8006e60:	08006e9b 	.word	0x08006e9b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68da      	ldr	r2, [r3, #12]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f022 0202 	bic.w	r2, r2, #2
 8006e72:	60da      	str	r2, [r3, #12]
      break;
 8006e74:	e01d      	b.n	8006eb2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	68da      	ldr	r2, [r3, #12]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f022 0204 	bic.w	r2, r2, #4
 8006e84:	60da      	str	r2, [r3, #12]
      break;
 8006e86:	e014      	b.n	8006eb2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68da      	ldr	r2, [r3, #12]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f022 0208 	bic.w	r2, r2, #8
 8006e96:	60da      	str	r2, [r3, #12]
      break;
 8006e98:	e00b      	b.n	8006eb2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	68da      	ldr	r2, [r3, #12]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f022 0210 	bic.w	r2, r2, #16
 8006ea8:	60da      	str	r2, [r3, #12]
      break;
 8006eaa:	e002      	b.n	8006eb2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	73fb      	strb	r3, [r7, #15]
      break;
 8006eb0:	bf00      	nop
  }

  if (status == HAL_OK)
 8006eb2:	7bfb      	ldrb	r3, [r7, #15]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d156      	bne.n	8006f66 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	6839      	ldr	r1, [r7, #0]
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f000 fc1d 	bl	8007700 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	6a1a      	ldr	r2, [r3, #32]
 8006ecc:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d10f      	bne.n	8006ef6 <HAL_TIM_IC_Stop_IT+0xe2>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	6a1a      	ldr	r2, [r3, #32]
 8006edc:	f240 4344 	movw	r3, #1092	@ 0x444
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d107      	bne.n	8006ef6 <HAL_TIM_IC_Stop_IT+0xe2>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f022 0201 	bic.w	r2, r2, #1
 8006ef4:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d104      	bne.n	8006f06 <HAL_TIM_IC_Stop_IT+0xf2>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f04:	e013      	b.n	8006f2e <HAL_TIM_IC_Stop_IT+0x11a>
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	2b04      	cmp	r3, #4
 8006f0a:	d104      	bne.n	8006f16 <HAL_TIM_IC_Stop_IT+0x102>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f14:	e00b      	b.n	8006f2e <HAL_TIM_IC_Stop_IT+0x11a>
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b08      	cmp	r3, #8
 8006f1a:	d104      	bne.n	8006f26 <HAL_TIM_IC_Stop_IT+0x112>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f24:	e003      	b.n	8006f2e <HAL_TIM_IC_Stop_IT+0x11a>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d104      	bne.n	8006f3e <HAL_TIM_IC_Stop_IT+0x12a>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f3c:	e013      	b.n	8006f66 <HAL_TIM_IC_Stop_IT+0x152>
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	2b04      	cmp	r3, #4
 8006f42:	d104      	bne.n	8006f4e <HAL_TIM_IC_Stop_IT+0x13a>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f4c:	e00b      	b.n	8006f66 <HAL_TIM_IC_Stop_IT+0x152>
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	2b08      	cmp	r3, #8
 8006f52:	d104      	bne.n	8006f5e <HAL_TIM_IC_Stop_IT+0x14a>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f5c:	e003      	b.n	8006f66 <HAL_TIM_IC_Stop_IT+0x152>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2201      	movs	r2, #1
 8006f62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8006f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3710      	adds	r7, #16
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	691b      	ldr	r3, [r3, #16]
 8006f86:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	f003 0302 	and.w	r3, r3, #2
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d020      	beq.n	8006fd4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f003 0302 	and.w	r3, r3, #2
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d01b      	beq.n	8006fd4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f06f 0202 	mvn.w	r2, #2
 8006fa4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	699b      	ldr	r3, [r3, #24]
 8006fb2:	f003 0303 	and.w	r3, r3, #3
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d003      	beq.n	8006fc2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f7fa fa22 	bl	8001404 <HAL_TIM_IC_CaptureCallback>
 8006fc0:	e005      	b.n	8006fce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 f9ae 	bl	8007324 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 f9b5 	bl	8007338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	f003 0304 	and.w	r3, r3, #4
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d020      	beq.n	8007020 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f003 0304 	and.w	r3, r3, #4
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d01b      	beq.n	8007020 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f06f 0204 	mvn.w	r2, #4
 8006ff0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2202      	movs	r2, #2
 8006ff6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	699b      	ldr	r3, [r3, #24]
 8006ffe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007002:	2b00      	cmp	r3, #0
 8007004:	d003      	beq.n	800700e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7fa f9fc 	bl	8001404 <HAL_TIM_IC_CaptureCallback>
 800700c:	e005      	b.n	800701a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 f988 	bl	8007324 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f000 f98f 	bl	8007338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	f003 0308 	and.w	r3, r3, #8
 8007026:	2b00      	cmp	r3, #0
 8007028:	d020      	beq.n	800706c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f003 0308 	and.w	r3, r3, #8
 8007030:	2b00      	cmp	r3, #0
 8007032:	d01b      	beq.n	800706c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f06f 0208 	mvn.w	r2, #8
 800703c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2204      	movs	r2, #4
 8007042:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	69db      	ldr	r3, [r3, #28]
 800704a:	f003 0303 	and.w	r3, r3, #3
 800704e:	2b00      	cmp	r3, #0
 8007050:	d003      	beq.n	800705a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f7fa f9d6 	bl	8001404 <HAL_TIM_IC_CaptureCallback>
 8007058:	e005      	b.n	8007066 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f000 f962 	bl	8007324 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f000 f969 	bl	8007338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	f003 0310 	and.w	r3, r3, #16
 8007072:	2b00      	cmp	r3, #0
 8007074:	d020      	beq.n	80070b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	f003 0310 	and.w	r3, r3, #16
 800707c:	2b00      	cmp	r3, #0
 800707e:	d01b      	beq.n	80070b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f06f 0210 	mvn.w	r2, #16
 8007088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2208      	movs	r2, #8
 800708e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	69db      	ldr	r3, [r3, #28]
 8007096:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800709a:	2b00      	cmp	r3, #0
 800709c:	d003      	beq.n	80070a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f7fa f9b0 	bl	8001404 <HAL_TIM_IC_CaptureCallback>
 80070a4:	e005      	b.n	80070b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f000 f93c 	bl	8007324 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f000 f943 	bl	8007338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	f003 0301 	and.w	r3, r3, #1
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d00c      	beq.n	80070dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f003 0301 	and.w	r3, r3, #1
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d007      	beq.n	80070dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f06f 0201 	mvn.w	r2, #1
 80070d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f000 f91a 	bl	8007310 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d00c      	beq.n	8007100 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d007      	beq.n	8007100 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80070f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f000 fbac 	bl	8007858 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007106:	2b00      	cmp	r3, #0
 8007108:	d00c      	beq.n	8007124 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007110:	2b00      	cmp	r3, #0
 8007112:	d007      	beq.n	8007124 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800711c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 f914 	bl	800734c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	f003 0320 	and.w	r3, r3, #32
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00c      	beq.n	8007148 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f003 0320 	and.w	r3, r3, #32
 8007134:	2b00      	cmp	r3, #0
 8007136:	d007      	beq.n	8007148 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f06f 0220 	mvn.w	r2, #32
 8007140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 fb7e 	bl	8007844 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007148:	bf00      	nop
 800714a:	3710      	adds	r7, #16
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}

08007150 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b086      	sub	sp, #24
 8007154:	af00      	add	r7, sp, #0
 8007156:	60f8      	str	r0, [r7, #12]
 8007158:	60b9      	str	r1, [r7, #8]
 800715a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800715c:	2300      	movs	r3, #0
 800715e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007166:	2b01      	cmp	r3, #1
 8007168:	d101      	bne.n	800716e <HAL_TIM_IC_ConfigChannel+0x1e>
 800716a:	2302      	movs	r3, #2
 800716c:	e088      	b.n	8007280 <HAL_TIM_IC_ConfigChannel+0x130>
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2201      	movs	r2, #1
 8007172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d11b      	bne.n	80071b4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800718c:	f000 f98e 	bl	80074ac <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	699a      	ldr	r2, [r3, #24]
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f022 020c 	bic.w	r2, r2, #12
 800719e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	6999      	ldr	r1, [r3, #24]
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	689a      	ldr	r2, [r3, #8]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	430a      	orrs	r2, r1
 80071b0:	619a      	str	r2, [r3, #24]
 80071b2:	e060      	b.n	8007276 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2b04      	cmp	r3, #4
 80071b8:	d11c      	bne.n	80071f4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80071ca:	f000 f9e3 	bl	8007594 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	699a      	ldr	r2, [r3, #24]
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80071dc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	6999      	ldr	r1, [r3, #24]
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	689b      	ldr	r3, [r3, #8]
 80071e8:	021a      	lsls	r2, r3, #8
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	430a      	orrs	r2, r1
 80071f0:	619a      	str	r2, [r3, #24]
 80071f2:	e040      	b.n	8007276 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2b08      	cmp	r3, #8
 80071f8:	d11b      	bne.n	8007232 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800720a:	f000 fa00 	bl	800760e <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	69da      	ldr	r2, [r3, #28]
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f022 020c 	bic.w	r2, r2, #12
 800721c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	69d9      	ldr	r1, [r3, #28]
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	689a      	ldr	r2, [r3, #8]
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	430a      	orrs	r2, r1
 800722e:	61da      	str	r2, [r3, #28]
 8007230:	e021      	b.n	8007276 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2b0c      	cmp	r3, #12
 8007236:	d11c      	bne.n	8007272 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007248:	f000 fa1d 	bl	8007686 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	69da      	ldr	r2, [r3, #28]
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800725a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	69d9      	ldr	r1, [r3, #28]
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	689b      	ldr	r3, [r3, #8]
 8007266:	021a      	lsls	r2, r3, #8
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	430a      	orrs	r2, r1
 800726e:	61da      	str	r2, [r3, #28]
 8007270:	e001      	b.n	8007276 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2200      	movs	r2, #0
 800727a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800727e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007280:	4618      	mov	r0, r3
 8007282:	3718      	adds	r7, #24
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007288:	b480      	push	{r7}
 800728a:	b085      	sub	sp, #20
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
 8007290:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007292:	2300      	movs	r3, #0
 8007294:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	2b0c      	cmp	r3, #12
 800729a:	d831      	bhi.n	8007300 <HAL_TIM_ReadCapturedValue+0x78>
 800729c:	a201      	add	r2, pc, #4	@ (adr r2, 80072a4 <HAL_TIM_ReadCapturedValue+0x1c>)
 800729e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072a2:	bf00      	nop
 80072a4:	080072d9 	.word	0x080072d9
 80072a8:	08007301 	.word	0x08007301
 80072ac:	08007301 	.word	0x08007301
 80072b0:	08007301 	.word	0x08007301
 80072b4:	080072e3 	.word	0x080072e3
 80072b8:	08007301 	.word	0x08007301
 80072bc:	08007301 	.word	0x08007301
 80072c0:	08007301 	.word	0x08007301
 80072c4:	080072ed 	.word	0x080072ed
 80072c8:	08007301 	.word	0x08007301
 80072cc:	08007301 	.word	0x08007301
 80072d0:	08007301 	.word	0x08007301
 80072d4:	080072f7 	.word	0x080072f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072de:	60fb      	str	r3, [r7, #12]

      break;
 80072e0:	e00f      	b.n	8007302 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e8:	60fb      	str	r3, [r7, #12]

      break;
 80072ea:	e00a      	b.n	8007302 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072f2:	60fb      	str	r3, [r7, #12]

      break;
 80072f4:	e005      	b.n	8007302 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072fc:	60fb      	str	r3, [r7, #12]

      break;
 80072fe:	e000      	b.n	8007302 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007300:	bf00      	nop
  }

  return tmpreg;
 8007302:	68fb      	ldr	r3, [r7, #12]
}
 8007304:	4618      	mov	r0, r3
 8007306:	3714      	adds	r7, #20
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007318:	bf00      	nop
 800731a:	370c      	adds	r7, #12
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800732c:	bf00      	nop
 800732e:	370c      	adds	r7, #12
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007340:	bf00      	nop
 8007342:	370c      	adds	r7, #12
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr

0800734c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007354:	bf00      	nop
 8007356:	370c      	adds	r7, #12
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr

08007360 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007360:	b480      	push	{r7}
 8007362:	b085      	sub	sp, #20
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
 8007368:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	4a43      	ldr	r2, [pc, #268]	@ (8007480 <TIM_Base_SetConfig+0x120>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d013      	beq.n	80073a0 <TIM_Base_SetConfig+0x40>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800737e:	d00f      	beq.n	80073a0 <TIM_Base_SetConfig+0x40>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	4a40      	ldr	r2, [pc, #256]	@ (8007484 <TIM_Base_SetConfig+0x124>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d00b      	beq.n	80073a0 <TIM_Base_SetConfig+0x40>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	4a3f      	ldr	r2, [pc, #252]	@ (8007488 <TIM_Base_SetConfig+0x128>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d007      	beq.n	80073a0 <TIM_Base_SetConfig+0x40>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	4a3e      	ldr	r2, [pc, #248]	@ (800748c <TIM_Base_SetConfig+0x12c>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d003      	beq.n	80073a0 <TIM_Base_SetConfig+0x40>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	4a3d      	ldr	r2, [pc, #244]	@ (8007490 <TIM_Base_SetConfig+0x130>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d108      	bne.n	80073b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	68fa      	ldr	r2, [r7, #12]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	4a32      	ldr	r2, [pc, #200]	@ (8007480 <TIM_Base_SetConfig+0x120>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d02b      	beq.n	8007412 <TIM_Base_SetConfig+0xb2>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073c0:	d027      	beq.n	8007412 <TIM_Base_SetConfig+0xb2>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a2f      	ldr	r2, [pc, #188]	@ (8007484 <TIM_Base_SetConfig+0x124>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d023      	beq.n	8007412 <TIM_Base_SetConfig+0xb2>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	4a2e      	ldr	r2, [pc, #184]	@ (8007488 <TIM_Base_SetConfig+0x128>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d01f      	beq.n	8007412 <TIM_Base_SetConfig+0xb2>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4a2d      	ldr	r2, [pc, #180]	@ (800748c <TIM_Base_SetConfig+0x12c>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d01b      	beq.n	8007412 <TIM_Base_SetConfig+0xb2>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	4a2c      	ldr	r2, [pc, #176]	@ (8007490 <TIM_Base_SetConfig+0x130>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d017      	beq.n	8007412 <TIM_Base_SetConfig+0xb2>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	4a2b      	ldr	r2, [pc, #172]	@ (8007494 <TIM_Base_SetConfig+0x134>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d013      	beq.n	8007412 <TIM_Base_SetConfig+0xb2>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	4a2a      	ldr	r2, [pc, #168]	@ (8007498 <TIM_Base_SetConfig+0x138>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d00f      	beq.n	8007412 <TIM_Base_SetConfig+0xb2>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	4a29      	ldr	r2, [pc, #164]	@ (800749c <TIM_Base_SetConfig+0x13c>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d00b      	beq.n	8007412 <TIM_Base_SetConfig+0xb2>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	4a28      	ldr	r2, [pc, #160]	@ (80074a0 <TIM_Base_SetConfig+0x140>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d007      	beq.n	8007412 <TIM_Base_SetConfig+0xb2>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	4a27      	ldr	r2, [pc, #156]	@ (80074a4 <TIM_Base_SetConfig+0x144>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d003      	beq.n	8007412 <TIM_Base_SetConfig+0xb2>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4a26      	ldr	r2, [pc, #152]	@ (80074a8 <TIM_Base_SetConfig+0x148>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d108      	bne.n	8007424 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007418:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	68fa      	ldr	r2, [r7, #12]
 8007420:	4313      	orrs	r3, r2
 8007422:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	695b      	ldr	r3, [r3, #20]
 800742e:	4313      	orrs	r3, r2
 8007430:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	689a      	ldr	r2, [r3, #8]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	4a0e      	ldr	r2, [pc, #56]	@ (8007480 <TIM_Base_SetConfig+0x120>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d003      	beq.n	8007452 <TIM_Base_SetConfig+0xf2>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	4a10      	ldr	r2, [pc, #64]	@ (8007490 <TIM_Base_SetConfig+0x130>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d103      	bne.n	800745a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	691a      	ldr	r2, [r3, #16]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f043 0204 	orr.w	r2, r3, #4
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2201      	movs	r2, #1
 800746a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	601a      	str	r2, [r3, #0]
}
 8007472:	bf00      	nop
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop
 8007480:	40010000 	.word	0x40010000
 8007484:	40000400 	.word	0x40000400
 8007488:	40000800 	.word	0x40000800
 800748c:	40000c00 	.word	0x40000c00
 8007490:	40010400 	.word	0x40010400
 8007494:	40014000 	.word	0x40014000
 8007498:	40014400 	.word	0x40014400
 800749c:	40014800 	.word	0x40014800
 80074a0:	40001800 	.word	0x40001800
 80074a4:	40001c00 	.word	0x40001c00
 80074a8:	40002000 	.word	0x40002000

080074ac <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b087      	sub	sp, #28
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	60f8      	str	r0, [r7, #12]
 80074b4:	60b9      	str	r1, [r7, #8]
 80074b6:	607a      	str	r2, [r7, #4]
 80074b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6a1b      	ldr	r3, [r3, #32]
 80074be:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	6a1b      	ldr	r3, [r3, #32]
 80074c4:	f023 0201 	bic.w	r2, r3, #1
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	699b      	ldr	r3, [r3, #24]
 80074d0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	4a28      	ldr	r2, [pc, #160]	@ (8007578 <TIM_TI1_SetConfig+0xcc>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d01b      	beq.n	8007512 <TIM_TI1_SetConfig+0x66>
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074e0:	d017      	beq.n	8007512 <TIM_TI1_SetConfig+0x66>
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	4a25      	ldr	r2, [pc, #148]	@ (800757c <TIM_TI1_SetConfig+0xd0>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d013      	beq.n	8007512 <TIM_TI1_SetConfig+0x66>
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	4a24      	ldr	r2, [pc, #144]	@ (8007580 <TIM_TI1_SetConfig+0xd4>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d00f      	beq.n	8007512 <TIM_TI1_SetConfig+0x66>
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	4a23      	ldr	r2, [pc, #140]	@ (8007584 <TIM_TI1_SetConfig+0xd8>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d00b      	beq.n	8007512 <TIM_TI1_SetConfig+0x66>
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	4a22      	ldr	r2, [pc, #136]	@ (8007588 <TIM_TI1_SetConfig+0xdc>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d007      	beq.n	8007512 <TIM_TI1_SetConfig+0x66>
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	4a21      	ldr	r2, [pc, #132]	@ (800758c <TIM_TI1_SetConfig+0xe0>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d003      	beq.n	8007512 <TIM_TI1_SetConfig+0x66>
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	4a20      	ldr	r2, [pc, #128]	@ (8007590 <TIM_TI1_SetConfig+0xe4>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d101      	bne.n	8007516 <TIM_TI1_SetConfig+0x6a>
 8007512:	2301      	movs	r3, #1
 8007514:	e000      	b.n	8007518 <TIM_TI1_SetConfig+0x6c>
 8007516:	2300      	movs	r3, #0
 8007518:	2b00      	cmp	r3, #0
 800751a:	d008      	beq.n	800752e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	f023 0303 	bic.w	r3, r3, #3
 8007522:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007524:	697a      	ldr	r2, [r7, #20]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4313      	orrs	r3, r2
 800752a:	617b      	str	r3, [r7, #20]
 800752c:	e003      	b.n	8007536 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	f043 0301 	orr.w	r3, r3, #1
 8007534:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800753c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	011b      	lsls	r3, r3, #4
 8007542:	b2db      	uxtb	r3, r3
 8007544:	697a      	ldr	r2, [r7, #20]
 8007546:	4313      	orrs	r3, r2
 8007548:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	f023 030a 	bic.w	r3, r3, #10
 8007550:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	f003 030a 	and.w	r3, r3, #10
 8007558:	693a      	ldr	r2, [r7, #16]
 800755a:	4313      	orrs	r3, r2
 800755c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	697a      	ldr	r2, [r7, #20]
 8007562:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	693a      	ldr	r2, [r7, #16]
 8007568:	621a      	str	r2, [r3, #32]
}
 800756a:	bf00      	nop
 800756c:	371c      	adds	r7, #28
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr
 8007576:	bf00      	nop
 8007578:	40010000 	.word	0x40010000
 800757c:	40000400 	.word	0x40000400
 8007580:	40000800 	.word	0x40000800
 8007584:	40000c00 	.word	0x40000c00
 8007588:	40010400 	.word	0x40010400
 800758c:	40014000 	.word	0x40014000
 8007590:	40001800 	.word	0x40001800

08007594 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007594:	b480      	push	{r7}
 8007596:	b087      	sub	sp, #28
 8007598:	af00      	add	r7, sp, #0
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	607a      	str	r2, [r7, #4]
 80075a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	6a1b      	ldr	r3, [r3, #32]
 80075a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6a1b      	ldr	r3, [r3, #32]
 80075ac:	f023 0210 	bic.w	r2, r3, #16
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	699b      	ldr	r3, [r3, #24]
 80075b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	021b      	lsls	r3, r3, #8
 80075c6:	693a      	ldr	r2, [r7, #16]
 80075c8:	4313      	orrs	r3, r2
 80075ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80075d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	031b      	lsls	r3, r3, #12
 80075d8:	b29b      	uxth	r3, r3
 80075da:	693a      	ldr	r2, [r7, #16]
 80075dc:	4313      	orrs	r3, r2
 80075de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80075e6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	011b      	lsls	r3, r3, #4
 80075ec:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80075f0:	697a      	ldr	r2, [r7, #20]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	693a      	ldr	r2, [r7, #16]
 80075fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	697a      	ldr	r2, [r7, #20]
 8007600:	621a      	str	r2, [r3, #32]
}
 8007602:	bf00      	nop
 8007604:	371c      	adds	r7, #28
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr

0800760e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800760e:	b480      	push	{r7}
 8007610:	b087      	sub	sp, #28
 8007612:	af00      	add	r7, sp, #0
 8007614:	60f8      	str	r0, [r7, #12]
 8007616:	60b9      	str	r1, [r7, #8]
 8007618:	607a      	str	r2, [r7, #4]
 800761a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6a1b      	ldr	r3, [r3, #32]
 8007620:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	6a1b      	ldr	r3, [r3, #32]
 8007626:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	69db      	ldr	r3, [r3, #28]
 8007632:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	f023 0303 	bic.w	r3, r3, #3
 800763a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800763c:	693a      	ldr	r2, [r7, #16]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4313      	orrs	r3, r2
 8007642:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007644:	693b      	ldr	r3, [r7, #16]
 8007646:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800764a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	011b      	lsls	r3, r3, #4
 8007650:	b2db      	uxtb	r3, r3
 8007652:	693a      	ldr	r2, [r7, #16]
 8007654:	4313      	orrs	r3, r2
 8007656:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800765e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	021b      	lsls	r3, r3, #8
 8007664:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007668:	697a      	ldr	r2, [r7, #20]
 800766a:	4313      	orrs	r3, r2
 800766c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	693a      	ldr	r2, [r7, #16]
 8007672:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	697a      	ldr	r2, [r7, #20]
 8007678:	621a      	str	r2, [r3, #32]
}
 800767a:	bf00      	nop
 800767c:	371c      	adds	r7, #28
 800767e:	46bd      	mov	sp, r7
 8007680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007684:	4770      	bx	lr

08007686 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007686:	b480      	push	{r7}
 8007688:	b087      	sub	sp, #28
 800768a:	af00      	add	r7, sp, #0
 800768c:	60f8      	str	r0, [r7, #12]
 800768e:	60b9      	str	r1, [r7, #8]
 8007690:	607a      	str	r2, [r7, #4]
 8007692:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	6a1b      	ldr	r3, [r3, #32]
 8007698:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6a1b      	ldr	r3, [r3, #32]
 800769e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	69db      	ldr	r3, [r3, #28]
 80076aa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076b2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	021b      	lsls	r3, r3, #8
 80076b8:	693a      	ldr	r2, [r7, #16]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80076c4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	031b      	lsls	r3, r3, #12
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	693a      	ldr	r2, [r7, #16]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80076d8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	031b      	lsls	r3, r3, #12
 80076de:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80076e2:	697a      	ldr	r2, [r7, #20]
 80076e4:	4313      	orrs	r3, r2
 80076e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	693a      	ldr	r2, [r7, #16]
 80076ec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	697a      	ldr	r2, [r7, #20]
 80076f2:	621a      	str	r2, [r3, #32]
}
 80076f4:	bf00      	nop
 80076f6:	371c      	adds	r7, #28
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr

08007700 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007700:	b480      	push	{r7}
 8007702:	b087      	sub	sp, #28
 8007704:	af00      	add	r7, sp, #0
 8007706:	60f8      	str	r0, [r7, #12]
 8007708:	60b9      	str	r1, [r7, #8]
 800770a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	f003 031f 	and.w	r3, r3, #31
 8007712:	2201      	movs	r2, #1
 8007714:	fa02 f303 	lsl.w	r3, r2, r3
 8007718:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	6a1a      	ldr	r2, [r3, #32]
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	43db      	mvns	r3, r3
 8007722:	401a      	ands	r2, r3
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	6a1a      	ldr	r2, [r3, #32]
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	f003 031f 	and.w	r3, r3, #31
 8007732:	6879      	ldr	r1, [r7, #4]
 8007734:	fa01 f303 	lsl.w	r3, r1, r3
 8007738:	431a      	orrs	r2, r3
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	621a      	str	r2, [r3, #32]
}
 800773e:	bf00      	nop
 8007740:	371c      	adds	r7, #28
 8007742:	46bd      	mov	sp, r7
 8007744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007748:	4770      	bx	lr
	...

0800774c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800774c:	b480      	push	{r7}
 800774e:	b085      	sub	sp, #20
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800775c:	2b01      	cmp	r3, #1
 800775e:	d101      	bne.n	8007764 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007760:	2302      	movs	r3, #2
 8007762:	e05a      	b.n	800781a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2201      	movs	r2, #1
 8007768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2202      	movs	r2, #2
 8007770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	689b      	ldr	r3, [r3, #8]
 8007782:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800778a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	68fa      	ldr	r2, [r7, #12]
 8007792:	4313      	orrs	r3, r2
 8007794:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a21      	ldr	r2, [pc, #132]	@ (8007828 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d022      	beq.n	80077ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077b0:	d01d      	beq.n	80077ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a1d      	ldr	r2, [pc, #116]	@ (800782c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d018      	beq.n	80077ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a1b      	ldr	r2, [pc, #108]	@ (8007830 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d013      	beq.n	80077ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a1a      	ldr	r2, [pc, #104]	@ (8007834 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d00e      	beq.n	80077ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a18      	ldr	r2, [pc, #96]	@ (8007838 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d009      	beq.n	80077ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a17      	ldr	r2, [pc, #92]	@ (800783c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d004      	beq.n	80077ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a15      	ldr	r2, [pc, #84]	@ (8007840 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d10c      	bne.n	8007808 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	68ba      	ldr	r2, [r7, #8]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	68ba      	ldr	r2, [r7, #8]
 8007806:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2200      	movs	r2, #0
 8007814:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007818:	2300      	movs	r3, #0
}
 800781a:	4618      	mov	r0, r3
 800781c:	3714      	adds	r7, #20
 800781e:	46bd      	mov	sp, r7
 8007820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop
 8007828:	40010000 	.word	0x40010000
 800782c:	40000400 	.word	0x40000400
 8007830:	40000800 	.word	0x40000800
 8007834:	40000c00 	.word	0x40000c00
 8007838:	40010400 	.word	0x40010400
 800783c:	40014000 	.word	0x40014000
 8007840:	40001800 	.word	0x40001800

08007844 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007844:	b480      	push	{r7}
 8007846:	b083      	sub	sp, #12
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800784c:	bf00      	nop
 800784e:	370c      	adds	r7, #12
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007858:	b480      	push	{r7}
 800785a:	b083      	sub	sp, #12
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007860:	bf00      	nop
 8007862:	370c      	adds	r7, #12
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr

0800786c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b082      	sub	sp, #8
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d101      	bne.n	800787e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e042      	b.n	8007904 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007884:	b2db      	uxtb	r3, r3
 8007886:	2b00      	cmp	r3, #0
 8007888:	d106      	bne.n	8007898 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2200      	movs	r2, #0
 800788e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f7fa fc32 	bl	80020fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2224      	movs	r2, #36	@ 0x24
 800789c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	68da      	ldr	r2, [r3, #12]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80078ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f000 f973 	bl	8007b9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	691a      	ldr	r2, [r3, #16]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80078c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	695a      	ldr	r2, [r3, #20]
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80078d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	68da      	ldr	r2, [r3, #12]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80078e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2220      	movs	r2, #32
 80078f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2220      	movs	r2, #32
 80078f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2200      	movs	r2, #0
 8007900:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007902:	2300      	movs	r3, #0
}
 8007904:	4618      	mov	r0, r3
 8007906:	3708      	adds	r7, #8
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b08a      	sub	sp, #40	@ 0x28
 8007910:	af02      	add	r7, sp, #8
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	603b      	str	r3, [r7, #0]
 8007918:	4613      	mov	r3, r2
 800791a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800791c:	2300      	movs	r3, #0
 800791e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007926:	b2db      	uxtb	r3, r3
 8007928:	2b20      	cmp	r3, #32
 800792a:	d175      	bne.n	8007a18 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d002      	beq.n	8007938 <HAL_UART_Transmit+0x2c>
 8007932:	88fb      	ldrh	r3, [r7, #6]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d101      	bne.n	800793c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007938:	2301      	movs	r3, #1
 800793a:	e06e      	b.n	8007a1a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2200      	movs	r2, #0
 8007940:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2221      	movs	r2, #33	@ 0x21
 8007946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800794a:	f7fa fdcb 	bl	80024e4 <HAL_GetTick>
 800794e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	88fa      	ldrh	r2, [r7, #6]
 8007954:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	88fa      	ldrh	r2, [r7, #6]
 800795a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007964:	d108      	bne.n	8007978 <HAL_UART_Transmit+0x6c>
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	691b      	ldr	r3, [r3, #16]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d104      	bne.n	8007978 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800796e:	2300      	movs	r3, #0
 8007970:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	61bb      	str	r3, [r7, #24]
 8007976:	e003      	b.n	8007980 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800797c:	2300      	movs	r3, #0
 800797e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007980:	e02e      	b.n	80079e0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	9300      	str	r3, [sp, #0]
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	2200      	movs	r2, #0
 800798a:	2180      	movs	r1, #128	@ 0x80
 800798c:	68f8      	ldr	r0, [r7, #12]
 800798e:	f000 f848 	bl	8007a22 <UART_WaitOnFlagUntilTimeout>
 8007992:	4603      	mov	r3, r0
 8007994:	2b00      	cmp	r3, #0
 8007996:	d005      	beq.n	80079a4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2220      	movs	r2, #32
 800799c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80079a0:	2303      	movs	r3, #3
 80079a2:	e03a      	b.n	8007a1a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d10b      	bne.n	80079c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80079aa:	69bb      	ldr	r3, [r7, #24]
 80079ac:	881b      	ldrh	r3, [r3, #0]
 80079ae:	461a      	mov	r2, r3
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	3302      	adds	r3, #2
 80079be:	61bb      	str	r3, [r7, #24]
 80079c0:	e007      	b.n	80079d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80079c2:	69fb      	ldr	r3, [r7, #28]
 80079c4:	781a      	ldrb	r2, [r3, #0]
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80079cc:	69fb      	ldr	r3, [r7, #28]
 80079ce:	3301      	adds	r3, #1
 80079d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	3b01      	subs	r3, #1
 80079da:	b29a      	uxth	r2, r3
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d1cb      	bne.n	8007982 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	9300      	str	r3, [sp, #0]
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	2200      	movs	r2, #0
 80079f2:	2140      	movs	r1, #64	@ 0x40
 80079f4:	68f8      	ldr	r0, [r7, #12]
 80079f6:	f000 f814 	bl	8007a22 <UART_WaitOnFlagUntilTimeout>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d005      	beq.n	8007a0c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2220      	movs	r2, #32
 8007a04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007a08:	2303      	movs	r3, #3
 8007a0a:	e006      	b.n	8007a1a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2220      	movs	r2, #32
 8007a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007a14:	2300      	movs	r3, #0
 8007a16:	e000      	b.n	8007a1a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007a18:	2302      	movs	r3, #2
  }
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3720      	adds	r7, #32
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}

08007a22 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007a22:	b580      	push	{r7, lr}
 8007a24:	b086      	sub	sp, #24
 8007a26:	af00      	add	r7, sp, #0
 8007a28:	60f8      	str	r0, [r7, #12]
 8007a2a:	60b9      	str	r1, [r7, #8]
 8007a2c:	603b      	str	r3, [r7, #0]
 8007a2e:	4613      	mov	r3, r2
 8007a30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a32:	e03b      	b.n	8007aac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a34:	6a3b      	ldr	r3, [r7, #32]
 8007a36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a3a:	d037      	beq.n	8007aac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a3c:	f7fa fd52 	bl	80024e4 <HAL_GetTick>
 8007a40:	4602      	mov	r2, r0
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	1ad3      	subs	r3, r2, r3
 8007a46:	6a3a      	ldr	r2, [r7, #32]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d302      	bcc.n	8007a52 <UART_WaitOnFlagUntilTimeout+0x30>
 8007a4c:	6a3b      	ldr	r3, [r7, #32]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d101      	bne.n	8007a56 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a52:	2303      	movs	r3, #3
 8007a54:	e03a      	b.n	8007acc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	68db      	ldr	r3, [r3, #12]
 8007a5c:	f003 0304 	and.w	r3, r3, #4
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d023      	beq.n	8007aac <UART_WaitOnFlagUntilTimeout+0x8a>
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	2b80      	cmp	r3, #128	@ 0x80
 8007a68:	d020      	beq.n	8007aac <UART_WaitOnFlagUntilTimeout+0x8a>
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	2b40      	cmp	r3, #64	@ 0x40
 8007a6e:	d01d      	beq.n	8007aac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f003 0308 	and.w	r3, r3, #8
 8007a7a:	2b08      	cmp	r3, #8
 8007a7c:	d116      	bne.n	8007aac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007a7e:	2300      	movs	r3, #0
 8007a80:	617b      	str	r3, [r7, #20]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	617b      	str	r3, [r7, #20]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	617b      	str	r3, [r7, #20]
 8007a92:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a94:	68f8      	ldr	r0, [r7, #12]
 8007a96:	f000 f81d 	bl	8007ad4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2208      	movs	r2, #8
 8007a9e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	e00f      	b.n	8007acc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	681a      	ldr	r2, [r3, #0]
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	4013      	ands	r3, r2
 8007ab6:	68ba      	ldr	r2, [r7, #8]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	bf0c      	ite	eq
 8007abc:	2301      	moveq	r3, #1
 8007abe:	2300      	movne	r3, #0
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	79fb      	ldrb	r3, [r7, #7]
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d0b4      	beq.n	8007a34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3718      	adds	r7, #24
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}

08007ad4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b095      	sub	sp, #84	@ 0x54
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	330c      	adds	r3, #12
 8007ae2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ae6:	e853 3f00 	ldrex	r3, [r3]
 8007aea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	330c      	adds	r3, #12
 8007afa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007afc:	643a      	str	r2, [r7, #64]	@ 0x40
 8007afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b04:	e841 2300 	strex	r3, r2, [r1]
 8007b08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d1e5      	bne.n	8007adc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	3314      	adds	r3, #20
 8007b16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b18:	6a3b      	ldr	r3, [r7, #32]
 8007b1a:	e853 3f00 	ldrex	r3, [r3]
 8007b1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b20:	69fb      	ldr	r3, [r7, #28]
 8007b22:	f023 0301 	bic.w	r3, r3, #1
 8007b26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	3314      	adds	r3, #20
 8007b2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b38:	e841 2300 	strex	r3, r2, [r1]
 8007b3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d1e5      	bne.n	8007b10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d119      	bne.n	8007b80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	330c      	adds	r3, #12
 8007b52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	e853 3f00 	ldrex	r3, [r3]
 8007b5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	f023 0310 	bic.w	r3, r3, #16
 8007b62:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	330c      	adds	r3, #12
 8007b6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b6c:	61ba      	str	r2, [r7, #24]
 8007b6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b70:	6979      	ldr	r1, [r7, #20]
 8007b72:	69ba      	ldr	r2, [r7, #24]
 8007b74:	e841 2300 	strex	r3, r2, [r1]
 8007b78:	613b      	str	r3, [r7, #16]
   return(result);
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d1e5      	bne.n	8007b4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2220      	movs	r2, #32
 8007b84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007b8e:	bf00      	nop
 8007b90:	3754      	adds	r7, #84	@ 0x54
 8007b92:	46bd      	mov	sp, r7
 8007b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b98:	4770      	bx	lr
	...

08007b9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ba0:	b0c0      	sub	sp, #256	@ 0x100
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	691b      	ldr	r3, [r3, #16]
 8007bb0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bb8:	68d9      	ldr	r1, [r3, #12]
 8007bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bbe:	681a      	ldr	r2, [r3, #0]
 8007bc0:	ea40 0301 	orr.w	r3, r0, r1
 8007bc4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bca:	689a      	ldr	r2, [r3, #8]
 8007bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bd0:	691b      	ldr	r3, [r3, #16]
 8007bd2:	431a      	orrs	r2, r3
 8007bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bd8:	695b      	ldr	r3, [r3, #20]
 8007bda:	431a      	orrs	r2, r3
 8007bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007be0:	69db      	ldr	r3, [r3, #28]
 8007be2:	4313      	orrs	r3, r2
 8007be4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007bf4:	f021 010c 	bic.w	r1, r1, #12
 8007bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007c02:	430b      	orrs	r3, r1
 8007c04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	695b      	ldr	r3, [r3, #20]
 8007c0e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c16:	6999      	ldr	r1, [r3, #24]
 8007c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	ea40 0301 	orr.w	r3, r0, r1
 8007c22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	4b8f      	ldr	r3, [pc, #572]	@ (8007e68 <UART_SetConfig+0x2cc>)
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d005      	beq.n	8007c3c <UART_SetConfig+0xa0>
 8007c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c34:	681a      	ldr	r2, [r3, #0]
 8007c36:	4b8d      	ldr	r3, [pc, #564]	@ (8007e6c <UART_SetConfig+0x2d0>)
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d104      	bne.n	8007c46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007c3c:	f7fe fe1c 	bl	8006878 <HAL_RCC_GetPCLK2Freq>
 8007c40:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007c44:	e003      	b.n	8007c4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007c46:	f7fe fe03 	bl	8006850 <HAL_RCC_GetPCLK1Freq>
 8007c4a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c52:	69db      	ldr	r3, [r3, #28]
 8007c54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c58:	f040 810c 	bne.w	8007e74 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007c5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c60:	2200      	movs	r2, #0
 8007c62:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007c66:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007c6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007c6e:	4622      	mov	r2, r4
 8007c70:	462b      	mov	r3, r5
 8007c72:	1891      	adds	r1, r2, r2
 8007c74:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007c76:	415b      	adcs	r3, r3
 8007c78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007c7e:	4621      	mov	r1, r4
 8007c80:	eb12 0801 	adds.w	r8, r2, r1
 8007c84:	4629      	mov	r1, r5
 8007c86:	eb43 0901 	adc.w	r9, r3, r1
 8007c8a:	f04f 0200 	mov.w	r2, #0
 8007c8e:	f04f 0300 	mov.w	r3, #0
 8007c92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007c96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c9e:	4690      	mov	r8, r2
 8007ca0:	4699      	mov	r9, r3
 8007ca2:	4623      	mov	r3, r4
 8007ca4:	eb18 0303 	adds.w	r3, r8, r3
 8007ca8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007cac:	462b      	mov	r3, r5
 8007cae:	eb49 0303 	adc.w	r3, r9, r3
 8007cb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007cc2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007cc6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007cca:	460b      	mov	r3, r1
 8007ccc:	18db      	adds	r3, r3, r3
 8007cce:	653b      	str	r3, [r7, #80]	@ 0x50
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	eb42 0303 	adc.w	r3, r2, r3
 8007cd6:	657b      	str	r3, [r7, #84]	@ 0x54
 8007cd8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007cdc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007ce0:	f7f8 ff62 	bl	8000ba8 <__aeabi_uldivmod>
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	460b      	mov	r3, r1
 8007ce8:	4b61      	ldr	r3, [pc, #388]	@ (8007e70 <UART_SetConfig+0x2d4>)
 8007cea:	fba3 2302 	umull	r2, r3, r3, r2
 8007cee:	095b      	lsrs	r3, r3, #5
 8007cf0:	011c      	lsls	r4, r3, #4
 8007cf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007cfc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007d00:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007d04:	4642      	mov	r2, r8
 8007d06:	464b      	mov	r3, r9
 8007d08:	1891      	adds	r1, r2, r2
 8007d0a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007d0c:	415b      	adcs	r3, r3
 8007d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007d14:	4641      	mov	r1, r8
 8007d16:	eb12 0a01 	adds.w	sl, r2, r1
 8007d1a:	4649      	mov	r1, r9
 8007d1c:	eb43 0b01 	adc.w	fp, r3, r1
 8007d20:	f04f 0200 	mov.w	r2, #0
 8007d24:	f04f 0300 	mov.w	r3, #0
 8007d28:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007d2c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007d30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d34:	4692      	mov	sl, r2
 8007d36:	469b      	mov	fp, r3
 8007d38:	4643      	mov	r3, r8
 8007d3a:	eb1a 0303 	adds.w	r3, sl, r3
 8007d3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d42:	464b      	mov	r3, r9
 8007d44:	eb4b 0303 	adc.w	r3, fp, r3
 8007d48:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	2200      	movs	r2, #0
 8007d54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d58:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007d5c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007d60:	460b      	mov	r3, r1
 8007d62:	18db      	adds	r3, r3, r3
 8007d64:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d66:	4613      	mov	r3, r2
 8007d68:	eb42 0303 	adc.w	r3, r2, r3
 8007d6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d6e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007d72:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007d76:	f7f8 ff17 	bl	8000ba8 <__aeabi_uldivmod>
 8007d7a:	4602      	mov	r2, r0
 8007d7c:	460b      	mov	r3, r1
 8007d7e:	4611      	mov	r1, r2
 8007d80:	4b3b      	ldr	r3, [pc, #236]	@ (8007e70 <UART_SetConfig+0x2d4>)
 8007d82:	fba3 2301 	umull	r2, r3, r3, r1
 8007d86:	095b      	lsrs	r3, r3, #5
 8007d88:	2264      	movs	r2, #100	@ 0x64
 8007d8a:	fb02 f303 	mul.w	r3, r2, r3
 8007d8e:	1acb      	subs	r3, r1, r3
 8007d90:	00db      	lsls	r3, r3, #3
 8007d92:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007d96:	4b36      	ldr	r3, [pc, #216]	@ (8007e70 <UART_SetConfig+0x2d4>)
 8007d98:	fba3 2302 	umull	r2, r3, r3, r2
 8007d9c:	095b      	lsrs	r3, r3, #5
 8007d9e:	005b      	lsls	r3, r3, #1
 8007da0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007da4:	441c      	add	r4, r3
 8007da6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007daa:	2200      	movs	r2, #0
 8007dac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007db0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007db4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007db8:	4642      	mov	r2, r8
 8007dba:	464b      	mov	r3, r9
 8007dbc:	1891      	adds	r1, r2, r2
 8007dbe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007dc0:	415b      	adcs	r3, r3
 8007dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007dc4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007dc8:	4641      	mov	r1, r8
 8007dca:	1851      	adds	r1, r2, r1
 8007dcc:	6339      	str	r1, [r7, #48]	@ 0x30
 8007dce:	4649      	mov	r1, r9
 8007dd0:	414b      	adcs	r3, r1
 8007dd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dd4:	f04f 0200 	mov.w	r2, #0
 8007dd8:	f04f 0300 	mov.w	r3, #0
 8007ddc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007de0:	4659      	mov	r1, fp
 8007de2:	00cb      	lsls	r3, r1, #3
 8007de4:	4651      	mov	r1, sl
 8007de6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007dea:	4651      	mov	r1, sl
 8007dec:	00ca      	lsls	r2, r1, #3
 8007dee:	4610      	mov	r0, r2
 8007df0:	4619      	mov	r1, r3
 8007df2:	4603      	mov	r3, r0
 8007df4:	4642      	mov	r2, r8
 8007df6:	189b      	adds	r3, r3, r2
 8007df8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007dfc:	464b      	mov	r3, r9
 8007dfe:	460a      	mov	r2, r1
 8007e00:	eb42 0303 	adc.w	r3, r2, r3
 8007e04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007e14:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007e18:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007e1c:	460b      	mov	r3, r1
 8007e1e:	18db      	adds	r3, r3, r3
 8007e20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e22:	4613      	mov	r3, r2
 8007e24:	eb42 0303 	adc.w	r3, r2, r3
 8007e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007e2e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007e32:	f7f8 feb9 	bl	8000ba8 <__aeabi_uldivmod>
 8007e36:	4602      	mov	r2, r0
 8007e38:	460b      	mov	r3, r1
 8007e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007e70 <UART_SetConfig+0x2d4>)
 8007e3c:	fba3 1302 	umull	r1, r3, r3, r2
 8007e40:	095b      	lsrs	r3, r3, #5
 8007e42:	2164      	movs	r1, #100	@ 0x64
 8007e44:	fb01 f303 	mul.w	r3, r1, r3
 8007e48:	1ad3      	subs	r3, r2, r3
 8007e4a:	00db      	lsls	r3, r3, #3
 8007e4c:	3332      	adds	r3, #50	@ 0x32
 8007e4e:	4a08      	ldr	r2, [pc, #32]	@ (8007e70 <UART_SetConfig+0x2d4>)
 8007e50:	fba2 2303 	umull	r2, r3, r2, r3
 8007e54:	095b      	lsrs	r3, r3, #5
 8007e56:	f003 0207 	and.w	r2, r3, #7
 8007e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4422      	add	r2, r4
 8007e62:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007e64:	e106      	b.n	8008074 <UART_SetConfig+0x4d8>
 8007e66:	bf00      	nop
 8007e68:	40011000 	.word	0x40011000
 8007e6c:	40011400 	.word	0x40011400
 8007e70:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e78:	2200      	movs	r2, #0
 8007e7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007e7e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007e82:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007e86:	4642      	mov	r2, r8
 8007e88:	464b      	mov	r3, r9
 8007e8a:	1891      	adds	r1, r2, r2
 8007e8c:	6239      	str	r1, [r7, #32]
 8007e8e:	415b      	adcs	r3, r3
 8007e90:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007e96:	4641      	mov	r1, r8
 8007e98:	1854      	adds	r4, r2, r1
 8007e9a:	4649      	mov	r1, r9
 8007e9c:	eb43 0501 	adc.w	r5, r3, r1
 8007ea0:	f04f 0200 	mov.w	r2, #0
 8007ea4:	f04f 0300 	mov.w	r3, #0
 8007ea8:	00eb      	lsls	r3, r5, #3
 8007eaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007eae:	00e2      	lsls	r2, r4, #3
 8007eb0:	4614      	mov	r4, r2
 8007eb2:	461d      	mov	r5, r3
 8007eb4:	4643      	mov	r3, r8
 8007eb6:	18e3      	adds	r3, r4, r3
 8007eb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ebc:	464b      	mov	r3, r9
 8007ebe:	eb45 0303 	adc.w	r3, r5, r3
 8007ec2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007ed2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007ed6:	f04f 0200 	mov.w	r2, #0
 8007eda:	f04f 0300 	mov.w	r3, #0
 8007ede:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007ee2:	4629      	mov	r1, r5
 8007ee4:	008b      	lsls	r3, r1, #2
 8007ee6:	4621      	mov	r1, r4
 8007ee8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007eec:	4621      	mov	r1, r4
 8007eee:	008a      	lsls	r2, r1, #2
 8007ef0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007ef4:	f7f8 fe58 	bl	8000ba8 <__aeabi_uldivmod>
 8007ef8:	4602      	mov	r2, r0
 8007efa:	460b      	mov	r3, r1
 8007efc:	4b60      	ldr	r3, [pc, #384]	@ (8008080 <UART_SetConfig+0x4e4>)
 8007efe:	fba3 2302 	umull	r2, r3, r3, r2
 8007f02:	095b      	lsrs	r3, r3, #5
 8007f04:	011c      	lsls	r4, r3, #4
 8007f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007f10:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007f14:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007f18:	4642      	mov	r2, r8
 8007f1a:	464b      	mov	r3, r9
 8007f1c:	1891      	adds	r1, r2, r2
 8007f1e:	61b9      	str	r1, [r7, #24]
 8007f20:	415b      	adcs	r3, r3
 8007f22:	61fb      	str	r3, [r7, #28]
 8007f24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f28:	4641      	mov	r1, r8
 8007f2a:	1851      	adds	r1, r2, r1
 8007f2c:	6139      	str	r1, [r7, #16]
 8007f2e:	4649      	mov	r1, r9
 8007f30:	414b      	adcs	r3, r1
 8007f32:	617b      	str	r3, [r7, #20]
 8007f34:	f04f 0200 	mov.w	r2, #0
 8007f38:	f04f 0300 	mov.w	r3, #0
 8007f3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f40:	4659      	mov	r1, fp
 8007f42:	00cb      	lsls	r3, r1, #3
 8007f44:	4651      	mov	r1, sl
 8007f46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f4a:	4651      	mov	r1, sl
 8007f4c:	00ca      	lsls	r2, r1, #3
 8007f4e:	4610      	mov	r0, r2
 8007f50:	4619      	mov	r1, r3
 8007f52:	4603      	mov	r3, r0
 8007f54:	4642      	mov	r2, r8
 8007f56:	189b      	adds	r3, r3, r2
 8007f58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f5c:	464b      	mov	r3, r9
 8007f5e:	460a      	mov	r2, r1
 8007f60:	eb42 0303 	adc.w	r3, r2, r3
 8007f64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f6c:	685b      	ldr	r3, [r3, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f72:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007f74:	f04f 0200 	mov.w	r2, #0
 8007f78:	f04f 0300 	mov.w	r3, #0
 8007f7c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007f80:	4649      	mov	r1, r9
 8007f82:	008b      	lsls	r3, r1, #2
 8007f84:	4641      	mov	r1, r8
 8007f86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f8a:	4641      	mov	r1, r8
 8007f8c:	008a      	lsls	r2, r1, #2
 8007f8e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007f92:	f7f8 fe09 	bl	8000ba8 <__aeabi_uldivmod>
 8007f96:	4602      	mov	r2, r0
 8007f98:	460b      	mov	r3, r1
 8007f9a:	4611      	mov	r1, r2
 8007f9c:	4b38      	ldr	r3, [pc, #224]	@ (8008080 <UART_SetConfig+0x4e4>)
 8007f9e:	fba3 2301 	umull	r2, r3, r3, r1
 8007fa2:	095b      	lsrs	r3, r3, #5
 8007fa4:	2264      	movs	r2, #100	@ 0x64
 8007fa6:	fb02 f303 	mul.w	r3, r2, r3
 8007faa:	1acb      	subs	r3, r1, r3
 8007fac:	011b      	lsls	r3, r3, #4
 8007fae:	3332      	adds	r3, #50	@ 0x32
 8007fb0:	4a33      	ldr	r2, [pc, #204]	@ (8008080 <UART_SetConfig+0x4e4>)
 8007fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8007fb6:	095b      	lsrs	r3, r3, #5
 8007fb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007fbc:	441c      	add	r4, r3
 8007fbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	673b      	str	r3, [r7, #112]	@ 0x70
 8007fc6:	677a      	str	r2, [r7, #116]	@ 0x74
 8007fc8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007fcc:	4642      	mov	r2, r8
 8007fce:	464b      	mov	r3, r9
 8007fd0:	1891      	adds	r1, r2, r2
 8007fd2:	60b9      	str	r1, [r7, #8]
 8007fd4:	415b      	adcs	r3, r3
 8007fd6:	60fb      	str	r3, [r7, #12]
 8007fd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007fdc:	4641      	mov	r1, r8
 8007fde:	1851      	adds	r1, r2, r1
 8007fe0:	6039      	str	r1, [r7, #0]
 8007fe2:	4649      	mov	r1, r9
 8007fe4:	414b      	adcs	r3, r1
 8007fe6:	607b      	str	r3, [r7, #4]
 8007fe8:	f04f 0200 	mov.w	r2, #0
 8007fec:	f04f 0300 	mov.w	r3, #0
 8007ff0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007ff4:	4659      	mov	r1, fp
 8007ff6:	00cb      	lsls	r3, r1, #3
 8007ff8:	4651      	mov	r1, sl
 8007ffa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ffe:	4651      	mov	r1, sl
 8008000:	00ca      	lsls	r2, r1, #3
 8008002:	4610      	mov	r0, r2
 8008004:	4619      	mov	r1, r3
 8008006:	4603      	mov	r3, r0
 8008008:	4642      	mov	r2, r8
 800800a:	189b      	adds	r3, r3, r2
 800800c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800800e:	464b      	mov	r3, r9
 8008010:	460a      	mov	r2, r1
 8008012:	eb42 0303 	adc.w	r3, r2, r3
 8008016:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	2200      	movs	r2, #0
 8008020:	663b      	str	r3, [r7, #96]	@ 0x60
 8008022:	667a      	str	r2, [r7, #100]	@ 0x64
 8008024:	f04f 0200 	mov.w	r2, #0
 8008028:	f04f 0300 	mov.w	r3, #0
 800802c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008030:	4649      	mov	r1, r9
 8008032:	008b      	lsls	r3, r1, #2
 8008034:	4641      	mov	r1, r8
 8008036:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800803a:	4641      	mov	r1, r8
 800803c:	008a      	lsls	r2, r1, #2
 800803e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008042:	f7f8 fdb1 	bl	8000ba8 <__aeabi_uldivmod>
 8008046:	4602      	mov	r2, r0
 8008048:	460b      	mov	r3, r1
 800804a:	4b0d      	ldr	r3, [pc, #52]	@ (8008080 <UART_SetConfig+0x4e4>)
 800804c:	fba3 1302 	umull	r1, r3, r3, r2
 8008050:	095b      	lsrs	r3, r3, #5
 8008052:	2164      	movs	r1, #100	@ 0x64
 8008054:	fb01 f303 	mul.w	r3, r1, r3
 8008058:	1ad3      	subs	r3, r2, r3
 800805a:	011b      	lsls	r3, r3, #4
 800805c:	3332      	adds	r3, #50	@ 0x32
 800805e:	4a08      	ldr	r2, [pc, #32]	@ (8008080 <UART_SetConfig+0x4e4>)
 8008060:	fba2 2303 	umull	r2, r3, r2, r3
 8008064:	095b      	lsrs	r3, r3, #5
 8008066:	f003 020f 	and.w	r2, r3, #15
 800806a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4422      	add	r2, r4
 8008072:	609a      	str	r2, [r3, #8]
}
 8008074:	bf00      	nop
 8008076:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800807a:	46bd      	mov	sp, r7
 800807c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008080:	51eb851f 	.word	0x51eb851f

08008084 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008084:	b084      	sub	sp, #16
 8008086:	b580      	push	{r7, lr}
 8008088:	b084      	sub	sp, #16
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
 800808e:	f107 001c 	add.w	r0, r7, #28
 8008092:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008096:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800809a:	2b01      	cmp	r3, #1
 800809c:	d123      	bne.n	80080e6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	68db      	ldr	r3, [r3, #12]
 80080ae:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80080b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80080c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	d105      	bne.n	80080da <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	68db      	ldr	r3, [r3, #12]
 80080d2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 f9dc 	bl	8008498 <USB_CoreReset>
 80080e0:	4603      	mov	r3, r0
 80080e2:	73fb      	strb	r3, [r7, #15]
 80080e4:	e01b      	b.n	800811e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	68db      	ldr	r3, [r3, #12]
 80080ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f000 f9d0 	bl	8008498 <USB_CoreReset>
 80080f8:	4603      	mov	r3, r0
 80080fa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80080fc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008100:	2b00      	cmp	r3, #0
 8008102:	d106      	bne.n	8008112 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008108:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	639a      	str	r2, [r3, #56]	@ 0x38
 8008110:	e005      	b.n	800811e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008116:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800811e:	7fbb      	ldrb	r3, [r7, #30]
 8008120:	2b01      	cmp	r3, #1
 8008122:	d10b      	bne.n	800813c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	f043 0206 	orr.w	r2, r3, #6
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	f043 0220 	orr.w	r2, r3, #32
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800813c:	7bfb      	ldrb	r3, [r7, #15]
}
 800813e:	4618      	mov	r0, r3
 8008140:	3710      	adds	r7, #16
 8008142:	46bd      	mov	sp, r7
 8008144:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008148:	b004      	add	sp, #16
 800814a:	4770      	bx	lr

0800814c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800814c:	b480      	push	{r7}
 800814e:	b083      	sub	sp, #12
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	689b      	ldr	r3, [r3, #8]
 8008158:	f043 0201 	orr.w	r2, r3, #1
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008160:	2300      	movs	r3, #0
}
 8008162:	4618      	mov	r0, r3
 8008164:	370c      	adds	r7, #12
 8008166:	46bd      	mov	sp, r7
 8008168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816c:	4770      	bx	lr

0800816e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800816e:	b480      	push	{r7}
 8008170:	b083      	sub	sp, #12
 8008172:	af00      	add	r7, sp, #0
 8008174:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	689b      	ldr	r3, [r3, #8]
 800817a:	f023 0201 	bic.w	r2, r3, #1
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008182:	2300      	movs	r3, #0
}
 8008184:	4618      	mov	r0, r3
 8008186:	370c      	adds	r7, #12
 8008188:	46bd      	mov	sp, r7
 800818a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818e:	4770      	bx	lr

08008190 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b084      	sub	sp, #16
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	460b      	mov	r3, r1
 800819a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800819c:	2300      	movs	r3, #0
 800819e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80081ac:	78fb      	ldrb	r3, [r7, #3]
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d115      	bne.n	80081de <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	68db      	ldr	r3, [r3, #12]
 80081b6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80081be:	200a      	movs	r0, #10
 80081c0:	f7fa f99c 	bl	80024fc <HAL_Delay>
      ms += 10U;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	330a      	adds	r3, #10
 80081c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 f956 	bl	800847c <USB_GetMode>
 80081d0:	4603      	mov	r3, r0
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d01e      	beq.n	8008214 <USB_SetCurrentMode+0x84>
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2bc7      	cmp	r3, #199	@ 0xc7
 80081da:	d9f0      	bls.n	80081be <USB_SetCurrentMode+0x2e>
 80081dc:	e01a      	b.n	8008214 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80081de:	78fb      	ldrb	r3, [r7, #3]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d115      	bne.n	8008210 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80081f0:	200a      	movs	r0, #10
 80081f2:	f7fa f983 	bl	80024fc <HAL_Delay>
      ms += 10U;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	330a      	adds	r3, #10
 80081fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 f93d 	bl	800847c <USB_GetMode>
 8008202:	4603      	mov	r3, r0
 8008204:	2b00      	cmp	r3, #0
 8008206:	d005      	beq.n	8008214 <USB_SetCurrentMode+0x84>
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	2bc7      	cmp	r3, #199	@ 0xc7
 800820c:	d9f0      	bls.n	80081f0 <USB_SetCurrentMode+0x60>
 800820e:	e001      	b.n	8008214 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008210:	2301      	movs	r3, #1
 8008212:	e005      	b.n	8008220 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2bc8      	cmp	r3, #200	@ 0xc8
 8008218:	d101      	bne.n	800821e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800821a:	2301      	movs	r3, #1
 800821c:	e000      	b.n	8008220 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800821e:	2300      	movs	r3, #0
}
 8008220:	4618      	mov	r0, r3
 8008222:	3710      	adds	r7, #16
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008228:	b480      	push	{r7}
 800822a:	b085      	sub	sp, #20
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008232:	2300      	movs	r3, #0
 8008234:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	3301      	adds	r3, #1
 800823a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008242:	d901      	bls.n	8008248 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008244:	2303      	movs	r3, #3
 8008246:	e01b      	b.n	8008280 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	691b      	ldr	r3, [r3, #16]
 800824c:	2b00      	cmp	r3, #0
 800824e:	daf2      	bge.n	8008236 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008250:	2300      	movs	r3, #0
 8008252:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	019b      	lsls	r3, r3, #6
 8008258:	f043 0220 	orr.w	r2, r3, #32
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	3301      	adds	r3, #1
 8008264:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800826c:	d901      	bls.n	8008272 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800826e:	2303      	movs	r3, #3
 8008270:	e006      	b.n	8008280 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	691b      	ldr	r3, [r3, #16]
 8008276:	f003 0320 	and.w	r3, r3, #32
 800827a:	2b20      	cmp	r3, #32
 800827c:	d0f0      	beq.n	8008260 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800827e:	2300      	movs	r3, #0
}
 8008280:	4618      	mov	r0, r3
 8008282:	3714      	adds	r7, #20
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008294:	2300      	movs	r3, #0
 8008296:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	3301      	adds	r3, #1
 800829c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082a4:	d901      	bls.n	80082aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80082a6:	2303      	movs	r3, #3
 80082a8:	e018      	b.n	80082dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	691b      	ldr	r3, [r3, #16]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	daf2      	bge.n	8008298 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80082b2:	2300      	movs	r3, #0
 80082b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2210      	movs	r2, #16
 80082ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	3301      	adds	r3, #1
 80082c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082c8:	d901      	bls.n	80082ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80082ca:	2303      	movs	r3, #3
 80082cc:	e006      	b.n	80082dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	691b      	ldr	r3, [r3, #16]
 80082d2:	f003 0310 	and.w	r3, r3, #16
 80082d6:	2b10      	cmp	r3, #16
 80082d8:	d0f0      	beq.n	80082bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80082da:	2300      	movs	r3, #0
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3714      	adds	r7, #20
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr

080082e8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b089      	sub	sp, #36	@ 0x24
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	60f8      	str	r0, [r7, #12]
 80082f0:	60b9      	str	r1, [r7, #8]
 80082f2:	4611      	mov	r1, r2
 80082f4:	461a      	mov	r2, r3
 80082f6:	460b      	mov	r3, r1
 80082f8:	71fb      	strb	r3, [r7, #7]
 80082fa:	4613      	mov	r3, r2
 80082fc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008306:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800830a:	2b00      	cmp	r3, #0
 800830c:	d123      	bne.n	8008356 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800830e:	88bb      	ldrh	r3, [r7, #4]
 8008310:	3303      	adds	r3, #3
 8008312:	089b      	lsrs	r3, r3, #2
 8008314:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008316:	2300      	movs	r3, #0
 8008318:	61bb      	str	r3, [r7, #24]
 800831a:	e018      	b.n	800834e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800831c:	79fb      	ldrb	r3, [r7, #7]
 800831e:	031a      	lsls	r2, r3, #12
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	4413      	add	r3, r2
 8008324:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008328:	461a      	mov	r2, r3
 800832a:	69fb      	ldr	r3, [r7, #28]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008330:	69fb      	ldr	r3, [r7, #28]
 8008332:	3301      	adds	r3, #1
 8008334:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008336:	69fb      	ldr	r3, [r7, #28]
 8008338:	3301      	adds	r3, #1
 800833a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800833c:	69fb      	ldr	r3, [r7, #28]
 800833e:	3301      	adds	r3, #1
 8008340:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008342:	69fb      	ldr	r3, [r7, #28]
 8008344:	3301      	adds	r3, #1
 8008346:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008348:	69bb      	ldr	r3, [r7, #24]
 800834a:	3301      	adds	r3, #1
 800834c:	61bb      	str	r3, [r7, #24]
 800834e:	69ba      	ldr	r2, [r7, #24]
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	429a      	cmp	r2, r3
 8008354:	d3e2      	bcc.n	800831c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008356:	2300      	movs	r3, #0
}
 8008358:	4618      	mov	r0, r3
 800835a:	3724      	adds	r7, #36	@ 0x24
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr

08008364 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008364:	b480      	push	{r7}
 8008366:	b08b      	sub	sp, #44	@ 0x2c
 8008368:	af00      	add	r7, sp, #0
 800836a:	60f8      	str	r0, [r7, #12]
 800836c:	60b9      	str	r1, [r7, #8]
 800836e:	4613      	mov	r3, r2
 8008370:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800837a:	88fb      	ldrh	r3, [r7, #6]
 800837c:	089b      	lsrs	r3, r3, #2
 800837e:	b29b      	uxth	r3, r3
 8008380:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008382:	88fb      	ldrh	r3, [r7, #6]
 8008384:	f003 0303 	and.w	r3, r3, #3
 8008388:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800838a:	2300      	movs	r3, #0
 800838c:	623b      	str	r3, [r7, #32]
 800838e:	e014      	b.n	80083ba <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008390:	69bb      	ldr	r3, [r7, #24]
 8008392:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839a:	601a      	str	r2, [r3, #0]
    pDest++;
 800839c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839e:	3301      	adds	r3, #1
 80083a0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80083a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a4:	3301      	adds	r3, #1
 80083a6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80083a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083aa:	3301      	adds	r3, #1
 80083ac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80083ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083b0:	3301      	adds	r3, #1
 80083b2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80083b4:	6a3b      	ldr	r3, [r7, #32]
 80083b6:	3301      	adds	r3, #1
 80083b8:	623b      	str	r3, [r7, #32]
 80083ba:	6a3a      	ldr	r2, [r7, #32]
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	429a      	cmp	r2, r3
 80083c0:	d3e6      	bcc.n	8008390 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80083c2:	8bfb      	ldrh	r3, [r7, #30]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d01e      	beq.n	8008406 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80083c8:	2300      	movs	r3, #0
 80083ca:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80083cc:	69bb      	ldr	r3, [r7, #24]
 80083ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80083d2:	461a      	mov	r2, r3
 80083d4:	f107 0310 	add.w	r3, r7, #16
 80083d8:	6812      	ldr	r2, [r2, #0]
 80083da:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80083dc:	693a      	ldr	r2, [r7, #16]
 80083de:	6a3b      	ldr	r3, [r7, #32]
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	00db      	lsls	r3, r3, #3
 80083e4:	fa22 f303 	lsr.w	r3, r2, r3
 80083e8:	b2da      	uxtb	r2, r3
 80083ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ec:	701a      	strb	r2, [r3, #0]
      i++;
 80083ee:	6a3b      	ldr	r3, [r7, #32]
 80083f0:	3301      	adds	r3, #1
 80083f2:	623b      	str	r3, [r7, #32]
      pDest++;
 80083f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f6:	3301      	adds	r3, #1
 80083f8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80083fa:	8bfb      	ldrh	r3, [r7, #30]
 80083fc:	3b01      	subs	r3, #1
 80083fe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008400:	8bfb      	ldrh	r3, [r7, #30]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d1ea      	bne.n	80083dc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008408:	4618      	mov	r0, r3
 800840a:	372c      	adds	r7, #44	@ 0x2c
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr

08008414 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008414:	b480      	push	{r7}
 8008416:	b085      	sub	sp, #20
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	695b      	ldr	r3, [r3, #20]
 8008420:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	699b      	ldr	r3, [r3, #24]
 8008426:	68fa      	ldr	r2, [r7, #12]
 8008428:	4013      	ands	r3, r2
 800842a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800842c:	68fb      	ldr	r3, [r7, #12]
}
 800842e:	4618      	mov	r0, r3
 8008430:	3714      	adds	r7, #20
 8008432:	46bd      	mov	sp, r7
 8008434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008438:	4770      	bx	lr

0800843a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800843a:	b480      	push	{r7}
 800843c:	b085      	sub	sp, #20
 800843e:	af00      	add	r7, sp, #0
 8008440:	6078      	str	r0, [r7, #4]
 8008442:	460b      	mov	r3, r1
 8008444:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800844a:	78fb      	ldrb	r3, [r7, #3]
 800844c:	015a      	lsls	r2, r3, #5
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	4413      	add	r3, r2
 8008452:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008456:	689b      	ldr	r3, [r3, #8]
 8008458:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800845a:	78fb      	ldrb	r3, [r7, #3]
 800845c:	015a      	lsls	r2, r3, #5
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	4413      	add	r3, r2
 8008462:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	68ba      	ldr	r2, [r7, #8]
 800846a:	4013      	ands	r3, r2
 800846c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800846e:	68bb      	ldr	r3, [r7, #8]
}
 8008470:	4618      	mov	r0, r3
 8008472:	3714      	adds	r7, #20
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr

0800847c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800847c:	b480      	push	{r7}
 800847e:	b083      	sub	sp, #12
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	695b      	ldr	r3, [r3, #20]
 8008488:	f003 0301 	and.w	r3, r3, #1
}
 800848c:	4618      	mov	r0, r3
 800848e:	370c      	adds	r7, #12
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr

08008498 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008498:	b480      	push	{r7}
 800849a:	b085      	sub	sp, #20
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80084a0:	2300      	movs	r3, #0
 80084a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	3301      	adds	r3, #1
 80084a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084b0:	d901      	bls.n	80084b6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80084b2:	2303      	movs	r3, #3
 80084b4:	e022      	b.n	80084fc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	691b      	ldr	r3, [r3, #16]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	daf2      	bge.n	80084a4 <USB_CoreReset+0xc>

  count = 10U;
 80084be:	230a      	movs	r3, #10
 80084c0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80084c2:	e002      	b.n	80084ca <USB_CoreReset+0x32>
  {
    count--;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	3b01      	subs	r3, #1
 80084c8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d1f9      	bne.n	80084c4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	691b      	ldr	r3, [r3, #16]
 80084d4:	f043 0201 	orr.w	r2, r3, #1
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	3301      	adds	r3, #1
 80084e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084e8:	d901      	bls.n	80084ee <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80084ea:	2303      	movs	r3, #3
 80084ec:	e006      	b.n	80084fc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	691b      	ldr	r3, [r3, #16]
 80084f2:	f003 0301 	and.w	r3, r3, #1
 80084f6:	2b01      	cmp	r3, #1
 80084f8:	d0f0      	beq.n	80084dc <USB_CoreReset+0x44>

  return HAL_OK;
 80084fa:	2300      	movs	r3, #0
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3714      	adds	r7, #20
 8008500:	46bd      	mov	sp, r7
 8008502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008506:	4770      	bx	lr

08008508 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008508:	b084      	sub	sp, #16
 800850a:	b580      	push	{r7, lr}
 800850c:	b086      	sub	sp, #24
 800850e:	af00      	add	r7, sp, #0
 8008510:	6078      	str	r0, [r7, #4]
 8008512:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008516:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800851a:	2300      	movs	r3, #0
 800851c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008528:	461a      	mov	r2, r3
 800852a:	2300      	movs	r3, #0
 800852c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008532:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800853e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800854a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800855a:	2b00      	cmp	r3, #0
 800855c:	d119      	bne.n	8008592 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800855e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008562:	2b01      	cmp	r3, #1
 8008564:	d10a      	bne.n	800857c <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	68fa      	ldr	r2, [r7, #12]
 8008570:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008574:	f043 0304 	orr.w	r3, r3, #4
 8008578:	6013      	str	r3, [r2, #0]
 800857a:	e014      	b.n	80085a6 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	68fa      	ldr	r2, [r7, #12]
 8008586:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800858a:	f023 0304 	bic.w	r3, r3, #4
 800858e:	6013      	str	r3, [r2, #0]
 8008590:	e009      	b.n	80085a6 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	68fa      	ldr	r2, [r7, #12]
 800859c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80085a0:	f023 0304 	bic.w	r3, r3, #4
 80085a4:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80085a6:	2110      	movs	r1, #16
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f7ff fe3d 	bl	8008228 <USB_FlushTxFifo>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d001      	beq.n	80085b8 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80085b4:	2301      	movs	r3, #1
 80085b6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f7ff fe67 	bl	800828c <USB_FlushRxFifo>
 80085be:	4603      	mov	r3, r0
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d001      	beq.n	80085c8 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80085c4:	2301      	movs	r3, #1
 80085c6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80085c8:	2300      	movs	r3, #0
 80085ca:	613b      	str	r3, [r7, #16]
 80085cc:	e015      	b.n	80085fa <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	015a      	lsls	r2, r3, #5
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	4413      	add	r3, r2
 80085d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085da:	461a      	mov	r2, r3
 80085dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80085e0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	015a      	lsls	r2, r3, #5
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	4413      	add	r3, r2
 80085ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085ee:	461a      	mov	r2, r3
 80085f0:	2300      	movs	r3, #0
 80085f2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	3301      	adds	r3, #1
 80085f8:	613b      	str	r3, [r7, #16]
 80085fa:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80085fe:	461a      	mov	r2, r3
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	4293      	cmp	r3, r2
 8008604:	d3e3      	bcc.n	80085ce <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2200      	movs	r2, #0
 800860a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008612:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	4a18      	ldr	r2, [pc, #96]	@ (8008678 <USB_HostInit+0x170>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d10b      	bne.n	8008634 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008622:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	4a15      	ldr	r2, [pc, #84]	@ (800867c <USB_HostInit+0x174>)
 8008628:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	4a14      	ldr	r2, [pc, #80]	@ (8008680 <USB_HostInit+0x178>)
 800862e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8008632:	e009      	b.n	8008648 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2280      	movs	r2, #128	@ 0x80
 8008638:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	4a11      	ldr	r2, [pc, #68]	@ (8008684 <USB_HostInit+0x17c>)
 800863e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	4a11      	ldr	r2, [pc, #68]	@ (8008688 <USB_HostInit+0x180>)
 8008644:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008648:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800864c:	2b00      	cmp	r3, #0
 800864e:	d105      	bne.n	800865c <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	699b      	ldr	r3, [r3, #24]
 8008654:	f043 0210 	orr.w	r2, r3, #16
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	699a      	ldr	r2, [r3, #24]
 8008660:	4b0a      	ldr	r3, [pc, #40]	@ (800868c <USB_HostInit+0x184>)
 8008662:	4313      	orrs	r3, r2
 8008664:	687a      	ldr	r2, [r7, #4]
 8008666:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008668:	7dfb      	ldrb	r3, [r7, #23]
}
 800866a:	4618      	mov	r0, r3
 800866c:	3718      	adds	r7, #24
 800866e:	46bd      	mov	sp, r7
 8008670:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008674:	b004      	add	sp, #16
 8008676:	4770      	bx	lr
 8008678:	40040000 	.word	0x40040000
 800867c:	01000200 	.word	0x01000200
 8008680:	00e00300 	.word	0x00e00300
 8008684:	00600080 	.word	0x00600080
 8008688:	004000e0 	.word	0x004000e0
 800868c:	a3200008 	.word	0xa3200008

08008690 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008690:	b480      	push	{r7}
 8008692:	b085      	sub	sp, #20
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	460b      	mov	r3, r1
 800869a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	68fa      	ldr	r2, [r7, #12]
 80086aa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80086ae:	f023 0303 	bic.w	r3, r3, #3
 80086b2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80086ba:	681a      	ldr	r2, [r3, #0]
 80086bc:	78fb      	ldrb	r3, [r7, #3]
 80086be:	f003 0303 	and.w	r3, r3, #3
 80086c2:	68f9      	ldr	r1, [r7, #12]
 80086c4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80086c8:	4313      	orrs	r3, r2
 80086ca:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80086cc:	78fb      	ldrb	r3, [r7, #3]
 80086ce:	2b01      	cmp	r3, #1
 80086d0:	d107      	bne.n	80086e2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80086d8:	461a      	mov	r2, r3
 80086da:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80086de:	6053      	str	r3, [r2, #4]
 80086e0:	e00c      	b.n	80086fc <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80086e2:	78fb      	ldrb	r3, [r7, #3]
 80086e4:	2b02      	cmp	r3, #2
 80086e6:	d107      	bne.n	80086f8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80086ee:	461a      	mov	r2, r3
 80086f0:	f241 7370 	movw	r3, #6000	@ 0x1770
 80086f4:	6053      	str	r3, [r2, #4]
 80086f6:	e001      	b.n	80086fc <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80086f8:	2301      	movs	r3, #1
 80086fa:	e000      	b.n	80086fe <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80086fc:	2300      	movs	r3, #0
}
 80086fe:	4618      	mov	r0, r3
 8008700:	3714      	adds	r7, #20
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr

0800870a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800870a:	b580      	push	{r7, lr}
 800870c:	b084      	sub	sp, #16
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008716:	2300      	movs	r3, #0
 8008718:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800872a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	68fa      	ldr	r2, [r7, #12]
 8008730:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008734:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008738:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800873a:	2064      	movs	r0, #100	@ 0x64
 800873c:	f7f9 fede 	bl	80024fc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	68fa      	ldr	r2, [r7, #12]
 8008744:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008748:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800874c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800874e:	200a      	movs	r0, #10
 8008750:	f7f9 fed4 	bl	80024fc <HAL_Delay>

  return HAL_OK;
 8008754:	2300      	movs	r3, #0
}
 8008756:	4618      	mov	r0, r3
 8008758:	3710      	adds	r7, #16
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}

0800875e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800875e:	b480      	push	{r7}
 8008760:	b085      	sub	sp, #20
 8008762:	af00      	add	r7, sp, #0
 8008764:	6078      	str	r0, [r7, #4]
 8008766:	460b      	mov	r3, r1
 8008768:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800876e:	2300      	movs	r3, #0
 8008770:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008782:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800878a:	2b00      	cmp	r3, #0
 800878c:	d109      	bne.n	80087a2 <USB_DriveVbus+0x44>
 800878e:	78fb      	ldrb	r3, [r7, #3]
 8008790:	2b01      	cmp	r3, #1
 8008792:	d106      	bne.n	80087a2 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	68fa      	ldr	r2, [r7, #12]
 8008798:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800879c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80087a0:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80087a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087ac:	d109      	bne.n	80087c2 <USB_DriveVbus+0x64>
 80087ae:	78fb      	ldrb	r3, [r7, #3]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d106      	bne.n	80087c2 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	68fa      	ldr	r2, [r7, #12]
 80087b8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80087bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087c0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80087c2:	2300      	movs	r3, #0
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3714      	adds	r7, #20
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr

080087d0 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b085      	sub	sp, #20
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80087dc:	2300      	movs	r3, #0
 80087de:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	0c5b      	lsrs	r3, r3, #17
 80087ee:	f003 0303 	and.w	r3, r3, #3
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	3714      	adds	r7, #20
 80087f6:	46bd      	mov	sp, r7
 80087f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fc:	4770      	bx	lr

080087fe <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80087fe:	b480      	push	{r7}
 8008800:	b085      	sub	sp, #20
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	b29b      	uxth	r3, r3
}
 8008814:	4618      	mov	r0, r3
 8008816:	3714      	adds	r7, #20
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr

08008820 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b088      	sub	sp, #32
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	4608      	mov	r0, r1
 800882a:	4611      	mov	r1, r2
 800882c:	461a      	mov	r2, r3
 800882e:	4603      	mov	r3, r0
 8008830:	70fb      	strb	r3, [r7, #3]
 8008832:	460b      	mov	r3, r1
 8008834:	70bb      	strb	r3, [r7, #2]
 8008836:	4613      	mov	r3, r2
 8008838:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800883a:	2300      	movs	r3, #0
 800883c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8008842:	78fb      	ldrb	r3, [r7, #3]
 8008844:	015a      	lsls	r2, r3, #5
 8008846:	693b      	ldr	r3, [r7, #16]
 8008848:	4413      	add	r3, r2
 800884a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800884e:	461a      	mov	r2, r3
 8008850:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008854:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008856:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800885a:	2b03      	cmp	r3, #3
 800885c:	d87c      	bhi.n	8008958 <USB_HC_Init+0x138>
 800885e:	a201      	add	r2, pc, #4	@ (adr r2, 8008864 <USB_HC_Init+0x44>)
 8008860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008864:	08008875 	.word	0x08008875
 8008868:	0800891b 	.word	0x0800891b
 800886c:	08008875 	.word	0x08008875
 8008870:	080088dd 	.word	0x080088dd
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008874:	78fb      	ldrb	r3, [r7, #3]
 8008876:	015a      	lsls	r2, r3, #5
 8008878:	693b      	ldr	r3, [r7, #16]
 800887a:	4413      	add	r3, r2
 800887c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008880:	461a      	mov	r2, r3
 8008882:	f240 439d 	movw	r3, #1181	@ 0x49d
 8008886:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008888:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800888c:	2b00      	cmp	r3, #0
 800888e:	da10      	bge.n	80088b2 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008890:	78fb      	ldrb	r3, [r7, #3]
 8008892:	015a      	lsls	r2, r3, #5
 8008894:	693b      	ldr	r3, [r7, #16]
 8008896:	4413      	add	r3, r2
 8008898:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800889c:	68db      	ldr	r3, [r3, #12]
 800889e:	78fa      	ldrb	r2, [r7, #3]
 80088a0:	0151      	lsls	r1, r2, #5
 80088a2:	693a      	ldr	r2, [r7, #16]
 80088a4:	440a      	add	r2, r1
 80088a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80088aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80088ae:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80088b0:	e055      	b.n	800895e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	4a6f      	ldr	r2, [pc, #444]	@ (8008a74 <USB_HC_Init+0x254>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d151      	bne.n	800895e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80088ba:	78fb      	ldrb	r3, [r7, #3]
 80088bc:	015a      	lsls	r2, r3, #5
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	4413      	add	r3, r2
 80088c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	78fa      	ldrb	r2, [r7, #3]
 80088ca:	0151      	lsls	r1, r2, #5
 80088cc:	693a      	ldr	r2, [r7, #16]
 80088ce:	440a      	add	r2, r1
 80088d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80088d4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80088d8:	60d3      	str	r3, [r2, #12]
      break;
 80088da:	e040      	b.n	800895e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80088dc:	78fb      	ldrb	r3, [r7, #3]
 80088de:	015a      	lsls	r2, r3, #5
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	4413      	add	r3, r2
 80088e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088e8:	461a      	mov	r2, r3
 80088ea:	f240 639d 	movw	r3, #1693	@ 0x69d
 80088ee:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80088f0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	da34      	bge.n	8008962 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80088f8:	78fb      	ldrb	r3, [r7, #3]
 80088fa:	015a      	lsls	r2, r3, #5
 80088fc:	693b      	ldr	r3, [r7, #16]
 80088fe:	4413      	add	r3, r2
 8008900:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008904:	68db      	ldr	r3, [r3, #12]
 8008906:	78fa      	ldrb	r2, [r7, #3]
 8008908:	0151      	lsls	r1, r2, #5
 800890a:	693a      	ldr	r2, [r7, #16]
 800890c:	440a      	add	r2, r1
 800890e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008912:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008916:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008918:	e023      	b.n	8008962 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800891a:	78fb      	ldrb	r3, [r7, #3]
 800891c:	015a      	lsls	r2, r3, #5
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	4413      	add	r3, r2
 8008922:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008926:	461a      	mov	r2, r3
 8008928:	f240 2325 	movw	r3, #549	@ 0x225
 800892c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800892e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008932:	2b00      	cmp	r3, #0
 8008934:	da17      	bge.n	8008966 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008936:	78fb      	ldrb	r3, [r7, #3]
 8008938:	015a      	lsls	r2, r3, #5
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	4413      	add	r3, r2
 800893e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008942:	68db      	ldr	r3, [r3, #12]
 8008944:	78fa      	ldrb	r2, [r7, #3]
 8008946:	0151      	lsls	r1, r2, #5
 8008948:	693a      	ldr	r2, [r7, #16]
 800894a:	440a      	add	r2, r1
 800894c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008950:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8008954:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008956:	e006      	b.n	8008966 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	77fb      	strb	r3, [r7, #31]
      break;
 800895c:	e004      	b.n	8008968 <USB_HC_Init+0x148>
      break;
 800895e:	bf00      	nop
 8008960:	e002      	b.n	8008968 <USB_HC_Init+0x148>
      break;
 8008962:	bf00      	nop
 8008964:	e000      	b.n	8008968 <USB_HC_Init+0x148>
      break;
 8008966:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008968:	78fb      	ldrb	r3, [r7, #3]
 800896a:	015a      	lsls	r2, r3, #5
 800896c:	693b      	ldr	r3, [r7, #16]
 800896e:	4413      	add	r3, r2
 8008970:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008974:	461a      	mov	r2, r3
 8008976:	2300      	movs	r3, #0
 8008978:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800897a:	78fb      	ldrb	r3, [r7, #3]
 800897c:	015a      	lsls	r2, r3, #5
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	4413      	add	r3, r2
 8008982:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008986:	68db      	ldr	r3, [r3, #12]
 8008988:	78fa      	ldrb	r2, [r7, #3]
 800898a:	0151      	lsls	r1, r2, #5
 800898c:	693a      	ldr	r2, [r7, #16]
 800898e:	440a      	add	r2, r1
 8008990:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008994:	f043 0302 	orr.w	r3, r3, #2
 8008998:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80089a0:	699a      	ldr	r2, [r3, #24]
 80089a2:	78fb      	ldrb	r3, [r7, #3]
 80089a4:	f003 030f 	and.w	r3, r3, #15
 80089a8:	2101      	movs	r1, #1
 80089aa:	fa01 f303 	lsl.w	r3, r1, r3
 80089ae:	6939      	ldr	r1, [r7, #16]
 80089b0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80089b4:	4313      	orrs	r3, r2
 80089b6:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	699b      	ldr	r3, [r3, #24]
 80089bc:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80089c4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	da03      	bge.n	80089d4 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80089cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089d0:	61bb      	str	r3, [r7, #24]
 80089d2:	e001      	b.n	80089d8 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80089d4:	2300      	movs	r3, #0
 80089d6:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f7ff fef9 	bl	80087d0 <USB_GetHostSpeed>
 80089de:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80089e0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80089e4:	2b02      	cmp	r3, #2
 80089e6:	d106      	bne.n	80089f6 <USB_HC_Init+0x1d6>
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2b02      	cmp	r3, #2
 80089ec:	d003      	beq.n	80089f6 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80089ee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80089f2:	617b      	str	r3, [r7, #20]
 80089f4:	e001      	b.n	80089fa <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80089f6:	2300      	movs	r3, #0
 80089f8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80089fa:	787b      	ldrb	r3, [r7, #1]
 80089fc:	059b      	lsls	r3, r3, #22
 80089fe:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008a02:	78bb      	ldrb	r3, [r7, #2]
 8008a04:	02db      	lsls	r3, r3, #11
 8008a06:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008a0a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008a0c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008a10:	049b      	lsls	r3, r3, #18
 8008a12:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008a16:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8008a18:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008a1a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008a1e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008a20:	69bb      	ldr	r3, [r7, #24]
 8008a22:	431a      	orrs	r2, r3
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008a28:	78fa      	ldrb	r2, [r7, #3]
 8008a2a:	0151      	lsls	r1, r2, #5
 8008a2c:	693a      	ldr	r2, [r7, #16]
 8008a2e:	440a      	add	r2, r1
 8008a30:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008a34:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008a38:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8008a3a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008a3e:	2b03      	cmp	r3, #3
 8008a40:	d003      	beq.n	8008a4a <USB_HC_Init+0x22a>
 8008a42:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008a46:	2b01      	cmp	r3, #1
 8008a48:	d10f      	bne.n	8008a6a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008a4a:	78fb      	ldrb	r3, [r7, #3]
 8008a4c:	015a      	lsls	r2, r3, #5
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	4413      	add	r3, r2
 8008a52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	78fa      	ldrb	r2, [r7, #3]
 8008a5a:	0151      	lsls	r1, r2, #5
 8008a5c:	693a      	ldr	r2, [r7, #16]
 8008a5e:	440a      	add	r2, r1
 8008a60:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a64:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008a68:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008a6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3720      	adds	r7, #32
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}
 8008a74:	40040000 	.word	0x40040000

08008a78 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b08c      	sub	sp, #48	@ 0x30
 8008a7c:	af02      	add	r7, sp, #8
 8008a7e:	60f8      	str	r0, [r7, #12]
 8008a80:	60b9      	str	r1, [r7, #8]
 8008a82:	4613      	mov	r3, r2
 8008a84:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	785b      	ldrb	r3, [r3, #1]
 8008a8e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8008a90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008a94:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	4a5d      	ldr	r2, [pc, #372]	@ (8008c10 <USB_HC_StartXfer+0x198>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d12f      	bne.n	8008afe <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8008a9e:	79fb      	ldrb	r3, [r7, #7]
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d11c      	bne.n	8008ade <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	7c9b      	ldrb	r3, [r3, #18]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d003      	beq.n	8008ab4 <USB_HC_StartXfer+0x3c>
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	7c9b      	ldrb	r3, [r3, #18]
 8008ab0:	2b02      	cmp	r3, #2
 8008ab2:	d124      	bne.n	8008afe <USB_HC_StartXfer+0x86>
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	799b      	ldrb	r3, [r3, #6]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d120      	bne.n	8008afe <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008abc:	69fb      	ldr	r3, [r7, #28]
 8008abe:	015a      	lsls	r2, r3, #5
 8008ac0:	6a3b      	ldr	r3, [r7, #32]
 8008ac2:	4413      	add	r3, r2
 8008ac4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ac8:	68db      	ldr	r3, [r3, #12]
 8008aca:	69fa      	ldr	r2, [r7, #28]
 8008acc:	0151      	lsls	r1, r2, #5
 8008ace:	6a3a      	ldr	r2, [r7, #32]
 8008ad0:	440a      	add	r2, r1
 8008ad2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ad6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ada:	60d3      	str	r3, [r2, #12]
 8008adc:	e00f      	b.n	8008afe <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	791b      	ldrb	r3, [r3, #4]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d10b      	bne.n	8008afe <USB_HC_StartXfer+0x86>
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	795b      	ldrb	r3, [r3, #5]
 8008aea:	2b01      	cmp	r3, #1
 8008aec:	d107      	bne.n	8008afe <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	785b      	ldrb	r3, [r3, #1]
 8008af2:	4619      	mov	r1, r3
 8008af4:	68f8      	ldr	r0, [r7, #12]
 8008af6:	f000 fb6b 	bl	80091d0 <USB_DoPing>
        return HAL_OK;
 8008afa:	2300      	movs	r3, #0
 8008afc:	e232      	b.n	8008f64 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	799b      	ldrb	r3, [r3, #6]
 8008b02:	2b01      	cmp	r3, #1
 8008b04:	d158      	bne.n	8008bb8 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8008b06:	2301      	movs	r3, #1
 8008b08:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	78db      	ldrb	r3, [r3, #3]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d007      	beq.n	8008b22 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008b12:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008b14:	68ba      	ldr	r2, [r7, #8]
 8008b16:	8a92      	ldrh	r2, [r2, #20]
 8008b18:	fb03 f202 	mul.w	r2, r3, r2
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	61da      	str	r2, [r3, #28]
 8008b20:	e07c      	b.n	8008c1c <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	7c9b      	ldrb	r3, [r3, #18]
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d130      	bne.n	8008b8c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	6a1b      	ldr	r3, [r3, #32]
 8008b2e:	2bbc      	cmp	r3, #188	@ 0xbc
 8008b30:	d918      	bls.n	8008b64 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	8a9b      	ldrh	r3, [r3, #20]
 8008b36:	461a      	mov	r2, r3
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	69da      	ldr	r2, [r3, #28]
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	68db      	ldr	r3, [r3, #12]
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d003      	beq.n	8008b54 <USB_HC_StartXfer+0xdc>
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	68db      	ldr	r3, [r3, #12]
 8008b50:	2b02      	cmp	r3, #2
 8008b52:	d103      	bne.n	8008b5c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	2202      	movs	r2, #2
 8008b58:	60da      	str	r2, [r3, #12]
 8008b5a:	e05f      	b.n	8008c1c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	2201      	movs	r2, #1
 8008b60:	60da      	str	r2, [r3, #12]
 8008b62:	e05b      	b.n	8008c1c <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	6a1a      	ldr	r2, [r3, #32]
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	68db      	ldr	r3, [r3, #12]
 8008b70:	2b01      	cmp	r3, #1
 8008b72:	d007      	beq.n	8008b84 <USB_HC_StartXfer+0x10c>
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	68db      	ldr	r3, [r3, #12]
 8008b78:	2b02      	cmp	r3, #2
 8008b7a:	d003      	beq.n	8008b84 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	2204      	movs	r2, #4
 8008b80:	60da      	str	r2, [r3, #12]
 8008b82:	e04b      	b.n	8008c1c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	2203      	movs	r2, #3
 8008b88:	60da      	str	r2, [r3, #12]
 8008b8a:	e047      	b.n	8008c1c <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8008b8c:	79fb      	ldrb	r3, [r7, #7]
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d10d      	bne.n	8008bae <USB_HC_StartXfer+0x136>
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	6a1b      	ldr	r3, [r3, #32]
 8008b96:	68ba      	ldr	r2, [r7, #8]
 8008b98:	8a92      	ldrh	r2, [r2, #20]
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d907      	bls.n	8008bae <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008b9e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008ba0:	68ba      	ldr	r2, [r7, #8]
 8008ba2:	8a92      	ldrh	r2, [r2, #20]
 8008ba4:	fb03 f202 	mul.w	r2, r3, r2
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	61da      	str	r2, [r3, #28]
 8008bac:	e036      	b.n	8008c1c <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	6a1a      	ldr	r2, [r3, #32]
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	61da      	str	r2, [r3, #28]
 8008bb6:	e031      	b.n	8008c1c <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	6a1b      	ldr	r3, [r3, #32]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d018      	beq.n	8008bf2 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	6a1b      	ldr	r3, [r3, #32]
 8008bc4:	68ba      	ldr	r2, [r7, #8]
 8008bc6:	8a92      	ldrh	r2, [r2, #20]
 8008bc8:	4413      	add	r3, r2
 8008bca:	3b01      	subs	r3, #1
 8008bcc:	68ba      	ldr	r2, [r7, #8]
 8008bce:	8a92      	ldrh	r2, [r2, #20]
 8008bd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8008bd4:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8008bd6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008bd8:	8b7b      	ldrh	r3, [r7, #26]
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d90b      	bls.n	8008bf6 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8008bde:	8b7b      	ldrh	r3, [r7, #26]
 8008be0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008be2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	8a92      	ldrh	r2, [r2, #20]
 8008be8:	fb03 f202 	mul.w	r2, r3, r2
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	61da      	str	r2, [r3, #28]
 8008bf0:	e001      	b.n	8008bf6 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	78db      	ldrb	r3, [r3, #3]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d00a      	beq.n	8008c14 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008bfe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008c00:	68ba      	ldr	r2, [r7, #8]
 8008c02:	8a92      	ldrh	r2, [r2, #20]
 8008c04:	fb03 f202 	mul.w	r2, r3, r2
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	61da      	str	r2, [r3, #28]
 8008c0c:	e006      	b.n	8008c1c <USB_HC_StartXfer+0x1a4>
 8008c0e:	bf00      	nop
 8008c10:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	6a1a      	ldr	r2, [r3, #32]
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	69db      	ldr	r3, [r3, #28]
 8008c20:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008c24:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008c26:	04d9      	lsls	r1, r3, #19
 8008c28:	4ba3      	ldr	r3, [pc, #652]	@ (8008eb8 <USB_HC_StartXfer+0x440>)
 8008c2a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008c2c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	7d9b      	ldrb	r3, [r3, #22]
 8008c32:	075b      	lsls	r3, r3, #29
 8008c34:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008c38:	69f9      	ldr	r1, [r7, #28]
 8008c3a:	0148      	lsls	r0, r1, #5
 8008c3c:	6a39      	ldr	r1, [r7, #32]
 8008c3e:	4401      	add	r1, r0
 8008c40:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008c44:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008c46:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008c48:	79fb      	ldrb	r3, [r7, #7]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d009      	beq.n	8008c62 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	6999      	ldr	r1, [r3, #24]
 8008c52:	69fb      	ldr	r3, [r7, #28]
 8008c54:	015a      	lsls	r2, r3, #5
 8008c56:	6a3b      	ldr	r3, [r7, #32]
 8008c58:	4413      	add	r3, r2
 8008c5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c5e:	460a      	mov	r2, r1
 8008c60:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008c62:	6a3b      	ldr	r3, [r7, #32]
 8008c64:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	f003 0301 	and.w	r3, r3, #1
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	bf0c      	ite	eq
 8008c72:	2301      	moveq	r3, #1
 8008c74:	2300      	movne	r3, #0
 8008c76:	b2db      	uxtb	r3, r3
 8008c78:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008c7a:	69fb      	ldr	r3, [r7, #28]
 8008c7c:	015a      	lsls	r2, r3, #5
 8008c7e:	6a3b      	ldr	r3, [r7, #32]
 8008c80:	4413      	add	r3, r2
 8008c82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	69fa      	ldr	r2, [r7, #28]
 8008c8a:	0151      	lsls	r1, r2, #5
 8008c8c:	6a3a      	ldr	r2, [r7, #32]
 8008c8e:	440a      	add	r2, r1
 8008c90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c94:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008c98:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008c9a:	69fb      	ldr	r3, [r7, #28]
 8008c9c:	015a      	lsls	r2, r3, #5
 8008c9e:	6a3b      	ldr	r3, [r7, #32]
 8008ca0:	4413      	add	r3, r2
 8008ca2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ca6:	681a      	ldr	r2, [r3, #0]
 8008ca8:	7e7b      	ldrb	r3, [r7, #25]
 8008caa:	075b      	lsls	r3, r3, #29
 8008cac:	69f9      	ldr	r1, [r7, #28]
 8008cae:	0148      	lsls	r0, r1, #5
 8008cb0:	6a39      	ldr	r1, [r7, #32]
 8008cb2:	4401      	add	r1, r0
 8008cb4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	799b      	ldrb	r3, [r3, #6]
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	f040 80c3 	bne.w	8008e4c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	7c5b      	ldrb	r3, [r3, #17]
 8008cca:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008ccc:	68ba      	ldr	r2, [r7, #8]
 8008cce:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	69fa      	ldr	r2, [r7, #28]
 8008cd4:	0151      	lsls	r1, r2, #5
 8008cd6:	6a3a      	ldr	r2, [r7, #32]
 8008cd8:	440a      	add	r2, r1
 8008cda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008cde:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008ce2:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8008ce4:	69fb      	ldr	r3, [r7, #28]
 8008ce6:	015a      	lsls	r2, r3, #5
 8008ce8:	6a3b      	ldr	r3, [r7, #32]
 8008cea:	4413      	add	r3, r2
 8008cec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cf0:	68db      	ldr	r3, [r3, #12]
 8008cf2:	69fa      	ldr	r2, [r7, #28]
 8008cf4:	0151      	lsls	r1, r2, #5
 8008cf6:	6a3a      	ldr	r2, [r7, #32]
 8008cf8:	440a      	add	r2, r1
 8008cfa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cfe:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008d02:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	79db      	ldrb	r3, [r3, #7]
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d123      	bne.n	8008d54 <USB_HC_StartXfer+0x2dc>
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	78db      	ldrb	r3, [r3, #3]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d11f      	bne.n	8008d54 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008d14:	69fb      	ldr	r3, [r7, #28]
 8008d16:	015a      	lsls	r2, r3, #5
 8008d18:	6a3b      	ldr	r3, [r7, #32]
 8008d1a:	4413      	add	r3, r2
 8008d1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	69fa      	ldr	r2, [r7, #28]
 8008d24:	0151      	lsls	r1, r2, #5
 8008d26:	6a3a      	ldr	r2, [r7, #32]
 8008d28:	440a      	add	r2, r1
 8008d2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d32:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008d34:	69fb      	ldr	r3, [r7, #28]
 8008d36:	015a      	lsls	r2, r3, #5
 8008d38:	6a3b      	ldr	r3, [r7, #32]
 8008d3a:	4413      	add	r3, r2
 8008d3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d40:	68db      	ldr	r3, [r3, #12]
 8008d42:	69fa      	ldr	r2, [r7, #28]
 8008d44:	0151      	lsls	r1, r2, #5
 8008d46:	6a3a      	ldr	r2, [r7, #32]
 8008d48:	440a      	add	r2, r1
 8008d4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d52:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	7c9b      	ldrb	r3, [r3, #18]
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d003      	beq.n	8008d64 <USB_HC_StartXfer+0x2ec>
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	7c9b      	ldrb	r3, [r3, #18]
 8008d60:	2b03      	cmp	r3, #3
 8008d62:	d117      	bne.n	8008d94 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	d113      	bne.n	8008d94 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	78db      	ldrb	r3, [r3, #3]
 8008d70:	2b01      	cmp	r3, #1
 8008d72:	d10f      	bne.n	8008d94 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008d74:	69fb      	ldr	r3, [r7, #28]
 8008d76:	015a      	lsls	r2, r3, #5
 8008d78:	6a3b      	ldr	r3, [r7, #32]
 8008d7a:	4413      	add	r3, r2
 8008d7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d80:	685b      	ldr	r3, [r3, #4]
 8008d82:	69fa      	ldr	r2, [r7, #28]
 8008d84:	0151      	lsls	r1, r2, #5
 8008d86:	6a3a      	ldr	r2, [r7, #32]
 8008d88:	440a      	add	r2, r1
 8008d8a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d92:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8008d94:	68bb      	ldr	r3, [r7, #8]
 8008d96:	7c9b      	ldrb	r3, [r3, #18]
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d162      	bne.n	8008e62 <USB_HC_StartXfer+0x3ea>
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	78db      	ldrb	r3, [r3, #3]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d15e      	bne.n	8008e62 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	68db      	ldr	r3, [r3, #12]
 8008da8:	3b01      	subs	r3, #1
 8008daa:	2b03      	cmp	r3, #3
 8008dac:	d858      	bhi.n	8008e60 <USB_HC_StartXfer+0x3e8>
 8008dae:	a201      	add	r2, pc, #4	@ (adr r2, 8008db4 <USB_HC_StartXfer+0x33c>)
 8008db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008db4:	08008dc5 	.word	0x08008dc5
 8008db8:	08008de7 	.word	0x08008de7
 8008dbc:	08008e09 	.word	0x08008e09
 8008dc0:	08008e2b 	.word	0x08008e2b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8008dc4:	69fb      	ldr	r3, [r7, #28]
 8008dc6:	015a      	lsls	r2, r3, #5
 8008dc8:	6a3b      	ldr	r3, [r7, #32]
 8008dca:	4413      	add	r3, r2
 8008dcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008dd0:	685b      	ldr	r3, [r3, #4]
 8008dd2:	69fa      	ldr	r2, [r7, #28]
 8008dd4:	0151      	lsls	r1, r2, #5
 8008dd6:	6a3a      	ldr	r2, [r7, #32]
 8008dd8:	440a      	add	r2, r1
 8008dda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008dde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008de2:	6053      	str	r3, [r2, #4]
          break;
 8008de4:	e03d      	b.n	8008e62 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8008de6:	69fb      	ldr	r3, [r7, #28]
 8008de8:	015a      	lsls	r2, r3, #5
 8008dea:	6a3b      	ldr	r3, [r7, #32]
 8008dec:	4413      	add	r3, r2
 8008dee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	69fa      	ldr	r2, [r7, #28]
 8008df6:	0151      	lsls	r1, r2, #5
 8008df8:	6a3a      	ldr	r2, [r7, #32]
 8008dfa:	440a      	add	r2, r1
 8008dfc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e00:	f043 030e 	orr.w	r3, r3, #14
 8008e04:	6053      	str	r3, [r2, #4]
          break;
 8008e06:	e02c      	b.n	8008e62 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8008e08:	69fb      	ldr	r3, [r7, #28]
 8008e0a:	015a      	lsls	r2, r3, #5
 8008e0c:	6a3b      	ldr	r3, [r7, #32]
 8008e0e:	4413      	add	r3, r2
 8008e10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	69fa      	ldr	r2, [r7, #28]
 8008e18:	0151      	lsls	r1, r2, #5
 8008e1a:	6a3a      	ldr	r2, [r7, #32]
 8008e1c:	440a      	add	r2, r1
 8008e1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008e26:	6053      	str	r3, [r2, #4]
          break;
 8008e28:	e01b      	b.n	8008e62 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8008e2a:	69fb      	ldr	r3, [r7, #28]
 8008e2c:	015a      	lsls	r2, r3, #5
 8008e2e:	6a3b      	ldr	r3, [r7, #32]
 8008e30:	4413      	add	r3, r2
 8008e32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	69fa      	ldr	r2, [r7, #28]
 8008e3a:	0151      	lsls	r1, r2, #5
 8008e3c:	6a3a      	ldr	r2, [r7, #32]
 8008e3e:	440a      	add	r2, r1
 8008e40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e44:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008e48:	6053      	str	r3, [r2, #4]
          break;
 8008e4a:	e00a      	b.n	8008e62 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008e4c:	69fb      	ldr	r3, [r7, #28]
 8008e4e:	015a      	lsls	r2, r3, #5
 8008e50:	6a3b      	ldr	r3, [r7, #32]
 8008e52:	4413      	add	r3, r2
 8008e54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e58:	461a      	mov	r2, r3
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	6053      	str	r3, [r2, #4]
 8008e5e:	e000      	b.n	8008e62 <USB_HC_StartXfer+0x3ea>
          break;
 8008e60:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	015a      	lsls	r2, r3, #5
 8008e66:	6a3b      	ldr	r3, [r7, #32]
 8008e68:	4413      	add	r3, r2
 8008e6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008e78:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	78db      	ldrb	r3, [r3, #3]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d004      	beq.n	8008e8c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e88:	613b      	str	r3, [r7, #16]
 8008e8a:	e003      	b.n	8008e94 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008e92:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008e9a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008e9c:	69fb      	ldr	r3, [r7, #28]
 8008e9e:	015a      	lsls	r2, r3, #5
 8008ea0:	6a3b      	ldr	r3, [r7, #32]
 8008ea2:	4413      	add	r3, r2
 8008ea4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ea8:	461a      	mov	r2, r3
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008eae:	79fb      	ldrb	r3, [r7, #7]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d003      	beq.n	8008ebc <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	e055      	b.n	8008f64 <USB_HC_StartXfer+0x4ec>
 8008eb8:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	78db      	ldrb	r3, [r3, #3]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d14e      	bne.n	8008f62 <USB_HC_StartXfer+0x4ea>
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	6a1b      	ldr	r3, [r3, #32]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d04a      	beq.n	8008f62 <USB_HC_StartXfer+0x4ea>
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	79db      	ldrb	r3, [r3, #7]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d146      	bne.n	8008f62 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	7c9b      	ldrb	r3, [r3, #18]
 8008ed8:	2b03      	cmp	r3, #3
 8008eda:	d831      	bhi.n	8008f40 <USB_HC_StartXfer+0x4c8>
 8008edc:	a201      	add	r2, pc, #4	@ (adr r2, 8008ee4 <USB_HC_StartXfer+0x46c>)
 8008ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ee2:	bf00      	nop
 8008ee4:	08008ef5 	.word	0x08008ef5
 8008ee8:	08008f19 	.word	0x08008f19
 8008eec:	08008ef5 	.word	0x08008ef5
 8008ef0:	08008f19 	.word	0x08008f19
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	6a1b      	ldr	r3, [r3, #32]
 8008ef8:	3303      	adds	r3, #3
 8008efa:	089b      	lsrs	r3, r3, #2
 8008efc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008efe:	8afa      	ldrh	r2, [r7, #22]
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d91c      	bls.n	8008f44 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	699b      	ldr	r3, [r3, #24]
 8008f0e:	f043 0220 	orr.w	r2, r3, #32
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	619a      	str	r2, [r3, #24]
        }
        break;
 8008f16:	e015      	b.n	8008f44 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	6a1b      	ldr	r3, [r3, #32]
 8008f1c:	3303      	adds	r3, #3
 8008f1e:	089b      	lsrs	r3, r3, #2
 8008f20:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008f22:	8afa      	ldrh	r2, [r7, #22]
 8008f24:	6a3b      	ldr	r3, [r7, #32]
 8008f26:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008f2a:	691b      	ldr	r3, [r3, #16]
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	d90a      	bls.n	8008f48 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	699b      	ldr	r3, [r3, #24]
 8008f36:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	619a      	str	r2, [r3, #24]
        }
        break;
 8008f3e:	e003      	b.n	8008f48 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8008f40:	bf00      	nop
 8008f42:	e002      	b.n	8008f4a <USB_HC_StartXfer+0x4d2>
        break;
 8008f44:	bf00      	nop
 8008f46:	e000      	b.n	8008f4a <USB_HC_StartXfer+0x4d2>
        break;
 8008f48:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	6999      	ldr	r1, [r3, #24]
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	785a      	ldrb	r2, [r3, #1]
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	6a1b      	ldr	r3, [r3, #32]
 8008f56:	b29b      	uxth	r3, r3
 8008f58:	2000      	movs	r0, #0
 8008f5a:	9000      	str	r0, [sp, #0]
 8008f5c:	68f8      	ldr	r0, [r7, #12]
 8008f5e:	f7ff f9c3 	bl	80082e8 <USB_WritePacket>
  }

  return HAL_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3728      	adds	r7, #40	@ 0x28
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}

08008f6c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b085      	sub	sp, #20
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008f7e:	695b      	ldr	r3, [r3, #20]
 8008f80:	b29b      	uxth	r3, r3
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3714      	adds	r7, #20
 8008f86:	46bd      	mov	sp, r7
 8008f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8c:	4770      	bx	lr

08008f8e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008f8e:	b480      	push	{r7}
 8008f90:	b089      	sub	sp, #36	@ 0x24
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	6078      	str	r0, [r7, #4]
 8008f96:	460b      	mov	r3, r1
 8008f98:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008f9e:	78fb      	ldrb	r3, [r7, #3]
 8008fa0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008fa6:	69bb      	ldr	r3, [r7, #24]
 8008fa8:	015a      	lsls	r2, r3, #5
 8008faa:	69fb      	ldr	r3, [r7, #28]
 8008fac:	4413      	add	r3, r2
 8008fae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	0c9b      	lsrs	r3, r3, #18
 8008fb6:	f003 0303 	and.w	r3, r3, #3
 8008fba:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	015a      	lsls	r2, r3, #5
 8008fc0:	69fb      	ldr	r3, [r7, #28]
 8008fc2:	4413      	add	r3, r2
 8008fc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	0fdb      	lsrs	r3, r3, #31
 8008fcc:	f003 0301 	and.w	r3, r3, #1
 8008fd0:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8008fd2:	69bb      	ldr	r3, [r7, #24]
 8008fd4:	015a      	lsls	r2, r3, #5
 8008fd6:	69fb      	ldr	r3, [r7, #28]
 8008fd8:	4413      	add	r3, r2
 8008fda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	0fdb      	lsrs	r3, r3, #31
 8008fe2:	f003 0301 	and.w	r3, r3, #1
 8008fe6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	689b      	ldr	r3, [r3, #8]
 8008fec:	f003 0320 	and.w	r3, r3, #32
 8008ff0:	2b20      	cmp	r3, #32
 8008ff2:	d10d      	bne.n	8009010 <USB_HC_Halt+0x82>
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d10a      	bne.n	8009010 <USB_HC_Halt+0x82>
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d005      	beq.n	800900c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	2b01      	cmp	r3, #1
 8009004:	d002      	beq.n	800900c <USB_HC_Halt+0x7e>
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	2b03      	cmp	r3, #3
 800900a:	d101      	bne.n	8009010 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800900c:	2300      	movs	r3, #0
 800900e:	e0d8      	b.n	80091c2 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d002      	beq.n	800901c <USB_HC_Halt+0x8e>
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	2b02      	cmp	r3, #2
 800901a:	d173      	bne.n	8009104 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800901c:	69bb      	ldr	r3, [r7, #24]
 800901e:	015a      	lsls	r2, r3, #5
 8009020:	69fb      	ldr	r3, [r7, #28]
 8009022:	4413      	add	r3, r2
 8009024:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	69ba      	ldr	r2, [r7, #24]
 800902c:	0151      	lsls	r1, r2, #5
 800902e:	69fa      	ldr	r2, [r7, #28]
 8009030:	440a      	add	r2, r1
 8009032:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009036:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800903a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	689b      	ldr	r3, [r3, #8]
 8009040:	f003 0320 	and.w	r3, r3, #32
 8009044:	2b00      	cmp	r3, #0
 8009046:	d14a      	bne.n	80090de <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800904c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009050:	2b00      	cmp	r3, #0
 8009052:	d133      	bne.n	80090bc <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009054:	69bb      	ldr	r3, [r7, #24]
 8009056:	015a      	lsls	r2, r3, #5
 8009058:	69fb      	ldr	r3, [r7, #28]
 800905a:	4413      	add	r3, r2
 800905c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	69ba      	ldr	r2, [r7, #24]
 8009064:	0151      	lsls	r1, r2, #5
 8009066:	69fa      	ldr	r2, [r7, #28]
 8009068:	440a      	add	r2, r1
 800906a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800906e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009072:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009074:	69bb      	ldr	r3, [r7, #24]
 8009076:	015a      	lsls	r2, r3, #5
 8009078:	69fb      	ldr	r3, [r7, #28]
 800907a:	4413      	add	r3, r2
 800907c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	69ba      	ldr	r2, [r7, #24]
 8009084:	0151      	lsls	r1, r2, #5
 8009086:	69fa      	ldr	r2, [r7, #28]
 8009088:	440a      	add	r2, r1
 800908a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800908e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009092:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	3301      	adds	r3, #1
 8009098:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80090a0:	d82e      	bhi.n	8009100 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80090a2:	69bb      	ldr	r3, [r7, #24]
 80090a4:	015a      	lsls	r2, r3, #5
 80090a6:	69fb      	ldr	r3, [r7, #28]
 80090a8:	4413      	add	r3, r2
 80090aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80090b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090b8:	d0ec      	beq.n	8009094 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80090ba:	e081      	b.n	80091c0 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80090bc:	69bb      	ldr	r3, [r7, #24]
 80090be:	015a      	lsls	r2, r3, #5
 80090c0:	69fb      	ldr	r3, [r7, #28]
 80090c2:	4413      	add	r3, r2
 80090c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	69ba      	ldr	r2, [r7, #24]
 80090cc:	0151      	lsls	r1, r2, #5
 80090ce:	69fa      	ldr	r2, [r7, #28]
 80090d0:	440a      	add	r2, r1
 80090d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80090da:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80090dc:	e070      	b.n	80091c0 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80090de:	69bb      	ldr	r3, [r7, #24]
 80090e0:	015a      	lsls	r2, r3, #5
 80090e2:	69fb      	ldr	r3, [r7, #28]
 80090e4:	4413      	add	r3, r2
 80090e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	69ba      	ldr	r2, [r7, #24]
 80090ee:	0151      	lsls	r1, r2, #5
 80090f0:	69fa      	ldr	r2, [r7, #28]
 80090f2:	440a      	add	r2, r1
 80090f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090f8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80090fc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80090fe:	e05f      	b.n	80091c0 <USB_HC_Halt+0x232>
            break;
 8009100:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009102:	e05d      	b.n	80091c0 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009104:	69bb      	ldr	r3, [r7, #24]
 8009106:	015a      	lsls	r2, r3, #5
 8009108:	69fb      	ldr	r3, [r7, #28]
 800910a:	4413      	add	r3, r2
 800910c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	69ba      	ldr	r2, [r7, #24]
 8009114:	0151      	lsls	r1, r2, #5
 8009116:	69fa      	ldr	r2, [r7, #28]
 8009118:	440a      	add	r2, r1
 800911a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800911e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009122:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009124:	69fb      	ldr	r3, [r7, #28]
 8009126:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800912a:	691b      	ldr	r3, [r3, #16]
 800912c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009130:	2b00      	cmp	r3, #0
 8009132:	d133      	bne.n	800919c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009134:	69bb      	ldr	r3, [r7, #24]
 8009136:	015a      	lsls	r2, r3, #5
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	4413      	add	r3, r2
 800913c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	69ba      	ldr	r2, [r7, #24]
 8009144:	0151      	lsls	r1, r2, #5
 8009146:	69fa      	ldr	r2, [r7, #28]
 8009148:	440a      	add	r2, r1
 800914a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800914e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009152:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009154:	69bb      	ldr	r3, [r7, #24]
 8009156:	015a      	lsls	r2, r3, #5
 8009158:	69fb      	ldr	r3, [r7, #28]
 800915a:	4413      	add	r3, r2
 800915c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	69ba      	ldr	r2, [r7, #24]
 8009164:	0151      	lsls	r1, r2, #5
 8009166:	69fa      	ldr	r2, [r7, #28]
 8009168:	440a      	add	r2, r1
 800916a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800916e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009172:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	3301      	adds	r3, #1
 8009178:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009180:	d81d      	bhi.n	80091be <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009182:	69bb      	ldr	r3, [r7, #24]
 8009184:	015a      	lsls	r2, r3, #5
 8009186:	69fb      	ldr	r3, [r7, #28]
 8009188:	4413      	add	r3, r2
 800918a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009194:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009198:	d0ec      	beq.n	8009174 <USB_HC_Halt+0x1e6>
 800919a:	e011      	b.n	80091c0 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800919c:	69bb      	ldr	r3, [r7, #24]
 800919e:	015a      	lsls	r2, r3, #5
 80091a0:	69fb      	ldr	r3, [r7, #28]
 80091a2:	4413      	add	r3, r2
 80091a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	69ba      	ldr	r2, [r7, #24]
 80091ac:	0151      	lsls	r1, r2, #5
 80091ae:	69fa      	ldr	r2, [r7, #28]
 80091b0:	440a      	add	r2, r1
 80091b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80091b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80091ba:	6013      	str	r3, [r2, #0]
 80091bc:	e000      	b.n	80091c0 <USB_HC_Halt+0x232>
          break;
 80091be:	bf00      	nop
    }
  }

  return HAL_OK;
 80091c0:	2300      	movs	r3, #0
}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3724      	adds	r7, #36	@ 0x24
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr
	...

080091d0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80091d0:	b480      	push	{r7}
 80091d2:	b087      	sub	sp, #28
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
 80091d8:	460b      	mov	r3, r1
 80091da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80091e0:	78fb      	ldrb	r3, [r7, #3]
 80091e2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80091e4:	2301      	movs	r3, #1
 80091e6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	04da      	lsls	r2, r3, #19
 80091ec:	4b15      	ldr	r3, [pc, #84]	@ (8009244 <USB_DoPing+0x74>)
 80091ee:	4013      	ands	r3, r2
 80091f0:	693a      	ldr	r2, [r7, #16]
 80091f2:	0151      	lsls	r1, r2, #5
 80091f4:	697a      	ldr	r2, [r7, #20]
 80091f6:	440a      	add	r2, r1
 80091f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80091fc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009200:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	015a      	lsls	r2, r3, #5
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	4413      	add	r3, r2
 800920a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009218:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009220:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	015a      	lsls	r2, r3, #5
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	4413      	add	r3, r2
 800922a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800922e:	461a      	mov	r2, r3
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	371c      	adds	r7, #28
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	1ff80000 	.word	0x1ff80000

08009248 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b088      	sub	sp, #32
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8009250:	2300      	movs	r3, #0
 8009252:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009258:	2300      	movs	r3, #0
 800925a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f7fe ff86 	bl	800816e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009262:	2110      	movs	r1, #16
 8009264:	6878      	ldr	r0, [r7, #4]
 8009266:	f7fe ffdf 	bl	8008228 <USB_FlushTxFifo>
 800926a:	4603      	mov	r3, r0
 800926c:	2b00      	cmp	r3, #0
 800926e:	d001      	beq.n	8009274 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8009270:	2301      	movs	r3, #1
 8009272:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f7ff f809 	bl	800828c <USB_FlushRxFifo>
 800927a:	4603      	mov	r3, r0
 800927c:	2b00      	cmp	r3, #0
 800927e:	d001      	beq.n	8009284 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8009280:	2301      	movs	r3, #1
 8009282:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8009284:	2300      	movs	r3, #0
 8009286:	61bb      	str	r3, [r7, #24]
 8009288:	e01f      	b.n	80092ca <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800928a:	69bb      	ldr	r3, [r7, #24]
 800928c:	015a      	lsls	r2, r3, #5
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	4413      	add	r3, r2
 8009292:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80092a0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80092a2:	693b      	ldr	r3, [r7, #16]
 80092a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80092a8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092b0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80092b2:	69bb      	ldr	r3, [r7, #24]
 80092b4:	015a      	lsls	r2, r3, #5
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	4413      	add	r3, r2
 80092ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092be:	461a      	mov	r2, r3
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80092c4:	69bb      	ldr	r3, [r7, #24]
 80092c6:	3301      	adds	r3, #1
 80092c8:	61bb      	str	r3, [r7, #24]
 80092ca:	69bb      	ldr	r3, [r7, #24]
 80092cc:	2b0f      	cmp	r3, #15
 80092ce:	d9dc      	bls.n	800928a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80092d0:	2300      	movs	r3, #0
 80092d2:	61bb      	str	r3, [r7, #24]
 80092d4:	e034      	b.n	8009340 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80092d6:	69bb      	ldr	r3, [r7, #24]
 80092d8:	015a      	lsls	r2, r3, #5
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	4413      	add	r3, r2
 80092de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80092ec:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80092ee:	693b      	ldr	r3, [r7, #16]
 80092f0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80092f4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092fc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80092fe:	69bb      	ldr	r3, [r7, #24]
 8009300:	015a      	lsls	r2, r3, #5
 8009302:	697b      	ldr	r3, [r7, #20]
 8009304:	4413      	add	r3, r2
 8009306:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800930a:	461a      	mov	r2, r3
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	3301      	adds	r3, #1
 8009314:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800931c:	d80c      	bhi.n	8009338 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800931e:	69bb      	ldr	r3, [r7, #24]
 8009320:	015a      	lsls	r2, r3, #5
 8009322:	697b      	ldr	r3, [r7, #20]
 8009324:	4413      	add	r3, r2
 8009326:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009330:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009334:	d0ec      	beq.n	8009310 <USB_StopHost+0xc8>
 8009336:	e000      	b.n	800933a <USB_StopHost+0xf2>
        break;
 8009338:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800933a:	69bb      	ldr	r3, [r7, #24]
 800933c:	3301      	adds	r3, #1
 800933e:	61bb      	str	r3, [r7, #24]
 8009340:	69bb      	ldr	r3, [r7, #24]
 8009342:	2b0f      	cmp	r3, #15
 8009344:	d9c7      	bls.n	80092d6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800934c:	461a      	mov	r2, r3
 800934e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009352:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800935a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f7fe fef5 	bl	800814c <USB_EnableGlobalInt>

  return ret;
 8009362:	7ffb      	ldrb	r3, [r7, #31]
}
 8009364:	4618      	mov	r0, r3
 8009366:	3720      	adds	r7, #32
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}

0800936c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800936c:	b590      	push	{r4, r7, lr}
 800936e:	b089      	sub	sp, #36	@ 0x24
 8009370:	af04      	add	r7, sp, #16
 8009372:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8009374:	2301      	movs	r3, #1
 8009376:	2202      	movs	r2, #2
 8009378:	2102      	movs	r1, #2
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f000 fc83 	bl	8009c86 <USBH_FindInterface>
 8009380:	4603      	mov	r3, r0
 8009382:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8009384:	7bfb      	ldrb	r3, [r7, #15]
 8009386:	2bff      	cmp	r3, #255	@ 0xff
 8009388:	d002      	beq.n	8009390 <USBH_CDC_InterfaceInit+0x24>
 800938a:	7bfb      	ldrb	r3, [r7, #15]
 800938c:	2b01      	cmp	r3, #1
 800938e:	d901      	bls.n	8009394 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009390:	2302      	movs	r3, #2
 8009392:	e13d      	b.n	8009610 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8009394:	7bfb      	ldrb	r3, [r7, #15]
 8009396:	4619      	mov	r1, r3
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f000 fc58 	bl	8009c4e <USBH_SelectInterface>
 800939e:	4603      	mov	r3, r0
 80093a0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80093a2:	7bbb      	ldrb	r3, [r7, #14]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d001      	beq.n	80093ac <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80093a8:	2302      	movs	r3, #2
 80093aa:	e131      	b.n	8009610 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80093b2:	2050      	movs	r0, #80	@ 0x50
 80093b4:	f002 fe22 	bl	800bffc <malloc>
 80093b8:	4603      	mov	r3, r0
 80093ba:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80093c2:	69db      	ldr	r3, [r3, #28]
 80093c4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d101      	bne.n	80093d0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80093cc:	2302      	movs	r3, #2
 80093ce:	e11f      	b.n	8009610 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80093d0:	2250      	movs	r2, #80	@ 0x50
 80093d2:	2100      	movs	r1, #0
 80093d4:	68b8      	ldr	r0, [r7, #8]
 80093d6:	f003 f953 	bl	800c680 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80093da:	7bfb      	ldrb	r3, [r7, #15]
 80093dc:	687a      	ldr	r2, [r7, #4]
 80093de:	211a      	movs	r1, #26
 80093e0:	fb01 f303 	mul.w	r3, r1, r3
 80093e4:	4413      	add	r3, r2
 80093e6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80093ea:	781b      	ldrb	r3, [r3, #0]
 80093ec:	b25b      	sxtb	r3, r3
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	da15      	bge.n	800941e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80093f2:	7bfb      	ldrb	r3, [r7, #15]
 80093f4:	687a      	ldr	r2, [r7, #4]
 80093f6:	211a      	movs	r1, #26
 80093f8:	fb01 f303 	mul.w	r3, r1, r3
 80093fc:	4413      	add	r3, r2
 80093fe:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009402:	781a      	ldrb	r2, [r3, #0]
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009408:	7bfb      	ldrb	r3, [r7, #15]
 800940a:	687a      	ldr	r2, [r7, #4]
 800940c:	211a      	movs	r1, #26
 800940e:	fb01 f303 	mul.w	r3, r1, r3
 8009412:	4413      	add	r3, r2
 8009414:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009418:	881a      	ldrh	r2, [r3, #0]
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	785b      	ldrb	r3, [r3, #1]
 8009422:	4619      	mov	r1, r3
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f001 ffc4 	bl	800b3b2 <USBH_AllocPipe>
 800942a:	4603      	mov	r3, r0
 800942c:	461a      	mov	r2, r3
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	7819      	ldrb	r1, [r3, #0]
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	7858      	ldrb	r0, [r3, #1]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009446:	68ba      	ldr	r2, [r7, #8]
 8009448:	8952      	ldrh	r2, [r2, #10]
 800944a:	9202      	str	r2, [sp, #8]
 800944c:	2203      	movs	r2, #3
 800944e:	9201      	str	r2, [sp, #4]
 8009450:	9300      	str	r3, [sp, #0]
 8009452:	4623      	mov	r3, r4
 8009454:	4602      	mov	r2, r0
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f001 ff7c 	bl	800b354 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	781b      	ldrb	r3, [r3, #0]
 8009460:	2200      	movs	r2, #0
 8009462:	4619      	mov	r1, r3
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f002 fa79 	bl	800b95c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800946a:	2300      	movs	r3, #0
 800946c:	2200      	movs	r2, #0
 800946e:	210a      	movs	r1, #10
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f000 fc08 	bl	8009c86 <USBH_FindInterface>
 8009476:	4603      	mov	r3, r0
 8009478:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800947a:	7bfb      	ldrb	r3, [r7, #15]
 800947c:	2bff      	cmp	r3, #255	@ 0xff
 800947e:	d002      	beq.n	8009486 <USBH_CDC_InterfaceInit+0x11a>
 8009480:	7bfb      	ldrb	r3, [r7, #15]
 8009482:	2b01      	cmp	r3, #1
 8009484:	d901      	bls.n	800948a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009486:	2302      	movs	r3, #2
 8009488:	e0c2      	b.n	8009610 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800948a:	7bfb      	ldrb	r3, [r7, #15]
 800948c:	687a      	ldr	r2, [r7, #4]
 800948e:	211a      	movs	r1, #26
 8009490:	fb01 f303 	mul.w	r3, r1, r3
 8009494:	4413      	add	r3, r2
 8009496:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800949a:	781b      	ldrb	r3, [r3, #0]
 800949c:	b25b      	sxtb	r3, r3
 800949e:	2b00      	cmp	r3, #0
 80094a0:	da16      	bge.n	80094d0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80094a2:	7bfb      	ldrb	r3, [r7, #15]
 80094a4:	687a      	ldr	r2, [r7, #4]
 80094a6:	211a      	movs	r1, #26
 80094a8:	fb01 f303 	mul.w	r3, r1, r3
 80094ac:	4413      	add	r3, r2
 80094ae:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80094b2:	781a      	ldrb	r2, [r3, #0]
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80094b8:	7bfb      	ldrb	r3, [r7, #15]
 80094ba:	687a      	ldr	r2, [r7, #4]
 80094bc:	211a      	movs	r1, #26
 80094be:	fb01 f303 	mul.w	r3, r1, r3
 80094c2:	4413      	add	r3, r2
 80094c4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80094c8:	881a      	ldrh	r2, [r3, #0]
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	835a      	strh	r2, [r3, #26]
 80094ce:	e015      	b.n	80094fc <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80094d0:	7bfb      	ldrb	r3, [r7, #15]
 80094d2:	687a      	ldr	r2, [r7, #4]
 80094d4:	211a      	movs	r1, #26
 80094d6:	fb01 f303 	mul.w	r3, r1, r3
 80094da:	4413      	add	r3, r2
 80094dc:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80094e0:	781a      	ldrb	r2, [r3, #0]
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80094e6:	7bfb      	ldrb	r3, [r7, #15]
 80094e8:	687a      	ldr	r2, [r7, #4]
 80094ea:	211a      	movs	r1, #26
 80094ec:	fb01 f303 	mul.w	r3, r1, r3
 80094f0:	4413      	add	r3, r2
 80094f2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80094f6:	881a      	ldrh	r2, [r3, #0]
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80094fc:	7bfb      	ldrb	r3, [r7, #15]
 80094fe:	687a      	ldr	r2, [r7, #4]
 8009500:	211a      	movs	r1, #26
 8009502:	fb01 f303 	mul.w	r3, r1, r3
 8009506:	4413      	add	r3, r2
 8009508:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800950c:	781b      	ldrb	r3, [r3, #0]
 800950e:	b25b      	sxtb	r3, r3
 8009510:	2b00      	cmp	r3, #0
 8009512:	da16      	bge.n	8009542 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009514:	7bfb      	ldrb	r3, [r7, #15]
 8009516:	687a      	ldr	r2, [r7, #4]
 8009518:	211a      	movs	r1, #26
 800951a:	fb01 f303 	mul.w	r3, r1, r3
 800951e:	4413      	add	r3, r2
 8009520:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009524:	781a      	ldrb	r2, [r3, #0]
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800952a:	7bfb      	ldrb	r3, [r7, #15]
 800952c:	687a      	ldr	r2, [r7, #4]
 800952e:	211a      	movs	r1, #26
 8009530:	fb01 f303 	mul.w	r3, r1, r3
 8009534:	4413      	add	r3, r2
 8009536:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800953a:	881a      	ldrh	r2, [r3, #0]
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	835a      	strh	r2, [r3, #26]
 8009540:	e015      	b.n	800956e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009542:	7bfb      	ldrb	r3, [r7, #15]
 8009544:	687a      	ldr	r2, [r7, #4]
 8009546:	211a      	movs	r1, #26
 8009548:	fb01 f303 	mul.w	r3, r1, r3
 800954c:	4413      	add	r3, r2
 800954e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009552:	781a      	ldrb	r2, [r3, #0]
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009558:	7bfb      	ldrb	r3, [r7, #15]
 800955a:	687a      	ldr	r2, [r7, #4]
 800955c:	211a      	movs	r1, #26
 800955e:	fb01 f303 	mul.w	r3, r1, r3
 8009562:	4413      	add	r3, r2
 8009564:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009568:	881a      	ldrh	r2, [r3, #0]
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	7b9b      	ldrb	r3, [r3, #14]
 8009572:	4619      	mov	r1, r3
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f001 ff1c 	bl	800b3b2 <USBH_AllocPipe>
 800957a:	4603      	mov	r3, r0
 800957c:	461a      	mov	r2, r3
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	7bdb      	ldrb	r3, [r3, #15]
 8009586:	4619      	mov	r1, r3
 8009588:	6878      	ldr	r0, [r7, #4]
 800958a:	f001 ff12 	bl	800b3b2 <USBH_AllocPipe>
 800958e:	4603      	mov	r3, r0
 8009590:	461a      	mov	r2, r3
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	7b59      	ldrb	r1, [r3, #13]
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	7b98      	ldrb	r0, [r3, #14]
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80095aa:	68ba      	ldr	r2, [r7, #8]
 80095ac:	8b12      	ldrh	r2, [r2, #24]
 80095ae:	9202      	str	r2, [sp, #8]
 80095b0:	2202      	movs	r2, #2
 80095b2:	9201      	str	r2, [sp, #4]
 80095b4:	9300      	str	r3, [sp, #0]
 80095b6:	4623      	mov	r3, r4
 80095b8:	4602      	mov	r2, r0
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f001 feca 	bl	800b354 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	7b19      	ldrb	r1, [r3, #12]
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	7bd8      	ldrb	r0, [r3, #15]
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80095d4:	68ba      	ldr	r2, [r7, #8]
 80095d6:	8b52      	ldrh	r2, [r2, #26]
 80095d8:	9202      	str	r2, [sp, #8]
 80095da:	2202      	movs	r2, #2
 80095dc:	9201      	str	r2, [sp, #4]
 80095de:	9300      	str	r3, [sp, #0]
 80095e0:	4623      	mov	r3, r4
 80095e2:	4602      	mov	r2, r0
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f001 feb5 	bl	800b354 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	2200      	movs	r2, #0
 80095ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	7b5b      	ldrb	r3, [r3, #13]
 80095f6:	2200      	movs	r2, #0
 80095f8:	4619      	mov	r1, r3
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f002 f9ae 	bl	800b95c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	7b1b      	ldrb	r3, [r3, #12]
 8009604:	2200      	movs	r2, #0
 8009606:	4619      	mov	r1, r3
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f002 f9a7 	bl	800b95c <USBH_LL_SetToggle>

  return USBH_OK;
 800960e:	2300      	movs	r3, #0
}
 8009610:	4618      	mov	r0, r3
 8009612:	3714      	adds	r7, #20
 8009614:	46bd      	mov	sp, r7
 8009616:	bd90      	pop	{r4, r7, pc}

08009618 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b084      	sub	sp, #16
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009626:	69db      	ldr	r3, [r3, #28]
 8009628:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	781b      	ldrb	r3, [r3, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d00e      	beq.n	8009650 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	781b      	ldrb	r3, [r3, #0]
 8009636:	4619      	mov	r1, r3
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	f001 feaa 	bl	800b392 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	781b      	ldrb	r3, [r3, #0]
 8009642:	4619      	mov	r1, r3
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f001 fed5 	bl	800b3f4 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2200      	movs	r2, #0
 800964e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	7b1b      	ldrb	r3, [r3, #12]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d00e      	beq.n	8009676 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	7b1b      	ldrb	r3, [r3, #12]
 800965c:	4619      	mov	r1, r3
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f001 fe97 	bl	800b392 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	7b1b      	ldrb	r3, [r3, #12]
 8009668:	4619      	mov	r1, r3
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	f001 fec2 	bl	800b3f4 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	2200      	movs	r2, #0
 8009674:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	7b5b      	ldrb	r3, [r3, #13]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d00e      	beq.n	800969c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	7b5b      	ldrb	r3, [r3, #13]
 8009682:	4619      	mov	r1, r3
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f001 fe84 	bl	800b392 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	7b5b      	ldrb	r3, [r3, #13]
 800968e:	4619      	mov	r1, r3
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f001 feaf 	bl	800b3f4 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	2200      	movs	r2, #0
 800969a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80096a2:	69db      	ldr	r3, [r3, #28]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00b      	beq.n	80096c0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80096ae:	69db      	ldr	r3, [r3, #28]
 80096b0:	4618      	mov	r0, r3
 80096b2:	f002 fcab 	bl	800c00c <free>
    phost->pActiveClass->pData = 0U;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80096bc:	2200      	movs	r2, #0
 80096be:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80096c0:	2300      	movs	r3, #0
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3710      	adds	r7, #16
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}

080096ca <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80096ca:	b580      	push	{r7, lr}
 80096cc:	b084      	sub	sp, #16
 80096ce:	af00      	add	r7, sp, #0
 80096d0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80096d8:	69db      	ldr	r3, [r3, #28]
 80096da:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	3340      	adds	r3, #64	@ 0x40
 80096e0:	4619      	mov	r1, r3
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f000 f8b1 	bl	800984a <GetLineCoding>
 80096e8:	4603      	mov	r3, r0
 80096ea:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80096ec:	7afb      	ldrb	r3, [r7, #11]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d105      	bne.n	80096fe <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80096f8:	2102      	movs	r1, #2
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80096fe:	7afb      	ldrb	r3, [r7, #11]
}
 8009700:	4618      	mov	r0, r3
 8009702:	3710      	adds	r7, #16
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b084      	sub	sp, #16
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8009710:	2301      	movs	r3, #1
 8009712:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009714:	2300      	movs	r3, #0
 8009716:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800971e:	69db      	ldr	r3, [r3, #28]
 8009720:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009728:	2b04      	cmp	r3, #4
 800972a:	d877      	bhi.n	800981c <USBH_CDC_Process+0x114>
 800972c:	a201      	add	r2, pc, #4	@ (adr r2, 8009734 <USBH_CDC_Process+0x2c>)
 800972e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009732:	bf00      	nop
 8009734:	08009749 	.word	0x08009749
 8009738:	0800974f 	.word	0x0800974f
 800973c:	0800977f 	.word	0x0800977f
 8009740:	080097f3 	.word	0x080097f3
 8009744:	08009801 	.word	0x08009801
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8009748:	2300      	movs	r3, #0
 800974a:	73fb      	strb	r3, [r7, #15]
      break;
 800974c:	e06d      	b.n	800982a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009752:	4619      	mov	r1, r3
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f000 f897 	bl	8009888 <SetLineCoding>
 800975a:	4603      	mov	r3, r0
 800975c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800975e:	7bbb      	ldrb	r3, [r7, #14]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d104      	bne.n	800976e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	2202      	movs	r2, #2
 8009768:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800976c:	e058      	b.n	8009820 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800976e:	7bbb      	ldrb	r3, [r7, #14]
 8009770:	2b01      	cmp	r3, #1
 8009772:	d055      	beq.n	8009820 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	2204      	movs	r2, #4
 8009778:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800977c:	e050      	b.n	8009820 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	3340      	adds	r3, #64	@ 0x40
 8009782:	4619      	mov	r1, r3
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f000 f860 	bl	800984a <GetLineCoding>
 800978a:	4603      	mov	r3, r0
 800978c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800978e:	7bbb      	ldrb	r3, [r7, #14]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d126      	bne.n	80097e2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	2200      	movs	r2, #0
 8009798:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800979c:	68bb      	ldr	r3, [r7, #8]
 800979e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80097a6:	791b      	ldrb	r3, [r3, #4]
 80097a8:	429a      	cmp	r2, r3
 80097aa:	d13b      	bne.n	8009824 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80097b2:	68bb      	ldr	r3, [r7, #8]
 80097b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80097b6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80097b8:	429a      	cmp	r2, r3
 80097ba:	d133      	bne.n	8009824 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80097c6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80097c8:	429a      	cmp	r2, r3
 80097ca:	d12b      	bne.n	8009824 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80097d4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d124      	bne.n	8009824 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 f958 	bl	8009a90 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80097e0:	e020      	b.n	8009824 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80097e2:	7bbb      	ldrb	r3, [r7, #14]
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d01d      	beq.n	8009824 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	2204      	movs	r2, #4
 80097ec:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80097f0:	e018      	b.n	8009824 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f000 f867 	bl	80098c6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f000 f8da 	bl	80099b2 <CDC_ProcessReception>
      break;
 80097fe:	e014      	b.n	800982a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009800:	2100      	movs	r1, #0
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f001 f81e 	bl	800a844 <USBH_ClrFeature>
 8009808:	4603      	mov	r3, r0
 800980a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800980c:	7bbb      	ldrb	r3, [r7, #14]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d10a      	bne.n	8009828 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	2200      	movs	r2, #0
 8009816:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800981a:	e005      	b.n	8009828 <USBH_CDC_Process+0x120>

    default:
      break;
 800981c:	bf00      	nop
 800981e:	e004      	b.n	800982a <USBH_CDC_Process+0x122>
      break;
 8009820:	bf00      	nop
 8009822:	e002      	b.n	800982a <USBH_CDC_Process+0x122>
      break;
 8009824:	bf00      	nop
 8009826:	e000      	b.n	800982a <USBH_CDC_Process+0x122>
      break;
 8009828:	bf00      	nop

  }

  return status;
 800982a:	7bfb      	ldrb	r3, [r7, #15]
}
 800982c:	4618      	mov	r0, r3
 800982e:	3710      	adds	r7, #16
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}

08009834 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009834:	b480      	push	{r7}
 8009836:	b083      	sub	sp, #12
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800983c:	2300      	movs	r3, #0
}
 800983e:	4618      	mov	r0, r3
 8009840:	370c      	adds	r7, #12
 8009842:	46bd      	mov	sp, r7
 8009844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009848:	4770      	bx	lr

0800984a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800984a:	b580      	push	{r7, lr}
 800984c:	b082      	sub	sp, #8
 800984e:	af00      	add	r7, sp, #0
 8009850:	6078      	str	r0, [r7, #4]
 8009852:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	22a1      	movs	r2, #161	@ 0xa1
 8009858:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	2221      	movs	r2, #33	@ 0x21
 800985e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2200      	movs	r2, #0
 8009864:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2200      	movs	r2, #0
 800986a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2207      	movs	r2, #7
 8009870:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	2207      	movs	r2, #7
 8009876:	4619      	mov	r1, r3
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f001 fb17 	bl	800aeac <USBH_CtlReq>
 800987e:	4603      	mov	r3, r0
}
 8009880:	4618      	mov	r0, r3
 8009882:	3708      	adds	r7, #8
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b082      	sub	sp, #8
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
 8009890:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2221      	movs	r2, #33	@ 0x21
 8009896:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2220      	movs	r2, #32
 800989c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2200      	movs	r2, #0
 80098a2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2200      	movs	r2, #0
 80098a8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2207      	movs	r2, #7
 80098ae:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	2207      	movs	r2, #7
 80098b4:	4619      	mov	r1, r3
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f001 faf8 	bl	800aeac <USBH_CtlReq>
 80098bc:	4603      	mov	r3, r0
}
 80098be:	4618      	mov	r0, r3
 80098c0:	3708      	adds	r7, #8
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}

080098c6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80098c6:	b580      	push	{r7, lr}
 80098c8:	b086      	sub	sp, #24
 80098ca:	af02      	add	r7, sp, #8
 80098cc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80098d4:	69db      	ldr	r3, [r3, #28]
 80098d6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80098d8:	2300      	movs	r3, #0
 80098da:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d002      	beq.n	80098ec <CDC_ProcessTransmission+0x26>
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	d023      	beq.n	8009932 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80098ea:	e05e      	b.n	80099aa <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098f0:	68fa      	ldr	r2, [r7, #12]
 80098f2:	8b12      	ldrh	r2, [r2, #24]
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d90b      	bls.n	8009910 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	69d9      	ldr	r1, [r3, #28]
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	8b1a      	ldrh	r2, [r3, #24]
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	7b5b      	ldrb	r3, [r3, #13]
 8009904:	2001      	movs	r0, #1
 8009906:	9000      	str	r0, [sp, #0]
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f001 fce0 	bl	800b2ce <USBH_BulkSendData>
 800990e:	e00b      	b.n	8009928 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8009918:	b29a      	uxth	r2, r3
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	7b5b      	ldrb	r3, [r3, #13]
 800991e:	2001      	movs	r0, #1
 8009920:	9000      	str	r0, [sp, #0]
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f001 fcd3 	bl	800b2ce <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	2202      	movs	r2, #2
 800992c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009930:	e03b      	b.n	80099aa <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	7b5b      	ldrb	r3, [r3, #13]
 8009936:	4619      	mov	r1, r3
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f001 ffe5 	bl	800b908 <USBH_LL_GetURBState>
 800993e:	4603      	mov	r3, r0
 8009940:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8009942:	7afb      	ldrb	r3, [r7, #11]
 8009944:	2b01      	cmp	r3, #1
 8009946:	d128      	bne.n	800999a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800994c:	68fa      	ldr	r2, [r7, #12]
 800994e:	8b12      	ldrh	r2, [r2, #24]
 8009950:	4293      	cmp	r3, r2
 8009952:	d90e      	bls.n	8009972 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009958:	68fa      	ldr	r2, [r7, #12]
 800995a:	8b12      	ldrh	r2, [r2, #24]
 800995c:	1a9a      	subs	r2, r3, r2
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	69db      	ldr	r3, [r3, #28]
 8009966:	68fa      	ldr	r2, [r7, #12]
 8009968:	8b12      	ldrh	r2, [r2, #24]
 800996a:	441a      	add	r2, r3
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	61da      	str	r2, [r3, #28]
 8009970:	e002      	b.n	8009978 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	2200      	movs	r2, #0
 8009976:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800997c:	2b00      	cmp	r3, #0
 800997e:	d004      	beq.n	800998a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	2201      	movs	r2, #1
 8009984:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009988:	e00e      	b.n	80099a8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2200      	movs	r2, #0
 800998e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 f868 	bl	8009a68 <USBH_CDC_TransmitCallback>
      break;
 8009998:	e006      	b.n	80099a8 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800999a:	7afb      	ldrb	r3, [r7, #11]
 800999c:	2b02      	cmp	r3, #2
 800999e:	d103      	bne.n	80099a8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	2201      	movs	r2, #1
 80099a4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80099a8:	bf00      	nop
  }
}
 80099aa:	bf00      	nop
 80099ac:	3710      	adds	r7, #16
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}

080099b2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80099b2:	b580      	push	{r7, lr}
 80099b4:	b086      	sub	sp, #24
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099c0:	69db      	ldr	r3, [r3, #28]
 80099c2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80099c4:	2300      	movs	r3, #0
 80099c6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80099ce:	2b03      	cmp	r3, #3
 80099d0:	d002      	beq.n	80099d8 <CDC_ProcessReception+0x26>
 80099d2:	2b04      	cmp	r3, #4
 80099d4:	d00e      	beq.n	80099f4 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 80099d6:	e043      	b.n	8009a60 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	6a19      	ldr	r1, [r3, #32]
 80099dc:	697b      	ldr	r3, [r7, #20]
 80099de:	8b5a      	ldrh	r2, [r3, #26]
 80099e0:	697b      	ldr	r3, [r7, #20]
 80099e2:	7b1b      	ldrb	r3, [r3, #12]
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f001 fc97 	bl	800b318 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	2204      	movs	r2, #4
 80099ee:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80099f2:	e035      	b.n	8009a60 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	7b1b      	ldrb	r3, [r3, #12]
 80099f8:	4619      	mov	r1, r3
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f001 ff84 	bl	800b908 <USBH_LL_GetURBState>
 8009a00:	4603      	mov	r3, r0
 8009a02:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009a04:	7cfb      	ldrb	r3, [r7, #19]
 8009a06:	2b01      	cmp	r3, #1
 8009a08:	d129      	bne.n	8009a5e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	7b1b      	ldrb	r3, [r3, #12]
 8009a0e:	4619      	mov	r1, r3
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f001 fef9 	bl	800b808 <USBH_LL_GetLastXferSize>
 8009a16:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8009a18:	697b      	ldr	r3, [r7, #20]
 8009a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a1c:	68fa      	ldr	r2, [r7, #12]
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	d016      	beq.n	8009a50 <CDC_ProcessReception+0x9e>
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	8b5b      	ldrh	r3, [r3, #26]
 8009a26:	461a      	mov	r2, r3
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d110      	bne.n	8009a50 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	1ad2      	subs	r2, r2, r3
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	6a1a      	ldr	r2, [r3, #32]
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	441a      	add	r2, r3
 8009a42:	697b      	ldr	r3, [r7, #20]
 8009a44:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	2203      	movs	r2, #3
 8009a4a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8009a4e:	e006      	b.n	8009a5e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009a50:	697b      	ldr	r3, [r7, #20]
 8009a52:	2200      	movs	r2, #0
 8009a54:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f000 f80f 	bl	8009a7c <USBH_CDC_ReceiveCallback>
      break;
 8009a5e:	bf00      	nop
  }
}
 8009a60:	bf00      	nop
 8009a62:	3718      	adds	r7, #24
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b083      	sub	sp, #12
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009a70:	bf00      	nop
 8009a72:	370c      	adds	r7, #12
 8009a74:	46bd      	mov	sp, r7
 8009a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7a:	4770      	bx	lr

08009a7c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b083      	sub	sp, #12
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009a84:	bf00      	nop
 8009a86:	370c      	adds	r7, #12
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr

08009a90 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b083      	sub	sp, #12
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009a98:	bf00      	nop
 8009a9a:	370c      	adds	r7, #12
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr

08009aa4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b084      	sub	sp, #16
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	60f8      	str	r0, [r7, #12]
 8009aac:	60b9      	str	r1, [r7, #8]
 8009aae:	4613      	mov	r3, r2
 8009ab0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d101      	bne.n	8009abc <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009ab8:	2302      	movs	r3, #2
 8009aba:	e029      	b.n	8009b10 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	79fa      	ldrb	r2, [r7, #7]
 8009ac0:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8009ad4:	68f8      	ldr	r0, [r7, #12]
 8009ad6:	f000 f81f 	bl	8009b18 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2200      	movs	r2, #0
 8009ade:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	2200      	movs	r2, #0
 8009aee:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	2200      	movs	r2, #0
 8009af6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d003      	beq.n	8009b08 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	68ba      	ldr	r2, [r7, #8]
 8009b04:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8009b08:	68f8      	ldr	r0, [r7, #12]
 8009b0a:	f001 fdc9 	bl	800b6a0 <USBH_LL_Init>

  return USBH_OK;
 8009b0e:	2300      	movs	r3, #0
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	3710      	adds	r7, #16
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}

08009b18 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b084      	sub	sp, #16
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009b20:	2300      	movs	r3, #0
 8009b22:	60fb      	str	r3, [r7, #12]
 8009b24:	e009      	b.n	8009b3a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8009b26:	687a      	ldr	r2, [r7, #4]
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	33e0      	adds	r3, #224	@ 0xe0
 8009b2c:	009b      	lsls	r3, r3, #2
 8009b2e:	4413      	add	r3, r2
 8009b30:	2200      	movs	r2, #0
 8009b32:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	3301      	adds	r3, #1
 8009b38:	60fb      	str	r3, [r7, #12]
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2b0f      	cmp	r3, #15
 8009b3e:	d9f2      	bls.n	8009b26 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009b40:	2300      	movs	r3, #0
 8009b42:	60fb      	str	r3, [r7, #12]
 8009b44:	e009      	b.n	8009b5a <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8009b46:	687a      	ldr	r2, [r7, #4]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	4413      	add	r3, r2
 8009b4c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009b50:	2200      	movs	r2, #0
 8009b52:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	3301      	adds	r3, #1
 8009b58:	60fb      	str	r3, [r7, #12]
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b60:	d3f1      	bcc.n	8009b46 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2200      	movs	r2, #0
 8009b66:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2201      	movs	r2, #1
 8009b72:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2200      	movs	r2, #0
 8009b78:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2201      	movs	r2, #1
 8009b80:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2240      	movs	r2, #64	@ 0x40
 8009b86:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2200      	movs	r2, #0
 8009b92:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2201      	movs	r2, #1
 8009b9a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	331c      	adds	r3, #28
 8009bb2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009bb6:	2100      	movs	r1, #0
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f002 fd61 	bl	800c680 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009bc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009bc8:	2100      	movs	r1, #0
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f002 fd58 	bl	800c680 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009bd6:	2212      	movs	r2, #18
 8009bd8:	2100      	movs	r1, #0
 8009bda:	4618      	mov	r0, r3
 8009bdc:	f002 fd50 	bl	800c680 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009be6:	223e      	movs	r2, #62	@ 0x3e
 8009be8:	2100      	movs	r1, #0
 8009bea:	4618      	mov	r0, r3
 8009bec:	f002 fd48 	bl	800c680 <memset>

  return USBH_OK;
 8009bf0:	2300      	movs	r3, #0
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	3710      	adds	r7, #16
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}

08009bfa <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009bfa:	b480      	push	{r7}
 8009bfc:	b085      	sub	sp, #20
 8009bfe:	af00      	add	r7, sp, #0
 8009c00:	6078      	str	r0, [r7, #4]
 8009c02:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8009c04:	2300      	movs	r3, #0
 8009c06:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d016      	beq.n	8009c3c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d10e      	bne.n	8009c36 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009c1e:	1c59      	adds	r1, r3, #1
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8009c26:	687a      	ldr	r2, [r7, #4]
 8009c28:	33de      	adds	r3, #222	@ 0xde
 8009c2a:	6839      	ldr	r1, [r7, #0]
 8009c2c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009c30:	2300      	movs	r3, #0
 8009c32:	73fb      	strb	r3, [r7, #15]
 8009c34:	e004      	b.n	8009c40 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009c36:	2302      	movs	r3, #2
 8009c38:	73fb      	strb	r3, [r7, #15]
 8009c3a:	e001      	b.n	8009c40 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009c3c:	2302      	movs	r3, #2
 8009c3e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3714      	adds	r7, #20
 8009c46:	46bd      	mov	sp, r7
 8009c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4c:	4770      	bx	lr

08009c4e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009c4e:	b480      	push	{r7}
 8009c50:	b085      	sub	sp, #20
 8009c52:	af00      	add	r7, sp, #0
 8009c54:	6078      	str	r0, [r7, #4]
 8009c56:	460b      	mov	r3, r1
 8009c58:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8009c64:	78fa      	ldrb	r2, [r7, #3]
 8009c66:	429a      	cmp	r2, r3
 8009c68:	d204      	bcs.n	8009c74 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	78fa      	ldrb	r2, [r7, #3]
 8009c6e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8009c72:	e001      	b.n	8009c78 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009c74:	2302      	movs	r3, #2
 8009c76:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	3714      	adds	r7, #20
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c84:	4770      	bx	lr

08009c86 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009c86:	b480      	push	{r7}
 8009c88:	b087      	sub	sp, #28
 8009c8a:	af00      	add	r7, sp, #0
 8009c8c:	6078      	str	r0, [r7, #4]
 8009c8e:	4608      	mov	r0, r1
 8009c90:	4611      	mov	r1, r2
 8009c92:	461a      	mov	r2, r3
 8009c94:	4603      	mov	r3, r0
 8009c96:	70fb      	strb	r3, [r7, #3]
 8009c98:	460b      	mov	r3, r1
 8009c9a:	70bb      	strb	r3, [r7, #2]
 8009c9c:	4613      	mov	r3, r2
 8009c9e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009cae:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009cb0:	e025      	b.n	8009cfe <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009cb2:	7dfb      	ldrb	r3, [r7, #23]
 8009cb4:	221a      	movs	r2, #26
 8009cb6:	fb02 f303 	mul.w	r3, r2, r3
 8009cba:	3308      	adds	r3, #8
 8009cbc:	68fa      	ldr	r2, [r7, #12]
 8009cbe:	4413      	add	r3, r2
 8009cc0:	3302      	adds	r3, #2
 8009cc2:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	795b      	ldrb	r3, [r3, #5]
 8009cc8:	78fa      	ldrb	r2, [r7, #3]
 8009cca:	429a      	cmp	r2, r3
 8009ccc:	d002      	beq.n	8009cd4 <USBH_FindInterface+0x4e>
 8009cce:	78fb      	ldrb	r3, [r7, #3]
 8009cd0:	2bff      	cmp	r3, #255	@ 0xff
 8009cd2:	d111      	bne.n	8009cf8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009cd8:	78ba      	ldrb	r2, [r7, #2]
 8009cda:	429a      	cmp	r2, r3
 8009cdc:	d002      	beq.n	8009ce4 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009cde:	78bb      	ldrb	r3, [r7, #2]
 8009ce0:	2bff      	cmp	r3, #255	@ 0xff
 8009ce2:	d109      	bne.n	8009cf8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009ce4:	693b      	ldr	r3, [r7, #16]
 8009ce6:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009ce8:	787a      	ldrb	r2, [r7, #1]
 8009cea:	429a      	cmp	r2, r3
 8009cec:	d002      	beq.n	8009cf4 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009cee:	787b      	ldrb	r3, [r7, #1]
 8009cf0:	2bff      	cmp	r3, #255	@ 0xff
 8009cf2:	d101      	bne.n	8009cf8 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8009cf4:	7dfb      	ldrb	r3, [r7, #23]
 8009cf6:	e006      	b.n	8009d06 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009cf8:	7dfb      	ldrb	r3, [r7, #23]
 8009cfa:	3301      	adds	r3, #1
 8009cfc:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009cfe:	7dfb      	ldrb	r3, [r7, #23]
 8009d00:	2b01      	cmp	r3, #1
 8009d02:	d9d6      	bls.n	8009cb2 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009d04:	23ff      	movs	r3, #255	@ 0xff
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	371c      	adds	r7, #28
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d10:	4770      	bx	lr

08009d12 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8009d12:	b580      	push	{r7, lr}
 8009d14:	b082      	sub	sp, #8
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8009d1a:	6878      	ldr	r0, [r7, #4]
 8009d1c:	f001 fcfc 	bl	800b718 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8009d20:	2101      	movs	r1, #1
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f001 fe03 	bl	800b92e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009d28:	2300      	movs	r3, #0
}
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	3708      	adds	r7, #8
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd80      	pop	{r7, pc}
	...

08009d34 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b088      	sub	sp, #32
 8009d38:	af04      	add	r7, sp, #16
 8009d3a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009d3c:	2302      	movs	r3, #2
 8009d3e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009d40:	2300      	movs	r3, #0
 8009d42:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8009d4a:	b2db      	uxtb	r3, r3
 8009d4c:	2b01      	cmp	r3, #1
 8009d4e:	d102      	bne.n	8009d56 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2203      	movs	r2, #3
 8009d54:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	781b      	ldrb	r3, [r3, #0]
 8009d5a:	b2db      	uxtb	r3, r3
 8009d5c:	2b0b      	cmp	r3, #11
 8009d5e:	f200 81bc 	bhi.w	800a0da <USBH_Process+0x3a6>
 8009d62:	a201      	add	r2, pc, #4	@ (adr r2, 8009d68 <USBH_Process+0x34>)
 8009d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d68:	08009d99 	.word	0x08009d99
 8009d6c:	08009dcb 	.word	0x08009dcb
 8009d70:	08009e35 	.word	0x08009e35
 8009d74:	0800a075 	.word	0x0800a075
 8009d78:	0800a0db 	.word	0x0800a0db
 8009d7c:	08009ed5 	.word	0x08009ed5
 8009d80:	0800a01b 	.word	0x0800a01b
 8009d84:	08009f0b 	.word	0x08009f0b
 8009d88:	08009f2b 	.word	0x08009f2b
 8009d8c:	08009f49 	.word	0x08009f49
 8009d90:	08009f8d 	.word	0x08009f8d
 8009d94:	0800a05d 	.word	0x0800a05d
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8009d9e:	b2db      	uxtb	r3, r3
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	f000 819c 	beq.w	800a0de <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2201      	movs	r2, #1
 8009daa:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009dac:	20c8      	movs	r0, #200	@ 0xc8
 8009dae:	f001 fe08 	bl	800b9c2 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f001 fd0d 	bl	800b7d2 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009dc8:	e189      	b.n	800a0de <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8009dd0:	b2db      	uxtb	r3, r3
 8009dd2:	2b01      	cmp	r3, #1
 8009dd4:	d107      	bne.n	8009de6 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2202      	movs	r2, #2
 8009de2:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009de4:	e18a      	b.n	800a0fc <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009dec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009df0:	d914      	bls.n	8009e1c <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009df8:	3301      	adds	r3, #1
 8009dfa:	b2da      	uxtb	r2, r3
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009e08:	2b03      	cmp	r3, #3
 8009e0a:	d903      	bls.n	8009e14 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	220d      	movs	r2, #13
 8009e10:	701a      	strb	r2, [r3, #0]
      break;
 8009e12:	e173      	b.n	800a0fc <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2200      	movs	r2, #0
 8009e18:	701a      	strb	r2, [r3, #0]
      break;
 8009e1a:	e16f      	b.n	800a0fc <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009e22:	f103 020a 	add.w	r2, r3, #10
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8009e2c:	200a      	movs	r0, #10
 8009e2e:	f001 fdc8 	bl	800b9c2 <USBH_Delay>
      break;
 8009e32:	e163      	b.n	800a0fc <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d005      	beq.n	8009e4a <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009e44:	2104      	movs	r1, #4
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009e4a:	2064      	movs	r0, #100	@ 0x64
 8009e4c:	f001 fdb9 	bl	800b9c2 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f001 fc97 	bl	800b784 <USBH_LL_GetSpeed>
 8009e56:	4603      	mov	r3, r0
 8009e58:	461a      	mov	r2, r3
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2205      	movs	r2, #5
 8009e64:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009e66:	2100      	movs	r1, #0
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f001 faa2 	bl	800b3b2 <USBH_AllocPipe>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	461a      	mov	r2, r3
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009e76:	2180      	movs	r1, #128	@ 0x80
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f001 fa9a 	bl	800b3b2 <USBH_AllocPipe>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	461a      	mov	r2, r3
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	7919      	ldrb	r1, [r3, #4]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009e96:	687a      	ldr	r2, [r7, #4]
 8009e98:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009e9a:	9202      	str	r2, [sp, #8]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	9201      	str	r2, [sp, #4]
 8009ea0:	9300      	str	r3, [sp, #0]
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	2280      	movs	r2, #128	@ 0x80
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f001 fa54 	bl	800b354 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	7959      	ldrb	r1, [r3, #5]
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009ebc:	687a      	ldr	r2, [r7, #4]
 8009ebe:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009ec0:	9202      	str	r2, [sp, #8]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	9201      	str	r2, [sp, #4]
 8009ec6:	9300      	str	r3, [sp, #0]
 8009ec8:	4603      	mov	r3, r0
 8009eca:	2200      	movs	r2, #0
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	f001 fa41 	bl	800b354 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009ed2:	e113      	b.n	800a0fc <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 f917 	bl	800a108 <USBH_HandleEnum>
 8009eda:	4603      	mov	r3, r0
 8009edc:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009ede:	7bbb      	ldrb	r3, [r7, #14]
 8009ee0:	b2db      	uxtb	r3, r3
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	f040 80fd 	bne.w	800a0e2 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2200      	movs	r2, #0
 8009eec:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8009ef6:	2b01      	cmp	r3, #1
 8009ef8:	d103      	bne.n	8009f02 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2208      	movs	r2, #8
 8009efe:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009f00:	e0ef      	b.n	800a0e2 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2207      	movs	r2, #7
 8009f06:	701a      	strb	r2, [r3, #0]
      break;
 8009f08:	e0eb      	b.n	800a0e2 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	f000 80e8 	beq.w	800a0e6 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009f1c:	2101      	movs	r1, #1
 8009f1e:	6878      	ldr	r0, [r7, #4]
 8009f20:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2208      	movs	r2, #8
 8009f26:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8009f28:	e0dd      	b.n	800a0e6 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8009f30:	4619      	mov	r1, r3
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f000 fc3f 	bl	800a7b6 <USBH_SetCfg>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	f040 80d5 	bne.w	800a0ea <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2209      	movs	r2, #9
 8009f44:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009f46:	e0d0      	b.n	800a0ea <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8009f4e:	f003 0320 	and.w	r3, r3, #32
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d016      	beq.n	8009f84 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8009f56:	2101      	movs	r1, #1
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f000 fc4f 	bl	800a7fc <USBH_SetFeature>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009f62:	7bbb      	ldrb	r3, [r7, #14]
 8009f64:	b2db      	uxtb	r3, r3
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d103      	bne.n	8009f72 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	220a      	movs	r2, #10
 8009f6e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009f70:	e0bd      	b.n	800a0ee <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 8009f72:	7bbb      	ldrb	r3, [r7, #14]
 8009f74:	b2db      	uxtb	r3, r3
 8009f76:	2b03      	cmp	r3, #3
 8009f78:	f040 80b9 	bne.w	800a0ee <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	220a      	movs	r2, #10
 8009f80:	701a      	strb	r2, [r3, #0]
      break;
 8009f82:	e0b4      	b.n	800a0ee <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	220a      	movs	r2, #10
 8009f88:	701a      	strb	r2, [r3, #0]
      break;
 8009f8a:	e0b0      	b.n	800a0ee <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	f000 80ad 	beq.w	800a0f2 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	73fb      	strb	r3, [r7, #15]
 8009fa4:	e016      	b.n	8009fd4 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009fa6:	7bfa      	ldrb	r2, [r7, #15]
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	32de      	adds	r2, #222	@ 0xde
 8009fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fb0:	791a      	ldrb	r2, [r3, #4]
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d108      	bne.n	8009fce <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009fbc:	7bfa      	ldrb	r2, [r7, #15]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	32de      	adds	r2, #222	@ 0xde
 8009fc2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8009fcc:	e005      	b.n	8009fda <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009fce:	7bfb      	ldrb	r3, [r7, #15]
 8009fd0:	3301      	adds	r3, #1
 8009fd2:	73fb      	strb	r3, [r7, #15]
 8009fd4:	7bfb      	ldrb	r3, [r7, #15]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d0e5      	beq.n	8009fa6 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d016      	beq.n	800a012 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009fea:	689b      	ldr	r3, [r3, #8]
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	4798      	blx	r3
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d109      	bne.n	800a00a <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2206      	movs	r2, #6
 8009ffa:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a002:	2103      	movs	r1, #3
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a008:	e073      	b.n	800a0f2 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	220d      	movs	r2, #13
 800a00e:	701a      	strb	r2, [r3, #0]
      break;
 800a010:	e06f      	b.n	800a0f2 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	220d      	movs	r2, #13
 800a016:	701a      	strb	r2, [r3, #0]
      break;
 800a018:	e06b      	b.n	800a0f2 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a020:	2b00      	cmp	r3, #0
 800a022:	d017      	beq.n	800a054 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a02a:	691b      	ldr	r3, [r3, #16]
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	4798      	blx	r3
 800a030:	4603      	mov	r3, r0
 800a032:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a034:	7bbb      	ldrb	r3, [r7, #14]
 800a036:	b2db      	uxtb	r3, r3
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d103      	bne.n	800a044 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	220b      	movs	r2, #11
 800a040:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a042:	e058      	b.n	800a0f6 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800a044:	7bbb      	ldrb	r3, [r7, #14]
 800a046:	b2db      	uxtb	r3, r3
 800a048:	2b02      	cmp	r3, #2
 800a04a:	d154      	bne.n	800a0f6 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	220d      	movs	r2, #13
 800a050:	701a      	strb	r2, [r3, #0]
      break;
 800a052:	e050      	b.n	800a0f6 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	220d      	movs	r2, #13
 800a058:	701a      	strb	r2, [r3, #0]
      break;
 800a05a:	e04c      	b.n	800a0f6 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a062:	2b00      	cmp	r3, #0
 800a064:	d049      	beq.n	800a0fa <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a06c:	695b      	ldr	r3, [r3, #20]
 800a06e:	6878      	ldr	r0, [r7, #4]
 800a070:	4798      	blx	r3
      }
      break;
 800a072:	e042      	b.n	800a0fa <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2200      	movs	r2, #0
 800a078:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f7ff fd4b 	bl	8009b18 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d009      	beq.n	800a0a0 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a092:	68db      	ldr	r3, [r3, #12]
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2200      	movs	r2, #0
 800a09c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d005      	beq.n	800a0b6 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a0b0:	2105      	movs	r1, #5
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800a0bc:	b2db      	uxtb	r3, r3
 800a0be:	2b01      	cmp	r3, #1
 800a0c0:	d107      	bne.n	800a0d2 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f7ff fe21 	bl	8009d12 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a0d0:	e014      	b.n	800a0fc <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f001 fb20 	bl	800b718 <USBH_LL_Start>
      break;
 800a0d8:	e010      	b.n	800a0fc <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800a0da:	bf00      	nop
 800a0dc:	e00e      	b.n	800a0fc <USBH_Process+0x3c8>
      break;
 800a0de:	bf00      	nop
 800a0e0:	e00c      	b.n	800a0fc <USBH_Process+0x3c8>
      break;
 800a0e2:	bf00      	nop
 800a0e4:	e00a      	b.n	800a0fc <USBH_Process+0x3c8>
    break;
 800a0e6:	bf00      	nop
 800a0e8:	e008      	b.n	800a0fc <USBH_Process+0x3c8>
      break;
 800a0ea:	bf00      	nop
 800a0ec:	e006      	b.n	800a0fc <USBH_Process+0x3c8>
      break;
 800a0ee:	bf00      	nop
 800a0f0:	e004      	b.n	800a0fc <USBH_Process+0x3c8>
      break;
 800a0f2:	bf00      	nop
 800a0f4:	e002      	b.n	800a0fc <USBH_Process+0x3c8>
      break;
 800a0f6:	bf00      	nop
 800a0f8:	e000      	b.n	800a0fc <USBH_Process+0x3c8>
      break;
 800a0fa:	bf00      	nop
  }
  return USBH_OK;
 800a0fc:	2300      	movs	r3, #0
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3710      	adds	r7, #16
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}
 800a106:	bf00      	nop

0800a108 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b088      	sub	sp, #32
 800a10c:	af04      	add	r7, sp, #16
 800a10e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a110:	2301      	movs	r3, #1
 800a112:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800a114:	2301      	movs	r3, #1
 800a116:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	785b      	ldrb	r3, [r3, #1]
 800a11c:	2b07      	cmp	r3, #7
 800a11e:	f200 81bd 	bhi.w	800a49c <USBH_HandleEnum+0x394>
 800a122:	a201      	add	r2, pc, #4	@ (adr r2, 800a128 <USBH_HandleEnum+0x20>)
 800a124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a128:	0800a149 	.word	0x0800a149
 800a12c:	0800a203 	.word	0x0800a203
 800a130:	0800a26d 	.word	0x0800a26d
 800a134:	0800a2f7 	.word	0x0800a2f7
 800a138:	0800a361 	.word	0x0800a361
 800a13c:	0800a3d1 	.word	0x0800a3d1
 800a140:	0800a417 	.word	0x0800a417
 800a144:	0800a45d 	.word	0x0800a45d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800a148:	2108      	movs	r1, #8
 800a14a:	6878      	ldr	r0, [r7, #4]
 800a14c:	f000 fa50 	bl	800a5f0 <USBH_Get_DevDesc>
 800a150:	4603      	mov	r3, r0
 800a152:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a154:	7bbb      	ldrb	r3, [r7, #14]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d12e      	bne.n	800a1b8 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2201      	movs	r2, #1
 800a168:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	7919      	ldrb	r1, [r3, #4]
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a17a:	687a      	ldr	r2, [r7, #4]
 800a17c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a17e:	9202      	str	r2, [sp, #8]
 800a180:	2200      	movs	r2, #0
 800a182:	9201      	str	r2, [sp, #4]
 800a184:	9300      	str	r3, [sp, #0]
 800a186:	4603      	mov	r3, r0
 800a188:	2280      	movs	r2, #128	@ 0x80
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f001 f8e2 	bl	800b354 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	7959      	ldrb	r1, [r3, #5]
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a1a0:	687a      	ldr	r2, [r7, #4]
 800a1a2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a1a4:	9202      	str	r2, [sp, #8]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	9201      	str	r2, [sp, #4]
 800a1aa:	9300      	str	r3, [sp, #0]
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f001 f8cf 	bl	800b354 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a1b6:	e173      	b.n	800a4a0 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a1b8:	7bbb      	ldrb	r3, [r7, #14]
 800a1ba:	2b03      	cmp	r3, #3
 800a1bc:	f040 8170 	bne.w	800a4a0 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a1c6:	3301      	adds	r3, #1
 800a1c8:	b2da      	uxtb	r2, r3
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a1d6:	2b03      	cmp	r3, #3
 800a1d8:	d903      	bls.n	800a1e2 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	220d      	movs	r2, #13
 800a1de:	701a      	strb	r2, [r3, #0]
      break;
 800a1e0:	e15e      	b.n	800a4a0 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	795b      	ldrb	r3, [r3, #5]
 800a1e6:	4619      	mov	r1, r3
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f001 f903 	bl	800b3f4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	791b      	ldrb	r3, [r3, #4]
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f001 f8fd 	bl	800b3f4 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	701a      	strb	r2, [r3, #0]
      break;
 800a200:	e14e      	b.n	800a4a0 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a202:	2112      	movs	r1, #18
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f000 f9f3 	bl	800a5f0 <USBH_Get_DevDesc>
 800a20a:	4603      	mov	r3, r0
 800a20c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a20e:	7bbb      	ldrb	r3, [r7, #14]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d103      	bne.n	800a21c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2202      	movs	r2, #2
 800a218:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a21a:	e143      	b.n	800a4a4 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a21c:	7bbb      	ldrb	r3, [r7, #14]
 800a21e:	2b03      	cmp	r3, #3
 800a220:	f040 8140 	bne.w	800a4a4 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a22a:	3301      	adds	r3, #1
 800a22c:	b2da      	uxtb	r2, r3
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a23a:	2b03      	cmp	r3, #3
 800a23c:	d903      	bls.n	800a246 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	220d      	movs	r2, #13
 800a242:	701a      	strb	r2, [r3, #0]
      break;
 800a244:	e12e      	b.n	800a4a4 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	795b      	ldrb	r3, [r3, #5]
 800a24a:	4619      	mov	r1, r3
 800a24c:	6878      	ldr	r0, [r7, #4]
 800a24e:	f001 f8d1 	bl	800b3f4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	791b      	ldrb	r3, [r3, #4]
 800a256:	4619      	mov	r1, r3
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f001 f8cb 	bl	800b3f4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2200      	movs	r2, #0
 800a262:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2200      	movs	r2, #0
 800a268:	701a      	strb	r2, [r3, #0]
      break;
 800a26a:	e11b      	b.n	800a4a4 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a26c:	2101      	movs	r1, #1
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	f000 fa7d 	bl	800a76e <USBH_SetAddress>
 800a274:	4603      	mov	r3, r0
 800a276:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a278:	7bbb      	ldrb	r3, [r7, #14]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d130      	bne.n	800a2e0 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800a27e:	2002      	movs	r0, #2
 800a280:	f001 fb9f 	bl	800b9c2 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2201      	movs	r2, #1
 800a288:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2203      	movs	r2, #3
 800a290:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	7919      	ldrb	r1, [r3, #4]
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a2a2:	687a      	ldr	r2, [r7, #4]
 800a2a4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a2a6:	9202      	str	r2, [sp, #8]
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	9201      	str	r2, [sp, #4]
 800a2ac:	9300      	str	r3, [sp, #0]
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	2280      	movs	r2, #128	@ 0x80
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f001 f84e 	bl	800b354 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	7959      	ldrb	r1, [r3, #5]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a2c8:	687a      	ldr	r2, [r7, #4]
 800a2ca:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a2cc:	9202      	str	r2, [sp, #8]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	9201      	str	r2, [sp, #4]
 800a2d2:	9300      	str	r3, [sp, #0]
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	6878      	ldr	r0, [r7, #4]
 800a2da:	f001 f83b 	bl	800b354 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a2de:	e0e3      	b.n	800a4a8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a2e0:	7bbb      	ldrb	r3, [r7, #14]
 800a2e2:	2b03      	cmp	r3, #3
 800a2e4:	f040 80e0 	bne.w	800a4a8 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	220d      	movs	r2, #13
 800a2ec:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	705a      	strb	r2, [r3, #1]
      break;
 800a2f4:	e0d8      	b.n	800a4a8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a2f6:	2109      	movs	r1, #9
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f000 f9a5 	bl	800a648 <USBH_Get_CfgDesc>
 800a2fe:	4603      	mov	r3, r0
 800a300:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a302:	7bbb      	ldrb	r3, [r7, #14]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d103      	bne.n	800a310 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2204      	movs	r2, #4
 800a30c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a30e:	e0cd      	b.n	800a4ac <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a310:	7bbb      	ldrb	r3, [r7, #14]
 800a312:	2b03      	cmp	r3, #3
 800a314:	f040 80ca 	bne.w	800a4ac <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a31e:	3301      	adds	r3, #1
 800a320:	b2da      	uxtb	r2, r3
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a32e:	2b03      	cmp	r3, #3
 800a330:	d903      	bls.n	800a33a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	220d      	movs	r2, #13
 800a336:	701a      	strb	r2, [r3, #0]
      break;
 800a338:	e0b8      	b.n	800a4ac <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	795b      	ldrb	r3, [r3, #5]
 800a33e:	4619      	mov	r1, r3
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f001 f857 	bl	800b3f4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	791b      	ldrb	r3, [r3, #4]
 800a34a:	4619      	mov	r1, r3
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f001 f851 	bl	800b3f4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2200      	movs	r2, #0
 800a356:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2200      	movs	r2, #0
 800a35c:	701a      	strb	r2, [r3, #0]
      break;
 800a35e:	e0a5      	b.n	800a4ac <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800a366:	4619      	mov	r1, r3
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	f000 f96d 	bl	800a648 <USBH_Get_CfgDesc>
 800a36e:	4603      	mov	r3, r0
 800a370:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a372:	7bbb      	ldrb	r3, [r7, #14]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d103      	bne.n	800a380 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2205      	movs	r2, #5
 800a37c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a37e:	e097      	b.n	800a4b0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a380:	7bbb      	ldrb	r3, [r7, #14]
 800a382:	2b03      	cmp	r3, #3
 800a384:	f040 8094 	bne.w	800a4b0 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a38e:	3301      	adds	r3, #1
 800a390:	b2da      	uxtb	r2, r3
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a39e:	2b03      	cmp	r3, #3
 800a3a0:	d903      	bls.n	800a3aa <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	220d      	movs	r2, #13
 800a3a6:	701a      	strb	r2, [r3, #0]
      break;
 800a3a8:	e082      	b.n	800a4b0 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	795b      	ldrb	r3, [r3, #5]
 800a3ae:	4619      	mov	r1, r3
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f001 f81f 	bl	800b3f4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	791b      	ldrb	r3, [r3, #4]
 800a3ba:	4619      	mov	r1, r3
 800a3bc:	6878      	ldr	r0, [r7, #4]
 800a3be:	f001 f819 	bl	800b3f4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	701a      	strb	r2, [r3, #0]
      break;
 800a3ce:	e06f      	b.n	800a4b0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d019      	beq.n	800a40e <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a3e6:	23ff      	movs	r3, #255	@ 0xff
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f000 f957 	bl	800a69c <USBH_Get_StringDesc>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a3f2:	7bbb      	ldrb	r3, [r7, #14]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d103      	bne.n	800a400 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2206      	movs	r2, #6
 800a3fc:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a3fe:	e059      	b.n	800a4b4 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a400:	7bbb      	ldrb	r3, [r7, #14]
 800a402:	2b03      	cmp	r3, #3
 800a404:	d156      	bne.n	800a4b4 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2206      	movs	r2, #6
 800a40a:	705a      	strb	r2, [r3, #1]
      break;
 800a40c:	e052      	b.n	800a4b4 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	2206      	movs	r2, #6
 800a412:	705a      	strb	r2, [r3, #1]
      break;
 800a414:	e04e      	b.n	800a4b4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d019      	beq.n	800a454 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a42c:	23ff      	movs	r3, #255	@ 0xff
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f000 f934 	bl	800a69c <USBH_Get_StringDesc>
 800a434:	4603      	mov	r3, r0
 800a436:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a438:	7bbb      	ldrb	r3, [r7, #14]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d103      	bne.n	800a446 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2207      	movs	r2, #7
 800a442:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a444:	e038      	b.n	800a4b8 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a446:	7bbb      	ldrb	r3, [r7, #14]
 800a448:	2b03      	cmp	r3, #3
 800a44a:	d135      	bne.n	800a4b8 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2207      	movs	r2, #7
 800a450:	705a      	strb	r2, [r3, #1]
      break;
 800a452:	e031      	b.n	800a4b8 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	2207      	movs	r2, #7
 800a458:	705a      	strb	r2, [r3, #1]
      break;
 800a45a:	e02d      	b.n	800a4b8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800a462:	2b00      	cmp	r3, #0
 800a464:	d017      	beq.n	800a496 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a472:	23ff      	movs	r3, #255	@ 0xff
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f000 f911 	bl	800a69c <USBH_Get_StringDesc>
 800a47a:	4603      	mov	r3, r0
 800a47c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a47e:	7bbb      	ldrb	r3, [r7, #14]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d102      	bne.n	800a48a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a484:	2300      	movs	r3, #0
 800a486:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a488:	e018      	b.n	800a4bc <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a48a:	7bbb      	ldrb	r3, [r7, #14]
 800a48c:	2b03      	cmp	r3, #3
 800a48e:	d115      	bne.n	800a4bc <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800a490:	2300      	movs	r3, #0
 800a492:	73fb      	strb	r3, [r7, #15]
      break;
 800a494:	e012      	b.n	800a4bc <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800a496:	2300      	movs	r3, #0
 800a498:	73fb      	strb	r3, [r7, #15]
      break;
 800a49a:	e00f      	b.n	800a4bc <USBH_HandleEnum+0x3b4>

    default:
      break;
 800a49c:	bf00      	nop
 800a49e:	e00e      	b.n	800a4be <USBH_HandleEnum+0x3b6>
      break;
 800a4a0:	bf00      	nop
 800a4a2:	e00c      	b.n	800a4be <USBH_HandleEnum+0x3b6>
      break;
 800a4a4:	bf00      	nop
 800a4a6:	e00a      	b.n	800a4be <USBH_HandleEnum+0x3b6>
      break;
 800a4a8:	bf00      	nop
 800a4aa:	e008      	b.n	800a4be <USBH_HandleEnum+0x3b6>
      break;
 800a4ac:	bf00      	nop
 800a4ae:	e006      	b.n	800a4be <USBH_HandleEnum+0x3b6>
      break;
 800a4b0:	bf00      	nop
 800a4b2:	e004      	b.n	800a4be <USBH_HandleEnum+0x3b6>
      break;
 800a4b4:	bf00      	nop
 800a4b6:	e002      	b.n	800a4be <USBH_HandleEnum+0x3b6>
      break;
 800a4b8:	bf00      	nop
 800a4ba:	e000      	b.n	800a4be <USBH_HandleEnum+0x3b6>
      break;
 800a4bc:	bf00      	nop
  }
  return Status;
 800a4be:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	3710      	adds	r7, #16
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}

0800a4c8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a4c8:	b480      	push	{r7}
 800a4ca:	b083      	sub	sp, #12
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	683a      	ldr	r2, [r7, #0]
 800a4d6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800a4da:	bf00      	nop
 800a4dc:	370c      	adds	r7, #12
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e4:	4770      	bx	lr

0800a4e6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a4e6:	b580      	push	{r7, lr}
 800a4e8:	b082      	sub	sp, #8
 800a4ea:	af00      	add	r7, sp, #0
 800a4ec:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a4f4:	1c5a      	adds	r2, r3, #1
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f000 f804 	bl	800a50a <USBH_HandleSof>
}
 800a502:	bf00      	nop
 800a504:	3708      	adds	r7, #8
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}

0800a50a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a50a:	b580      	push	{r7, lr}
 800a50c:	b082      	sub	sp, #8
 800a50e:	af00      	add	r7, sp, #0
 800a510:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	781b      	ldrb	r3, [r3, #0]
 800a516:	b2db      	uxtb	r3, r3
 800a518:	2b0b      	cmp	r3, #11
 800a51a:	d10a      	bne.n	800a532 <USBH_HandleSof+0x28>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a522:	2b00      	cmp	r3, #0
 800a524:	d005      	beq.n	800a532 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a52c:	699b      	ldr	r3, [r3, #24]
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	4798      	blx	r3
  }
}
 800a532:	bf00      	nop
 800a534:	3708      	adds	r7, #8
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}

0800a53a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a53a:	b480      	push	{r7}
 800a53c:	b083      	sub	sp, #12
 800a53e:	af00      	add	r7, sp, #0
 800a540:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2201      	movs	r2, #1
 800a546:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800a54a:	bf00      	nop
}
 800a54c:	370c      	adds	r7, #12
 800a54e:	46bd      	mov	sp, r7
 800a550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a554:	4770      	bx	lr

0800a556 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a556:	b480      	push	{r7}
 800a558:	b083      	sub	sp, #12
 800a55a:	af00      	add	r7, sp, #0
 800a55c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2200      	movs	r2, #0
 800a562:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2201      	movs	r2, #1
 800a56a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800a56e:	bf00      	nop
}
 800a570:	370c      	adds	r7, #12
 800a572:	46bd      	mov	sp, r7
 800a574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a578:	4770      	bx	lr

0800a57a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a57a:	b480      	push	{r7}
 800a57c:	b083      	sub	sp, #12
 800a57e:	af00      	add	r7, sp, #0
 800a580:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2201      	movs	r2, #1
 800a586:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2200      	movs	r2, #0
 800a58e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2200      	movs	r2, #0
 800a596:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800a59a:	2300      	movs	r3, #0
}
 800a59c:	4618      	mov	r0, r3
 800a59e:	370c      	adds	r7, #12
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a6:	4770      	bx	lr

0800a5a8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b082      	sub	sp, #8
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f001 f8c0 	bl	800b74e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	791b      	ldrb	r3, [r3, #4]
 800a5d2:	4619      	mov	r1, r3
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f000 ff0d 	bl	800b3f4 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	795b      	ldrb	r3, [r3, #5]
 800a5de:	4619      	mov	r1, r3
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f000 ff07 	bl	800b3f4 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800a5e6:	2300      	movs	r3, #0
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3708      	adds	r7, #8
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}

0800a5f0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b086      	sub	sp, #24
 800a5f4:	af02      	add	r7, sp, #8
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	460b      	mov	r3, r1
 800a5fa:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800a5fc:	887b      	ldrh	r3, [r7, #2]
 800a5fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a602:	d901      	bls.n	800a608 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a604:	2303      	movs	r3, #3
 800a606:	e01b      	b.n	800a640 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a60e:	887b      	ldrh	r3, [r7, #2]
 800a610:	9300      	str	r3, [sp, #0]
 800a612:	4613      	mov	r3, r2
 800a614:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a618:	2100      	movs	r1, #0
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 f872 	bl	800a704 <USBH_GetDescriptor>
 800a620:	4603      	mov	r3, r0
 800a622:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800a624:	7bfb      	ldrb	r3, [r7, #15]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d109      	bne.n	800a63e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a630:	887a      	ldrh	r2, [r7, #2]
 800a632:	4619      	mov	r1, r3
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f000 f929 	bl	800a88c <USBH_ParseDevDesc>
 800a63a:	4603      	mov	r3, r0
 800a63c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a63e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a640:	4618      	mov	r0, r3
 800a642:	3710      	adds	r7, #16
 800a644:	46bd      	mov	sp, r7
 800a646:	bd80      	pop	{r7, pc}

0800a648 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b086      	sub	sp, #24
 800a64c:	af02      	add	r7, sp, #8
 800a64e:	6078      	str	r0, [r7, #4]
 800a650:	460b      	mov	r3, r1
 800a652:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	331c      	adds	r3, #28
 800a658:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800a65a:	887b      	ldrh	r3, [r7, #2]
 800a65c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a660:	d901      	bls.n	800a666 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a662:	2303      	movs	r3, #3
 800a664:	e016      	b.n	800a694 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a666:	887b      	ldrh	r3, [r7, #2]
 800a668:	9300      	str	r3, [sp, #0]
 800a66a:	68bb      	ldr	r3, [r7, #8]
 800a66c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a670:	2100      	movs	r1, #0
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	f000 f846 	bl	800a704 <USBH_GetDescriptor>
 800a678:	4603      	mov	r3, r0
 800a67a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800a67c:	7bfb      	ldrb	r3, [r7, #15]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d107      	bne.n	800a692 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800a682:	887b      	ldrh	r3, [r7, #2]
 800a684:	461a      	mov	r2, r3
 800a686:	68b9      	ldr	r1, [r7, #8]
 800a688:	6878      	ldr	r0, [r7, #4]
 800a68a:	f000 f9af 	bl	800a9ec <USBH_ParseCfgDesc>
 800a68e:	4603      	mov	r3, r0
 800a690:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a692:	7bfb      	ldrb	r3, [r7, #15]
}
 800a694:	4618      	mov	r0, r3
 800a696:	3710      	adds	r7, #16
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd80      	pop	{r7, pc}

0800a69c <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b088      	sub	sp, #32
 800a6a0:	af02      	add	r7, sp, #8
 800a6a2:	60f8      	str	r0, [r7, #12]
 800a6a4:	607a      	str	r2, [r7, #4]
 800a6a6:	461a      	mov	r2, r3
 800a6a8:	460b      	mov	r3, r1
 800a6aa:	72fb      	strb	r3, [r7, #11]
 800a6ac:	4613      	mov	r3, r2
 800a6ae:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800a6b0:	893b      	ldrh	r3, [r7, #8]
 800a6b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6b6:	d802      	bhi.n	800a6be <USBH_Get_StringDesc+0x22>
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d101      	bne.n	800a6c2 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a6be:	2303      	movs	r3, #3
 800a6c0:	e01c      	b.n	800a6fc <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800a6c2:	7afb      	ldrb	r3, [r7, #11]
 800a6c4:	b29b      	uxth	r3, r3
 800a6c6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800a6ca:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a6d2:	893b      	ldrh	r3, [r7, #8]
 800a6d4:	9300      	str	r3, [sp, #0]
 800a6d6:	460b      	mov	r3, r1
 800a6d8:	2100      	movs	r1, #0
 800a6da:	68f8      	ldr	r0, [r7, #12]
 800a6dc:	f000 f812 	bl	800a704 <USBH_GetDescriptor>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800a6e4:	7dfb      	ldrb	r3, [r7, #23]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d107      	bne.n	800a6fa <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a6f0:	893a      	ldrh	r2, [r7, #8]
 800a6f2:	6879      	ldr	r1, [r7, #4]
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	f000 fb8c 	bl	800ae12 <USBH_ParseStringDesc>
  }

  return status;
 800a6fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	3718      	adds	r7, #24
 800a700:	46bd      	mov	sp, r7
 800a702:	bd80      	pop	{r7, pc}

0800a704 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b084      	sub	sp, #16
 800a708:	af00      	add	r7, sp, #0
 800a70a:	60f8      	str	r0, [r7, #12]
 800a70c:	607b      	str	r3, [r7, #4]
 800a70e:	460b      	mov	r3, r1
 800a710:	72fb      	strb	r3, [r7, #11]
 800a712:	4613      	mov	r3, r2
 800a714:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	789b      	ldrb	r3, [r3, #2]
 800a71a:	2b01      	cmp	r3, #1
 800a71c:	d11c      	bne.n	800a758 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a71e:	7afb      	ldrb	r3, [r7, #11]
 800a720:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a724:	b2da      	uxtb	r2, r3
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	2206      	movs	r2, #6
 800a72e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	893a      	ldrh	r2, [r7, #8]
 800a734:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a736:	893b      	ldrh	r3, [r7, #8]
 800a738:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a73c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a740:	d104      	bne.n	800a74c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	f240 4209 	movw	r2, #1033	@ 0x409
 800a748:	829a      	strh	r2, [r3, #20]
 800a74a:	e002      	b.n	800a752 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	2200      	movs	r2, #0
 800a750:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	8b3a      	ldrh	r2, [r7, #24]
 800a756:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a758:	8b3b      	ldrh	r3, [r7, #24]
 800a75a:	461a      	mov	r2, r3
 800a75c:	6879      	ldr	r1, [r7, #4]
 800a75e:	68f8      	ldr	r0, [r7, #12]
 800a760:	f000 fba4 	bl	800aeac <USBH_CtlReq>
 800a764:	4603      	mov	r3, r0
}
 800a766:	4618      	mov	r0, r3
 800a768:	3710      	adds	r7, #16
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}

0800a76e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a76e:	b580      	push	{r7, lr}
 800a770:	b082      	sub	sp, #8
 800a772:	af00      	add	r7, sp, #0
 800a774:	6078      	str	r0, [r7, #4]
 800a776:	460b      	mov	r3, r1
 800a778:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	789b      	ldrb	r3, [r3, #2]
 800a77e:	2b01      	cmp	r3, #1
 800a780:	d10f      	bne.n	800a7a2 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2200      	movs	r2, #0
 800a786:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2205      	movs	r2, #5
 800a78c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a78e:	78fb      	ldrb	r3, [r7, #3]
 800a790:	b29a      	uxth	r2, r3
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	2200      	movs	r2, #0
 800a79a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2200      	movs	r2, #0
 800a7a0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	2100      	movs	r1, #0
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f000 fb80 	bl	800aeac <USBH_CtlReq>
 800a7ac:	4603      	mov	r3, r0
}
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	3708      	adds	r7, #8
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}

0800a7b6 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a7b6:	b580      	push	{r7, lr}
 800a7b8:	b082      	sub	sp, #8
 800a7ba:	af00      	add	r7, sp, #0
 800a7bc:	6078      	str	r0, [r7, #4]
 800a7be:	460b      	mov	r3, r1
 800a7c0:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	789b      	ldrb	r3, [r3, #2]
 800a7c6:	2b01      	cmp	r3, #1
 800a7c8:	d10e      	bne.n	800a7e8 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2209      	movs	r2, #9
 800a7d4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	887a      	ldrh	r2, [r7, #2]
 800a7da:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	2200      	movs	r2, #0
 800a7e0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	2100      	movs	r1, #0
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f000 fb5d 	bl	800aeac <USBH_CtlReq>
 800a7f2:	4603      	mov	r3, r0
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	3708      	adds	r7, #8
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}

0800a7fc <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	460b      	mov	r3, r1
 800a806:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	789b      	ldrb	r3, [r3, #2]
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d10f      	bne.n	800a830 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2200      	movs	r2, #0
 800a814:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2203      	movs	r2, #3
 800a81a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a81c:	78fb      	ldrb	r3, [r7, #3]
 800a81e:	b29a      	uxth	r2, r3
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2200      	movs	r2, #0
 800a828:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2200      	movs	r2, #0
 800a82e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a830:	2200      	movs	r2, #0
 800a832:	2100      	movs	r1, #0
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f000 fb39 	bl	800aeac <USBH_CtlReq>
 800a83a:	4603      	mov	r3, r0
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3708      	adds	r7, #8
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}

0800a844 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b082      	sub	sp, #8
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
 800a84c:	460b      	mov	r3, r1
 800a84e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	789b      	ldrb	r3, [r3, #2]
 800a854:	2b01      	cmp	r3, #1
 800a856:	d10f      	bne.n	800a878 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2202      	movs	r2, #2
 800a85c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2201      	movs	r2, #1
 800a862:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2200      	movs	r2, #0
 800a868:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a86a:	78fb      	ldrb	r3, [r7, #3]
 800a86c:	b29a      	uxth	r2, r3
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2200      	movs	r2, #0
 800a876:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a878:	2200      	movs	r2, #0
 800a87a:	2100      	movs	r1, #0
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f000 fb15 	bl	800aeac <USBH_CtlReq>
 800a882:	4603      	mov	r3, r0
}
 800a884:	4618      	mov	r0, r3
 800a886:	3708      	adds	r7, #8
 800a888:	46bd      	mov	sp, r7
 800a88a:	bd80      	pop	{r7, pc}

0800a88c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b087      	sub	sp, #28
 800a890:	af00      	add	r7, sp, #0
 800a892:	60f8      	str	r0, [r7, #12]
 800a894:	60b9      	str	r1, [r7, #8]
 800a896:	4613      	mov	r3, r2
 800a898:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800a8a0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d101      	bne.n	800a8b0 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800a8ac:	2302      	movs	r3, #2
 800a8ae:	e094      	b.n	800a9da <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	781a      	ldrb	r2, [r3, #0]
 800a8b4:	693b      	ldr	r3, [r7, #16]
 800a8b6:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800a8b8:	68bb      	ldr	r3, [r7, #8]
 800a8ba:	785a      	ldrb	r2, [r3, #1]
 800a8bc:	693b      	ldr	r3, [r7, #16]
 800a8be:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	3302      	adds	r3, #2
 800a8c4:	781b      	ldrb	r3, [r3, #0]
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	3303      	adds	r3, #3
 800a8cc:	781b      	ldrb	r3, [r3, #0]
 800a8ce:	021b      	lsls	r3, r3, #8
 800a8d0:	b29b      	uxth	r3, r3
 800a8d2:	4313      	orrs	r3, r2
 800a8d4:	b29a      	uxth	r2, r3
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	791a      	ldrb	r2, [r3, #4]
 800a8de:	693b      	ldr	r3, [r7, #16]
 800a8e0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	795a      	ldrb	r2, [r3, #5]
 800a8e6:	693b      	ldr	r3, [r7, #16]
 800a8e8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	799a      	ldrb	r2, [r3, #6]
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	79da      	ldrb	r2, [r3, #7]
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a900:	2b00      	cmp	r3, #0
 800a902:	d004      	beq.n	800a90e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a90a:	2b01      	cmp	r3, #1
 800a90c:	d11b      	bne.n	800a946 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800a90e:	693b      	ldr	r3, [r7, #16]
 800a910:	79db      	ldrb	r3, [r3, #7]
 800a912:	2b20      	cmp	r3, #32
 800a914:	dc0f      	bgt.n	800a936 <USBH_ParseDevDesc+0xaa>
 800a916:	2b08      	cmp	r3, #8
 800a918:	db0f      	blt.n	800a93a <USBH_ParseDevDesc+0xae>
 800a91a:	3b08      	subs	r3, #8
 800a91c:	4a32      	ldr	r2, [pc, #200]	@ (800a9e8 <USBH_ParseDevDesc+0x15c>)
 800a91e:	fa22 f303 	lsr.w	r3, r2, r3
 800a922:	f003 0301 	and.w	r3, r3, #1
 800a926:	2b00      	cmp	r3, #0
 800a928:	bf14      	ite	ne
 800a92a:	2301      	movne	r3, #1
 800a92c:	2300      	moveq	r3, #0
 800a92e:	b2db      	uxtb	r3, r3
 800a930:	2b00      	cmp	r3, #0
 800a932:	d106      	bne.n	800a942 <USBH_ParseDevDesc+0xb6>
 800a934:	e001      	b.n	800a93a <USBH_ParseDevDesc+0xae>
 800a936:	2b40      	cmp	r3, #64	@ 0x40
 800a938:	d003      	beq.n	800a942 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800a93a:	693b      	ldr	r3, [r7, #16]
 800a93c:	2208      	movs	r2, #8
 800a93e:	71da      	strb	r2, [r3, #7]
        break;
 800a940:	e000      	b.n	800a944 <USBH_ParseDevDesc+0xb8>
        break;
 800a942:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800a944:	e00e      	b.n	800a964 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a94c:	2b02      	cmp	r3, #2
 800a94e:	d107      	bne.n	800a960 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800a950:	693b      	ldr	r3, [r7, #16]
 800a952:	79db      	ldrb	r3, [r3, #7]
 800a954:	2b08      	cmp	r3, #8
 800a956:	d005      	beq.n	800a964 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800a958:	693b      	ldr	r3, [r7, #16]
 800a95a:	2208      	movs	r2, #8
 800a95c:	71da      	strb	r2, [r3, #7]
 800a95e:	e001      	b.n	800a964 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a960:	2303      	movs	r3, #3
 800a962:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800a964:	88fb      	ldrh	r3, [r7, #6]
 800a966:	2b08      	cmp	r3, #8
 800a968:	d936      	bls.n	800a9d8 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	3308      	adds	r3, #8
 800a96e:	781b      	ldrb	r3, [r3, #0]
 800a970:	461a      	mov	r2, r3
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	3309      	adds	r3, #9
 800a976:	781b      	ldrb	r3, [r3, #0]
 800a978:	021b      	lsls	r3, r3, #8
 800a97a:	b29b      	uxth	r3, r3
 800a97c:	4313      	orrs	r3, r2
 800a97e:	b29a      	uxth	r2, r3
 800a980:	693b      	ldr	r3, [r7, #16]
 800a982:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	330a      	adds	r3, #10
 800a988:	781b      	ldrb	r3, [r3, #0]
 800a98a:	461a      	mov	r2, r3
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	330b      	adds	r3, #11
 800a990:	781b      	ldrb	r3, [r3, #0]
 800a992:	021b      	lsls	r3, r3, #8
 800a994:	b29b      	uxth	r3, r3
 800a996:	4313      	orrs	r3, r2
 800a998:	b29a      	uxth	r2, r3
 800a99a:	693b      	ldr	r3, [r7, #16]
 800a99c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	330c      	adds	r3, #12
 800a9a2:	781b      	ldrb	r3, [r3, #0]
 800a9a4:	461a      	mov	r2, r3
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	330d      	adds	r3, #13
 800a9aa:	781b      	ldrb	r3, [r3, #0]
 800a9ac:	021b      	lsls	r3, r3, #8
 800a9ae:	b29b      	uxth	r3, r3
 800a9b0:	4313      	orrs	r3, r2
 800a9b2:	b29a      	uxth	r2, r3
 800a9b4:	693b      	ldr	r3, [r7, #16]
 800a9b6:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800a9b8:	68bb      	ldr	r3, [r7, #8]
 800a9ba:	7b9a      	ldrb	r2, [r3, #14]
 800a9bc:	693b      	ldr	r3, [r7, #16]
 800a9be:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	7bda      	ldrb	r2, [r3, #15]
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	7c1a      	ldrb	r2, [r3, #16]
 800a9cc:	693b      	ldr	r3, [r7, #16]
 800a9ce:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	7c5a      	ldrb	r2, [r3, #17]
 800a9d4:	693b      	ldr	r3, [r7, #16]
 800a9d6:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800a9d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9da:	4618      	mov	r0, r3
 800a9dc:	371c      	adds	r7, #28
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e4:	4770      	bx	lr
 800a9e6:	bf00      	nop
 800a9e8:	01000101 	.word	0x01000101

0800a9ec <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b08c      	sub	sp, #48	@ 0x30
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	60f8      	str	r0, [r7, #12]
 800a9f4:	60b9      	str	r1, [r7, #8]
 800a9f6:	4613      	mov	r3, r2
 800a9f8:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800aa00:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800aa02:	2300      	movs	r3, #0
 800aa04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d101      	bne.n	800aa1e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800aa1a:	2302      	movs	r3, #2
 800aa1c:	e0de      	b.n	800abdc <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800aa22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa24:	781b      	ldrb	r3, [r3, #0]
 800aa26:	2b09      	cmp	r3, #9
 800aa28:	d002      	beq.n	800aa30 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800aa2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa2c:	2209      	movs	r2, #9
 800aa2e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	781a      	ldrb	r2, [r3, #0]
 800aa34:	6a3b      	ldr	r3, [r7, #32]
 800aa36:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	785a      	ldrb	r2, [r3, #1]
 800aa3c:	6a3b      	ldr	r3, [r7, #32]
 800aa3e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	3302      	adds	r3, #2
 800aa44:	781b      	ldrb	r3, [r3, #0]
 800aa46:	461a      	mov	r2, r3
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	3303      	adds	r3, #3
 800aa4c:	781b      	ldrb	r3, [r3, #0]
 800aa4e:	021b      	lsls	r3, r3, #8
 800aa50:	b29b      	uxth	r3, r3
 800aa52:	4313      	orrs	r3, r2
 800aa54:	b29b      	uxth	r3, r3
 800aa56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa5a:	bf28      	it	cs
 800aa5c:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800aa60:	b29a      	uxth	r2, r3
 800aa62:	6a3b      	ldr	r3, [r7, #32]
 800aa64:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	791a      	ldrb	r2, [r3, #4]
 800aa6a:	6a3b      	ldr	r3, [r7, #32]
 800aa6c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	795a      	ldrb	r2, [r3, #5]
 800aa72:	6a3b      	ldr	r3, [r7, #32]
 800aa74:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	799a      	ldrb	r2, [r3, #6]
 800aa7a:	6a3b      	ldr	r3, [r7, #32]
 800aa7c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	79da      	ldrb	r2, [r3, #7]
 800aa82:	6a3b      	ldr	r3, [r7, #32]
 800aa84:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	7a1a      	ldrb	r2, [r3, #8]
 800aa8a:	6a3b      	ldr	r3, [r7, #32]
 800aa8c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800aa8e:	88fb      	ldrh	r3, [r7, #6]
 800aa90:	2b09      	cmp	r3, #9
 800aa92:	f240 80a1 	bls.w	800abd8 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800aa96:	2309      	movs	r3, #9
 800aa98:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800aa9e:	e085      	b.n	800abac <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800aaa0:	f107 0316 	add.w	r3, r7, #22
 800aaa4:	4619      	mov	r1, r3
 800aaa6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aaa8:	f000 f9e6 	bl	800ae78 <USBH_GetNextDesc>
 800aaac:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800aaae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aab0:	785b      	ldrb	r3, [r3, #1]
 800aab2:	2b04      	cmp	r3, #4
 800aab4:	d17a      	bne.n	800abac <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800aab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aab8:	781b      	ldrb	r3, [r3, #0]
 800aaba:	2b09      	cmp	r3, #9
 800aabc:	d002      	beq.n	800aac4 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800aabe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aac0:	2209      	movs	r2, #9
 800aac2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800aac4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aac8:	221a      	movs	r2, #26
 800aaca:	fb02 f303 	mul.w	r3, r2, r3
 800aace:	3308      	adds	r3, #8
 800aad0:	6a3a      	ldr	r2, [r7, #32]
 800aad2:	4413      	add	r3, r2
 800aad4:	3302      	adds	r3, #2
 800aad6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800aad8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aada:	69f8      	ldr	r0, [r7, #28]
 800aadc:	f000 f882 	bl	800abe4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800aae0:	2300      	movs	r3, #0
 800aae2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800aae6:	2300      	movs	r3, #0
 800aae8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800aaea:	e043      	b.n	800ab74 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800aaec:	f107 0316 	add.w	r3, r7, #22
 800aaf0:	4619      	mov	r1, r3
 800aaf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aaf4:	f000 f9c0 	bl	800ae78 <USBH_GetNextDesc>
 800aaf8:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800aafa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aafc:	785b      	ldrb	r3, [r3, #1]
 800aafe:	2b05      	cmp	r3, #5
 800ab00:	d138      	bne.n	800ab74 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800ab02:	69fb      	ldr	r3, [r7, #28]
 800ab04:	795b      	ldrb	r3, [r3, #5]
 800ab06:	2b01      	cmp	r3, #1
 800ab08:	d113      	bne.n	800ab32 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800ab0a:	69fb      	ldr	r3, [r7, #28]
 800ab0c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800ab0e:	2b02      	cmp	r3, #2
 800ab10:	d003      	beq.n	800ab1a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800ab12:	69fb      	ldr	r3, [r7, #28]
 800ab14:	799b      	ldrb	r3, [r3, #6]
 800ab16:	2b03      	cmp	r3, #3
 800ab18:	d10b      	bne.n	800ab32 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ab1a:	69fb      	ldr	r3, [r7, #28]
 800ab1c:	79db      	ldrb	r3, [r3, #7]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d10b      	bne.n	800ab3a <USBH_ParseCfgDesc+0x14e>
 800ab22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab24:	781b      	ldrb	r3, [r3, #0]
 800ab26:	2b09      	cmp	r3, #9
 800ab28:	d007      	beq.n	800ab3a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800ab2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab2c:	2209      	movs	r2, #9
 800ab2e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ab30:	e003      	b.n	800ab3a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800ab32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab34:	2207      	movs	r2, #7
 800ab36:	701a      	strb	r2, [r3, #0]
 800ab38:	e000      	b.n	800ab3c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ab3a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800ab3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ab40:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ab44:	3201      	adds	r2, #1
 800ab46:	00d2      	lsls	r2, r2, #3
 800ab48:	211a      	movs	r1, #26
 800ab4a:	fb01 f303 	mul.w	r3, r1, r3
 800ab4e:	4413      	add	r3, r2
 800ab50:	3308      	adds	r3, #8
 800ab52:	6a3a      	ldr	r2, [r7, #32]
 800ab54:	4413      	add	r3, r2
 800ab56:	3304      	adds	r3, #4
 800ab58:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800ab5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab5c:	69b9      	ldr	r1, [r7, #24]
 800ab5e:	68f8      	ldr	r0, [r7, #12]
 800ab60:	f000 f86f 	bl	800ac42 <USBH_ParseEPDesc>
 800ab64:	4603      	mov	r3, r0
 800ab66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800ab6a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ab6e:	3301      	adds	r3, #1
 800ab70:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ab74:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ab78:	2b01      	cmp	r3, #1
 800ab7a:	d80a      	bhi.n	800ab92 <USBH_ParseCfgDesc+0x1a6>
 800ab7c:	69fb      	ldr	r3, [r7, #28]
 800ab7e:	791b      	ldrb	r3, [r3, #4]
 800ab80:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ab84:	429a      	cmp	r2, r3
 800ab86:	d204      	bcs.n	800ab92 <USBH_ParseCfgDesc+0x1a6>
 800ab88:	6a3b      	ldr	r3, [r7, #32]
 800ab8a:	885a      	ldrh	r2, [r3, #2]
 800ab8c:	8afb      	ldrh	r3, [r7, #22]
 800ab8e:	429a      	cmp	r2, r3
 800ab90:	d8ac      	bhi.n	800aaec <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800ab92:	69fb      	ldr	r3, [r7, #28]
 800ab94:	791b      	ldrb	r3, [r3, #4]
 800ab96:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ab9a:	429a      	cmp	r2, r3
 800ab9c:	d201      	bcs.n	800aba2 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800ab9e:	2303      	movs	r3, #3
 800aba0:	e01c      	b.n	800abdc <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800aba2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aba6:	3301      	adds	r3, #1
 800aba8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800abac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	d805      	bhi.n	800abc0 <USBH_ParseCfgDesc+0x1d4>
 800abb4:	6a3b      	ldr	r3, [r7, #32]
 800abb6:	885a      	ldrh	r2, [r3, #2]
 800abb8:	8afb      	ldrh	r3, [r7, #22]
 800abba:	429a      	cmp	r2, r3
 800abbc:	f63f af70 	bhi.w	800aaa0 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800abc0:	6a3b      	ldr	r3, [r7, #32]
 800abc2:	791b      	ldrb	r3, [r3, #4]
 800abc4:	2b02      	cmp	r3, #2
 800abc6:	bf28      	it	cs
 800abc8:	2302      	movcs	r3, #2
 800abca:	b2db      	uxtb	r3, r3
 800abcc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800abd0:	429a      	cmp	r2, r3
 800abd2:	d201      	bcs.n	800abd8 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800abd4:	2303      	movs	r3, #3
 800abd6:	e001      	b.n	800abdc <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800abd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800abdc:	4618      	mov	r0, r3
 800abde:	3730      	adds	r7, #48	@ 0x30
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bd80      	pop	{r7, pc}

0800abe4 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800abe4:	b480      	push	{r7}
 800abe6:	b083      	sub	sp, #12
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
 800abec:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	781a      	ldrb	r2, [r3, #0]
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800abf6:	683b      	ldr	r3, [r7, #0]
 800abf8:	785a      	ldrb	r2, [r3, #1]
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	789a      	ldrb	r2, [r3, #2]
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	78da      	ldrb	r2, [r3, #3]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	791a      	ldrb	r2, [r3, #4]
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	795a      	ldrb	r2, [r3, #5]
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	799a      	ldrb	r2, [r3, #6]
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	79da      	ldrb	r2, [r3, #7]
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	7a1a      	ldrb	r2, [r3, #8]
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	721a      	strb	r2, [r3, #8]
}
 800ac36:	bf00      	nop
 800ac38:	370c      	adds	r7, #12
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac40:	4770      	bx	lr

0800ac42 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800ac42:	b480      	push	{r7}
 800ac44:	b087      	sub	sp, #28
 800ac46:	af00      	add	r7, sp, #0
 800ac48:	60f8      	str	r0, [r7, #12]
 800ac4a:	60b9      	str	r1, [r7, #8]
 800ac4c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	781a      	ldrb	r2, [r3, #0]
 800ac56:	68bb      	ldr	r3, [r7, #8]
 800ac58:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	785a      	ldrb	r2, [r3, #1]
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	789a      	ldrb	r2, [r3, #2]
 800ac66:	68bb      	ldr	r3, [r7, #8]
 800ac68:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	78da      	ldrb	r2, [r3, #3]
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	3304      	adds	r3, #4
 800ac76:	781b      	ldrb	r3, [r3, #0]
 800ac78:	461a      	mov	r2, r3
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	3305      	adds	r3, #5
 800ac7e:	781b      	ldrb	r3, [r3, #0]
 800ac80:	021b      	lsls	r3, r3, #8
 800ac82:	b29b      	uxth	r3, r3
 800ac84:	4313      	orrs	r3, r2
 800ac86:	b29a      	uxth	r2, r3
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	799a      	ldrb	r2, [r3, #6]
 800ac90:	68bb      	ldr	r3, [r7, #8]
 800ac92:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800ac94:	68bb      	ldr	r3, [r7, #8]
 800ac96:	889b      	ldrh	r3, [r3, #4]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d009      	beq.n	800acb0 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800aca0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aca4:	d804      	bhi.n	800acb0 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800acaa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800acae:	d901      	bls.n	800acb4 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800acb0:	2303      	movs	r3, #3
 800acb2:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d136      	bne.n	800ad2c <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	78db      	ldrb	r3, [r3, #3]
 800acc2:	f003 0303 	and.w	r3, r3, #3
 800acc6:	2b02      	cmp	r3, #2
 800acc8:	d108      	bne.n	800acdc <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	889b      	ldrh	r3, [r3, #4]
 800acce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800acd2:	f240 8097 	bls.w	800ae04 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800acd6:	2303      	movs	r3, #3
 800acd8:	75fb      	strb	r3, [r7, #23]
 800acda:	e093      	b.n	800ae04 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800acdc:	68bb      	ldr	r3, [r7, #8]
 800acde:	78db      	ldrb	r3, [r3, #3]
 800ace0:	f003 0303 	and.w	r3, r3, #3
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d107      	bne.n	800acf8 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	889b      	ldrh	r3, [r3, #4]
 800acec:	2b40      	cmp	r3, #64	@ 0x40
 800acee:	f240 8089 	bls.w	800ae04 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800acf2:	2303      	movs	r3, #3
 800acf4:	75fb      	strb	r3, [r7, #23]
 800acf6:	e085      	b.n	800ae04 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	78db      	ldrb	r3, [r3, #3]
 800acfc:	f003 0303 	and.w	r3, r3, #3
 800ad00:	2b01      	cmp	r3, #1
 800ad02:	d005      	beq.n	800ad10 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	78db      	ldrb	r3, [r3, #3]
 800ad08:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800ad0c:	2b03      	cmp	r3, #3
 800ad0e:	d10a      	bne.n	800ad26 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ad10:	68bb      	ldr	r3, [r7, #8]
 800ad12:	799b      	ldrb	r3, [r3, #6]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d003      	beq.n	800ad20 <USBH_ParseEPDesc+0xde>
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	799b      	ldrb	r3, [r3, #6]
 800ad1c:	2b10      	cmp	r3, #16
 800ad1e:	d970      	bls.n	800ae02 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800ad20:	2303      	movs	r3, #3
 800ad22:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ad24:	e06d      	b.n	800ae02 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ad26:	2303      	movs	r3, #3
 800ad28:	75fb      	strb	r3, [r7, #23]
 800ad2a:	e06b      	b.n	800ae04 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ad32:	2b01      	cmp	r3, #1
 800ad34:	d13c      	bne.n	800adb0 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ad36:	68bb      	ldr	r3, [r7, #8]
 800ad38:	78db      	ldrb	r3, [r3, #3]
 800ad3a:	f003 0303 	and.w	r3, r3, #3
 800ad3e:	2b02      	cmp	r3, #2
 800ad40:	d005      	beq.n	800ad4e <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	78db      	ldrb	r3, [r3, #3]
 800ad46:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d106      	bne.n	800ad5c <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ad4e:	68bb      	ldr	r3, [r7, #8]
 800ad50:	889b      	ldrh	r3, [r3, #4]
 800ad52:	2b40      	cmp	r3, #64	@ 0x40
 800ad54:	d956      	bls.n	800ae04 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ad56:	2303      	movs	r3, #3
 800ad58:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ad5a:	e053      	b.n	800ae04 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	78db      	ldrb	r3, [r3, #3]
 800ad60:	f003 0303 	and.w	r3, r3, #3
 800ad64:	2b01      	cmp	r3, #1
 800ad66:	d10e      	bne.n	800ad86 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	799b      	ldrb	r3, [r3, #6]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d007      	beq.n	800ad80 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800ad74:	2b10      	cmp	r3, #16
 800ad76:	d803      	bhi.n	800ad80 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800ad78:	68bb      	ldr	r3, [r7, #8]
 800ad7a:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800ad7c:	2b40      	cmp	r3, #64	@ 0x40
 800ad7e:	d941      	bls.n	800ae04 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ad80:	2303      	movs	r3, #3
 800ad82:	75fb      	strb	r3, [r7, #23]
 800ad84:	e03e      	b.n	800ae04 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	78db      	ldrb	r3, [r3, #3]
 800ad8a:	f003 0303 	and.w	r3, r3, #3
 800ad8e:	2b03      	cmp	r3, #3
 800ad90:	d10b      	bne.n	800adaa <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800ad92:	68bb      	ldr	r3, [r7, #8]
 800ad94:	799b      	ldrb	r3, [r3, #6]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d004      	beq.n	800ada4 <USBH_ParseEPDesc+0x162>
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	889b      	ldrh	r3, [r3, #4]
 800ad9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ada2:	d32f      	bcc.n	800ae04 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ada4:	2303      	movs	r3, #3
 800ada6:	75fb      	strb	r3, [r7, #23]
 800ada8:	e02c      	b.n	800ae04 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800adaa:	2303      	movs	r3, #3
 800adac:	75fb      	strb	r3, [r7, #23]
 800adae:	e029      	b.n	800ae04 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800adb6:	2b02      	cmp	r3, #2
 800adb8:	d120      	bne.n	800adfc <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	78db      	ldrb	r3, [r3, #3]
 800adbe:	f003 0303 	and.w	r3, r3, #3
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d106      	bne.n	800add4 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	889b      	ldrh	r3, [r3, #4]
 800adca:	2b08      	cmp	r3, #8
 800adcc:	d01a      	beq.n	800ae04 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800adce:	2303      	movs	r3, #3
 800add0:	75fb      	strb	r3, [r7, #23]
 800add2:	e017      	b.n	800ae04 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	78db      	ldrb	r3, [r3, #3]
 800add8:	f003 0303 	and.w	r3, r3, #3
 800addc:	2b03      	cmp	r3, #3
 800adde:	d10a      	bne.n	800adf6 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	799b      	ldrb	r3, [r3, #6]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d003      	beq.n	800adf0 <USBH_ParseEPDesc+0x1ae>
 800ade8:	68bb      	ldr	r3, [r7, #8]
 800adea:	889b      	ldrh	r3, [r3, #4]
 800adec:	2b08      	cmp	r3, #8
 800adee:	d909      	bls.n	800ae04 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800adf0:	2303      	movs	r3, #3
 800adf2:	75fb      	strb	r3, [r7, #23]
 800adf4:	e006      	b.n	800ae04 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800adf6:	2303      	movs	r3, #3
 800adf8:	75fb      	strb	r3, [r7, #23]
 800adfa:	e003      	b.n	800ae04 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800adfc:	2303      	movs	r3, #3
 800adfe:	75fb      	strb	r3, [r7, #23]
 800ae00:	e000      	b.n	800ae04 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ae02:	bf00      	nop
  }

  return status;
 800ae04:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	371c      	adds	r7, #28
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr

0800ae12 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800ae12:	b480      	push	{r7}
 800ae14:	b087      	sub	sp, #28
 800ae16:	af00      	add	r7, sp, #0
 800ae18:	60f8      	str	r0, [r7, #12]
 800ae1a:	60b9      	str	r1, [r7, #8]
 800ae1c:	4613      	mov	r3, r2
 800ae1e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	3301      	adds	r3, #1
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	2b03      	cmp	r3, #3
 800ae28:	d120      	bne.n	800ae6c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	781b      	ldrb	r3, [r3, #0]
 800ae2e:	1e9a      	subs	r2, r3, #2
 800ae30:	88fb      	ldrh	r3, [r7, #6]
 800ae32:	4293      	cmp	r3, r2
 800ae34:	bf28      	it	cs
 800ae36:	4613      	movcs	r3, r2
 800ae38:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	3302      	adds	r3, #2
 800ae3e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800ae40:	2300      	movs	r3, #0
 800ae42:	82fb      	strh	r3, [r7, #22]
 800ae44:	e00b      	b.n	800ae5e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800ae46:	8afb      	ldrh	r3, [r7, #22]
 800ae48:	68fa      	ldr	r2, [r7, #12]
 800ae4a:	4413      	add	r3, r2
 800ae4c:	781a      	ldrb	r2, [r3, #0]
 800ae4e:	68bb      	ldr	r3, [r7, #8]
 800ae50:	701a      	strb	r2, [r3, #0]
      pdest++;
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	3301      	adds	r3, #1
 800ae56:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800ae58:	8afb      	ldrh	r3, [r7, #22]
 800ae5a:	3302      	adds	r3, #2
 800ae5c:	82fb      	strh	r3, [r7, #22]
 800ae5e:	8afa      	ldrh	r2, [r7, #22]
 800ae60:	8abb      	ldrh	r3, [r7, #20]
 800ae62:	429a      	cmp	r2, r3
 800ae64:	d3ef      	bcc.n	800ae46 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	2200      	movs	r2, #0
 800ae6a:	701a      	strb	r2, [r3, #0]
  }
}
 800ae6c:	bf00      	nop
 800ae6e:	371c      	adds	r7, #28
 800ae70:	46bd      	mov	sp, r7
 800ae72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae76:	4770      	bx	lr

0800ae78 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b085      	sub	sp, #20
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
 800ae80:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	881b      	ldrh	r3, [r3, #0]
 800ae86:	687a      	ldr	r2, [r7, #4]
 800ae88:	7812      	ldrb	r2, [r2, #0]
 800ae8a:	4413      	add	r3, r2
 800ae8c:	b29a      	uxth	r2, r3
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	781b      	ldrb	r3, [r3, #0]
 800ae96:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	4413      	add	r3, r2
 800ae9c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ae9e:	68fb      	ldr	r3, [r7, #12]
}
 800aea0:	4618      	mov	r0, r3
 800aea2:	3714      	adds	r7, #20
 800aea4:	46bd      	mov	sp, r7
 800aea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeaa:	4770      	bx	lr

0800aeac <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b086      	sub	sp, #24
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	60f8      	str	r0, [r7, #12]
 800aeb4:	60b9      	str	r1, [r7, #8]
 800aeb6:	4613      	mov	r3, r2
 800aeb8:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800aeba:	2301      	movs	r3, #1
 800aebc:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	789b      	ldrb	r3, [r3, #2]
 800aec2:	2b01      	cmp	r3, #1
 800aec4:	d002      	beq.n	800aecc <USBH_CtlReq+0x20>
 800aec6:	2b02      	cmp	r3, #2
 800aec8:	d00f      	beq.n	800aeea <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800aeca:	e027      	b.n	800af1c <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	68ba      	ldr	r2, [r7, #8]
 800aed0:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	88fa      	ldrh	r2, [r7, #6]
 800aed6:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	2201      	movs	r2, #1
 800aedc:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	2202      	movs	r2, #2
 800aee2:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800aee4:	2301      	movs	r3, #1
 800aee6:	75fb      	strb	r3, [r7, #23]
      break;
 800aee8:	e018      	b.n	800af1c <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800aeea:	68f8      	ldr	r0, [r7, #12]
 800aeec:	f000 f81c 	bl	800af28 <USBH_HandleControl>
 800aef0:	4603      	mov	r3, r0
 800aef2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800aef4:	7dfb      	ldrb	r3, [r7, #23]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d002      	beq.n	800af00 <USBH_CtlReq+0x54>
 800aefa:	7dfb      	ldrb	r3, [r7, #23]
 800aefc:	2b03      	cmp	r3, #3
 800aefe:	d106      	bne.n	800af0e <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	2201      	movs	r2, #1
 800af04:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	2200      	movs	r2, #0
 800af0a:	761a      	strb	r2, [r3, #24]
      break;
 800af0c:	e005      	b.n	800af1a <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800af0e:	7dfb      	ldrb	r3, [r7, #23]
 800af10:	2b02      	cmp	r3, #2
 800af12:	d102      	bne.n	800af1a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	2201      	movs	r2, #1
 800af18:	709a      	strb	r2, [r3, #2]
      break;
 800af1a:	bf00      	nop
  }
  return status;
 800af1c:	7dfb      	ldrb	r3, [r7, #23]
}
 800af1e:	4618      	mov	r0, r3
 800af20:	3718      	adds	r7, #24
 800af22:	46bd      	mov	sp, r7
 800af24:	bd80      	pop	{r7, pc}
	...

0800af28 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b086      	sub	sp, #24
 800af2c:	af02      	add	r7, sp, #8
 800af2e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800af30:	2301      	movs	r3, #1
 800af32:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800af34:	2300      	movs	r3, #0
 800af36:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	7e1b      	ldrb	r3, [r3, #24]
 800af3c:	3b01      	subs	r3, #1
 800af3e:	2b0a      	cmp	r3, #10
 800af40:	f200 8157 	bhi.w	800b1f2 <USBH_HandleControl+0x2ca>
 800af44:	a201      	add	r2, pc, #4	@ (adr r2, 800af4c <USBH_HandleControl+0x24>)
 800af46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af4a:	bf00      	nop
 800af4c:	0800af79 	.word	0x0800af79
 800af50:	0800af93 	.word	0x0800af93
 800af54:	0800affd 	.word	0x0800affd
 800af58:	0800b023 	.word	0x0800b023
 800af5c:	0800b05d 	.word	0x0800b05d
 800af60:	0800b087 	.word	0x0800b087
 800af64:	0800b0d9 	.word	0x0800b0d9
 800af68:	0800b0fb 	.word	0x0800b0fb
 800af6c:	0800b137 	.word	0x0800b137
 800af70:	0800b15d 	.word	0x0800b15d
 800af74:	0800b19b 	.word	0x0800b19b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f103 0110 	add.w	r1, r3, #16
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	795b      	ldrb	r3, [r3, #5]
 800af82:	461a      	mov	r2, r3
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f000 f945 	bl	800b214 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	2202      	movs	r2, #2
 800af8e:	761a      	strb	r2, [r3, #24]
      break;
 800af90:	e13a      	b.n	800b208 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	795b      	ldrb	r3, [r3, #5]
 800af96:	4619      	mov	r1, r3
 800af98:	6878      	ldr	r0, [r7, #4]
 800af9a:	f000 fcb5 	bl	800b908 <USBH_LL_GetURBState>
 800af9e:	4603      	mov	r3, r0
 800afa0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800afa2:	7bbb      	ldrb	r3, [r7, #14]
 800afa4:	2b01      	cmp	r3, #1
 800afa6:	d11e      	bne.n	800afe6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	7c1b      	ldrb	r3, [r3, #16]
 800afac:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800afb0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	8adb      	ldrh	r3, [r3, #22]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d00a      	beq.n	800afd0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800afba:	7b7b      	ldrb	r3, [r7, #13]
 800afbc:	2b80      	cmp	r3, #128	@ 0x80
 800afbe:	d103      	bne.n	800afc8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2203      	movs	r2, #3
 800afc4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800afc6:	e116      	b.n	800b1f6 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2205      	movs	r2, #5
 800afcc:	761a      	strb	r2, [r3, #24]
      break;
 800afce:	e112      	b.n	800b1f6 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800afd0:	7b7b      	ldrb	r3, [r7, #13]
 800afd2:	2b80      	cmp	r3, #128	@ 0x80
 800afd4:	d103      	bne.n	800afde <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2209      	movs	r2, #9
 800afda:	761a      	strb	r2, [r3, #24]
      break;
 800afdc:	e10b      	b.n	800b1f6 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2207      	movs	r2, #7
 800afe2:	761a      	strb	r2, [r3, #24]
      break;
 800afe4:	e107      	b.n	800b1f6 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800afe6:	7bbb      	ldrb	r3, [r7, #14]
 800afe8:	2b04      	cmp	r3, #4
 800afea:	d003      	beq.n	800aff4 <USBH_HandleControl+0xcc>
 800afec:	7bbb      	ldrb	r3, [r7, #14]
 800afee:	2b02      	cmp	r3, #2
 800aff0:	f040 8101 	bne.w	800b1f6 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	220b      	movs	r2, #11
 800aff8:	761a      	strb	r2, [r3, #24]
      break;
 800affa:	e0fc      	b.n	800b1f6 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b002:	b29a      	uxth	r2, r3
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6899      	ldr	r1, [r3, #8]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	899a      	ldrh	r2, [r3, #12]
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	791b      	ldrb	r3, [r3, #4]
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	f000 f93c 	bl	800b292 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	2204      	movs	r2, #4
 800b01e:	761a      	strb	r2, [r3, #24]
      break;
 800b020:	e0f2      	b.n	800b208 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	791b      	ldrb	r3, [r3, #4]
 800b026:	4619      	mov	r1, r3
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f000 fc6d 	bl	800b908 <USBH_LL_GetURBState>
 800b02e:	4603      	mov	r3, r0
 800b030:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800b032:	7bbb      	ldrb	r3, [r7, #14]
 800b034:	2b01      	cmp	r3, #1
 800b036:	d103      	bne.n	800b040 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2209      	movs	r2, #9
 800b03c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b03e:	e0dc      	b.n	800b1fa <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800b040:	7bbb      	ldrb	r3, [r7, #14]
 800b042:	2b05      	cmp	r3, #5
 800b044:	d102      	bne.n	800b04c <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800b046:	2303      	movs	r3, #3
 800b048:	73fb      	strb	r3, [r7, #15]
      break;
 800b04a:	e0d6      	b.n	800b1fa <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800b04c:	7bbb      	ldrb	r3, [r7, #14]
 800b04e:	2b04      	cmp	r3, #4
 800b050:	f040 80d3 	bne.w	800b1fa <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	220b      	movs	r2, #11
 800b058:	761a      	strb	r2, [r3, #24]
      break;
 800b05a:	e0ce      	b.n	800b1fa <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	6899      	ldr	r1, [r3, #8]
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	899a      	ldrh	r2, [r3, #12]
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	795b      	ldrb	r3, [r3, #5]
 800b068:	2001      	movs	r0, #1
 800b06a:	9000      	str	r0, [sp, #0]
 800b06c:	6878      	ldr	r0, [r7, #4]
 800b06e:	f000 f8eb 	bl	800b248 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b078:	b29a      	uxth	r2, r3
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2206      	movs	r2, #6
 800b082:	761a      	strb	r2, [r3, #24]
      break;
 800b084:	e0c0      	b.n	800b208 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	795b      	ldrb	r3, [r3, #5]
 800b08a:	4619      	mov	r1, r3
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f000 fc3b 	bl	800b908 <USBH_LL_GetURBState>
 800b092:	4603      	mov	r3, r0
 800b094:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b096:	7bbb      	ldrb	r3, [r7, #14]
 800b098:	2b01      	cmp	r3, #1
 800b09a:	d103      	bne.n	800b0a4 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	2207      	movs	r2, #7
 800b0a0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b0a2:	e0ac      	b.n	800b1fe <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800b0a4:	7bbb      	ldrb	r3, [r7, #14]
 800b0a6:	2b05      	cmp	r3, #5
 800b0a8:	d105      	bne.n	800b0b6 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	220c      	movs	r2, #12
 800b0ae:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800b0b0:	2303      	movs	r3, #3
 800b0b2:	73fb      	strb	r3, [r7, #15]
      break;
 800b0b4:	e0a3      	b.n	800b1fe <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b0b6:	7bbb      	ldrb	r3, [r7, #14]
 800b0b8:	2b02      	cmp	r3, #2
 800b0ba:	d103      	bne.n	800b0c4 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2205      	movs	r2, #5
 800b0c0:	761a      	strb	r2, [r3, #24]
      break;
 800b0c2:	e09c      	b.n	800b1fe <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800b0c4:	7bbb      	ldrb	r3, [r7, #14]
 800b0c6:	2b04      	cmp	r3, #4
 800b0c8:	f040 8099 	bne.w	800b1fe <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	220b      	movs	r2, #11
 800b0d0:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800b0d2:	2302      	movs	r3, #2
 800b0d4:	73fb      	strb	r3, [r7, #15]
      break;
 800b0d6:	e092      	b.n	800b1fe <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	791b      	ldrb	r3, [r3, #4]
 800b0dc:	2200      	movs	r2, #0
 800b0de:	2100      	movs	r1, #0
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f000 f8d6 	bl	800b292 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b0ec:	b29a      	uxth	r2, r3
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2208      	movs	r2, #8
 800b0f6:	761a      	strb	r2, [r3, #24]

      break;
 800b0f8:	e086      	b.n	800b208 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	791b      	ldrb	r3, [r3, #4]
 800b0fe:	4619      	mov	r1, r3
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f000 fc01 	bl	800b908 <USBH_LL_GetURBState>
 800b106:	4603      	mov	r3, r0
 800b108:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b10a:	7bbb      	ldrb	r3, [r7, #14]
 800b10c:	2b01      	cmp	r3, #1
 800b10e:	d105      	bne.n	800b11c <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	220d      	movs	r2, #13
 800b114:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800b116:	2300      	movs	r3, #0
 800b118:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b11a:	e072      	b.n	800b202 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800b11c:	7bbb      	ldrb	r3, [r7, #14]
 800b11e:	2b04      	cmp	r3, #4
 800b120:	d103      	bne.n	800b12a <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	220b      	movs	r2, #11
 800b126:	761a      	strb	r2, [r3, #24]
      break;
 800b128:	e06b      	b.n	800b202 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800b12a:	7bbb      	ldrb	r3, [r7, #14]
 800b12c:	2b05      	cmp	r3, #5
 800b12e:	d168      	bne.n	800b202 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800b130:	2303      	movs	r3, #3
 800b132:	73fb      	strb	r3, [r7, #15]
      break;
 800b134:	e065      	b.n	800b202 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	795b      	ldrb	r3, [r3, #5]
 800b13a:	2201      	movs	r2, #1
 800b13c:	9200      	str	r2, [sp, #0]
 800b13e:	2200      	movs	r2, #0
 800b140:	2100      	movs	r1, #0
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	f000 f880 	bl	800b248 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b14e:	b29a      	uxth	r2, r3
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	220a      	movs	r2, #10
 800b158:	761a      	strb	r2, [r3, #24]
      break;
 800b15a:	e055      	b.n	800b208 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	795b      	ldrb	r3, [r3, #5]
 800b160:	4619      	mov	r1, r3
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f000 fbd0 	bl	800b908 <USBH_LL_GetURBState>
 800b168:	4603      	mov	r3, r0
 800b16a:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800b16c:	7bbb      	ldrb	r3, [r7, #14]
 800b16e:	2b01      	cmp	r3, #1
 800b170:	d105      	bne.n	800b17e <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800b172:	2300      	movs	r3, #0
 800b174:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	220d      	movs	r2, #13
 800b17a:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b17c:	e043      	b.n	800b206 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b17e:	7bbb      	ldrb	r3, [r7, #14]
 800b180:	2b02      	cmp	r3, #2
 800b182:	d103      	bne.n	800b18c <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2209      	movs	r2, #9
 800b188:	761a      	strb	r2, [r3, #24]
      break;
 800b18a:	e03c      	b.n	800b206 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800b18c:	7bbb      	ldrb	r3, [r7, #14]
 800b18e:	2b04      	cmp	r3, #4
 800b190:	d139      	bne.n	800b206 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	220b      	movs	r2, #11
 800b196:	761a      	strb	r2, [r3, #24]
      break;
 800b198:	e035      	b.n	800b206 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	7e5b      	ldrb	r3, [r3, #25]
 800b19e:	3301      	adds	r3, #1
 800b1a0:	b2da      	uxtb	r2, r3
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	765a      	strb	r2, [r3, #25]
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	7e5b      	ldrb	r3, [r3, #25]
 800b1aa:	2b02      	cmp	r3, #2
 800b1ac:	d806      	bhi.n	800b1bc <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2201      	movs	r2, #1
 800b1b2:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2201      	movs	r2, #1
 800b1b8:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800b1ba:	e025      	b.n	800b208 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b1c2:	2106      	movs	r1, #6
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	795b      	ldrb	r3, [r3, #5]
 800b1d2:	4619      	mov	r1, r3
 800b1d4:	6878      	ldr	r0, [r7, #4]
 800b1d6:	f000 f90d 	bl	800b3f4 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	791b      	ldrb	r3, [r3, #4]
 800b1de:	4619      	mov	r1, r3
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f000 f907 	bl	800b3f4 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800b1ec:	2302      	movs	r3, #2
 800b1ee:	73fb      	strb	r3, [r7, #15]
      break;
 800b1f0:	e00a      	b.n	800b208 <USBH_HandleControl+0x2e0>

    default:
      break;
 800b1f2:	bf00      	nop
 800b1f4:	e008      	b.n	800b208 <USBH_HandleControl+0x2e0>
      break;
 800b1f6:	bf00      	nop
 800b1f8:	e006      	b.n	800b208 <USBH_HandleControl+0x2e0>
      break;
 800b1fa:	bf00      	nop
 800b1fc:	e004      	b.n	800b208 <USBH_HandleControl+0x2e0>
      break;
 800b1fe:	bf00      	nop
 800b200:	e002      	b.n	800b208 <USBH_HandleControl+0x2e0>
      break;
 800b202:	bf00      	nop
 800b204:	e000      	b.n	800b208 <USBH_HandleControl+0x2e0>
      break;
 800b206:	bf00      	nop
  }

  return status;
 800b208:	7bfb      	ldrb	r3, [r7, #15]
}
 800b20a:	4618      	mov	r0, r3
 800b20c:	3710      	adds	r7, #16
 800b20e:	46bd      	mov	sp, r7
 800b210:	bd80      	pop	{r7, pc}
 800b212:	bf00      	nop

0800b214 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b088      	sub	sp, #32
 800b218:	af04      	add	r7, sp, #16
 800b21a:	60f8      	str	r0, [r7, #12]
 800b21c:	60b9      	str	r1, [r7, #8]
 800b21e:	4613      	mov	r3, r2
 800b220:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b222:	79f9      	ldrb	r1, [r7, #7]
 800b224:	2300      	movs	r3, #0
 800b226:	9303      	str	r3, [sp, #12]
 800b228:	2308      	movs	r3, #8
 800b22a:	9302      	str	r3, [sp, #8]
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	9301      	str	r3, [sp, #4]
 800b230:	2300      	movs	r3, #0
 800b232:	9300      	str	r3, [sp, #0]
 800b234:	2300      	movs	r3, #0
 800b236:	2200      	movs	r2, #0
 800b238:	68f8      	ldr	r0, [r7, #12]
 800b23a:	f000 fb34 	bl	800b8a6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800b23e:	2300      	movs	r3, #0
}
 800b240:	4618      	mov	r0, r3
 800b242:	3710      	adds	r7, #16
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}

0800b248 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b088      	sub	sp, #32
 800b24c:	af04      	add	r7, sp, #16
 800b24e:	60f8      	str	r0, [r7, #12]
 800b250:	60b9      	str	r1, [r7, #8]
 800b252:	4611      	mov	r1, r2
 800b254:	461a      	mov	r2, r3
 800b256:	460b      	mov	r3, r1
 800b258:	80fb      	strh	r3, [r7, #6]
 800b25a:	4613      	mov	r3, r2
 800b25c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b264:	2b00      	cmp	r3, #0
 800b266:	d001      	beq.n	800b26c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b268:	2300      	movs	r3, #0
 800b26a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b26c:	7979      	ldrb	r1, [r7, #5]
 800b26e:	7e3b      	ldrb	r3, [r7, #24]
 800b270:	9303      	str	r3, [sp, #12]
 800b272:	88fb      	ldrh	r3, [r7, #6]
 800b274:	9302      	str	r3, [sp, #8]
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	9301      	str	r3, [sp, #4]
 800b27a:	2301      	movs	r3, #1
 800b27c:	9300      	str	r3, [sp, #0]
 800b27e:	2300      	movs	r3, #0
 800b280:	2200      	movs	r2, #0
 800b282:	68f8      	ldr	r0, [r7, #12]
 800b284:	f000 fb0f 	bl	800b8a6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b288:	2300      	movs	r3, #0
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3710      	adds	r7, #16
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}

0800b292 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b292:	b580      	push	{r7, lr}
 800b294:	b088      	sub	sp, #32
 800b296:	af04      	add	r7, sp, #16
 800b298:	60f8      	str	r0, [r7, #12]
 800b29a:	60b9      	str	r1, [r7, #8]
 800b29c:	4611      	mov	r1, r2
 800b29e:	461a      	mov	r2, r3
 800b2a0:	460b      	mov	r3, r1
 800b2a2:	80fb      	strh	r3, [r7, #6]
 800b2a4:	4613      	mov	r3, r2
 800b2a6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b2a8:	7979      	ldrb	r1, [r7, #5]
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	9303      	str	r3, [sp, #12]
 800b2ae:	88fb      	ldrh	r3, [r7, #6]
 800b2b0:	9302      	str	r3, [sp, #8]
 800b2b2:	68bb      	ldr	r3, [r7, #8]
 800b2b4:	9301      	str	r3, [sp, #4]
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	9300      	str	r3, [sp, #0]
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	2201      	movs	r2, #1
 800b2be:	68f8      	ldr	r0, [r7, #12]
 800b2c0:	f000 faf1 	bl	800b8a6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b2c4:	2300      	movs	r3, #0

}
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	3710      	adds	r7, #16
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd80      	pop	{r7, pc}

0800b2ce <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b2ce:	b580      	push	{r7, lr}
 800b2d0:	b088      	sub	sp, #32
 800b2d2:	af04      	add	r7, sp, #16
 800b2d4:	60f8      	str	r0, [r7, #12]
 800b2d6:	60b9      	str	r1, [r7, #8]
 800b2d8:	4611      	mov	r1, r2
 800b2da:	461a      	mov	r2, r3
 800b2dc:	460b      	mov	r3, r1
 800b2de:	80fb      	strh	r3, [r7, #6]
 800b2e0:	4613      	mov	r3, r2
 800b2e2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d001      	beq.n	800b2f2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b2f2:	7979      	ldrb	r1, [r7, #5]
 800b2f4:	7e3b      	ldrb	r3, [r7, #24]
 800b2f6:	9303      	str	r3, [sp, #12]
 800b2f8:	88fb      	ldrh	r3, [r7, #6]
 800b2fa:	9302      	str	r3, [sp, #8]
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	9301      	str	r3, [sp, #4]
 800b300:	2301      	movs	r3, #1
 800b302:	9300      	str	r3, [sp, #0]
 800b304:	2302      	movs	r3, #2
 800b306:	2200      	movs	r2, #0
 800b308:	68f8      	ldr	r0, [r7, #12]
 800b30a:	f000 facc 	bl	800b8a6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b30e:	2300      	movs	r3, #0
}
 800b310:	4618      	mov	r0, r3
 800b312:	3710      	adds	r7, #16
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}

0800b318 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b088      	sub	sp, #32
 800b31c:	af04      	add	r7, sp, #16
 800b31e:	60f8      	str	r0, [r7, #12]
 800b320:	60b9      	str	r1, [r7, #8]
 800b322:	4611      	mov	r1, r2
 800b324:	461a      	mov	r2, r3
 800b326:	460b      	mov	r3, r1
 800b328:	80fb      	strh	r3, [r7, #6]
 800b32a:	4613      	mov	r3, r2
 800b32c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b32e:	7979      	ldrb	r1, [r7, #5]
 800b330:	2300      	movs	r3, #0
 800b332:	9303      	str	r3, [sp, #12]
 800b334:	88fb      	ldrh	r3, [r7, #6]
 800b336:	9302      	str	r3, [sp, #8]
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	9301      	str	r3, [sp, #4]
 800b33c:	2301      	movs	r3, #1
 800b33e:	9300      	str	r3, [sp, #0]
 800b340:	2302      	movs	r3, #2
 800b342:	2201      	movs	r2, #1
 800b344:	68f8      	ldr	r0, [r7, #12]
 800b346:	f000 faae 	bl	800b8a6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b34a:	2300      	movs	r3, #0
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	3710      	adds	r7, #16
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}

0800b354 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b086      	sub	sp, #24
 800b358:	af04      	add	r7, sp, #16
 800b35a:	6078      	str	r0, [r7, #4]
 800b35c:	4608      	mov	r0, r1
 800b35e:	4611      	mov	r1, r2
 800b360:	461a      	mov	r2, r3
 800b362:	4603      	mov	r3, r0
 800b364:	70fb      	strb	r3, [r7, #3]
 800b366:	460b      	mov	r3, r1
 800b368:	70bb      	strb	r3, [r7, #2]
 800b36a:	4613      	mov	r3, r2
 800b36c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b36e:	7878      	ldrb	r0, [r7, #1]
 800b370:	78ba      	ldrb	r2, [r7, #2]
 800b372:	78f9      	ldrb	r1, [r7, #3]
 800b374:	8b3b      	ldrh	r3, [r7, #24]
 800b376:	9302      	str	r3, [sp, #8]
 800b378:	7d3b      	ldrb	r3, [r7, #20]
 800b37a:	9301      	str	r3, [sp, #4]
 800b37c:	7c3b      	ldrb	r3, [r7, #16]
 800b37e:	9300      	str	r3, [sp, #0]
 800b380:	4603      	mov	r3, r0
 800b382:	6878      	ldr	r0, [r7, #4]
 800b384:	f000 fa53 	bl	800b82e <USBH_LL_OpenPipe>

  return USBH_OK;
 800b388:	2300      	movs	r3, #0
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3708      	adds	r7, #8
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}

0800b392 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b392:	b580      	push	{r7, lr}
 800b394:	b082      	sub	sp, #8
 800b396:	af00      	add	r7, sp, #0
 800b398:	6078      	str	r0, [r7, #4]
 800b39a:	460b      	mov	r3, r1
 800b39c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800b39e:	78fb      	ldrb	r3, [r7, #3]
 800b3a0:	4619      	mov	r1, r3
 800b3a2:	6878      	ldr	r0, [r7, #4]
 800b3a4:	f000 fa72 	bl	800b88c <USBH_LL_ClosePipe>

  return USBH_OK;
 800b3a8:	2300      	movs	r3, #0
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3708      	adds	r7, #8
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}

0800b3b2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b3b2:	b580      	push	{r7, lr}
 800b3b4:	b084      	sub	sp, #16
 800b3b6:	af00      	add	r7, sp, #0
 800b3b8:	6078      	str	r0, [r7, #4]
 800b3ba:	460b      	mov	r3, r1
 800b3bc:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	f000 f836 	bl	800b430 <USBH_GetFreePipe>
 800b3c4:	4603      	mov	r3, r0
 800b3c6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b3c8:	89fb      	ldrh	r3, [r7, #14]
 800b3ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b3ce:	4293      	cmp	r3, r2
 800b3d0:	d00a      	beq.n	800b3e8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800b3d2:	78fa      	ldrb	r2, [r7, #3]
 800b3d4:	89fb      	ldrh	r3, [r7, #14]
 800b3d6:	f003 030f 	and.w	r3, r3, #15
 800b3da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b3de:	6879      	ldr	r1, [r7, #4]
 800b3e0:	33e0      	adds	r3, #224	@ 0xe0
 800b3e2:	009b      	lsls	r3, r3, #2
 800b3e4:	440b      	add	r3, r1
 800b3e6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b3e8:	89fb      	ldrh	r3, [r7, #14]
 800b3ea:	b2db      	uxtb	r3, r3
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	3710      	adds	r7, #16
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}

0800b3f4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b083      	sub	sp, #12
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
 800b3fc:	460b      	mov	r3, r1
 800b3fe:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800b400:	78fb      	ldrb	r3, [r7, #3]
 800b402:	2b0f      	cmp	r3, #15
 800b404:	d80d      	bhi.n	800b422 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b406:	78fb      	ldrb	r3, [r7, #3]
 800b408:	687a      	ldr	r2, [r7, #4]
 800b40a:	33e0      	adds	r3, #224	@ 0xe0
 800b40c:	009b      	lsls	r3, r3, #2
 800b40e:	4413      	add	r3, r2
 800b410:	685a      	ldr	r2, [r3, #4]
 800b412:	78fb      	ldrb	r3, [r7, #3]
 800b414:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b418:	6879      	ldr	r1, [r7, #4]
 800b41a:	33e0      	adds	r3, #224	@ 0xe0
 800b41c:	009b      	lsls	r3, r3, #2
 800b41e:	440b      	add	r3, r1
 800b420:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b422:	2300      	movs	r3, #0
}
 800b424:	4618      	mov	r0, r3
 800b426:	370c      	adds	r7, #12
 800b428:	46bd      	mov	sp, r7
 800b42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42e:	4770      	bx	lr

0800b430 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b430:	b480      	push	{r7}
 800b432:	b085      	sub	sp, #20
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b438:	2300      	movs	r3, #0
 800b43a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b43c:	2300      	movs	r3, #0
 800b43e:	73fb      	strb	r3, [r7, #15]
 800b440:	e00f      	b.n	800b462 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b442:	7bfb      	ldrb	r3, [r7, #15]
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	33e0      	adds	r3, #224	@ 0xe0
 800b448:	009b      	lsls	r3, r3, #2
 800b44a:	4413      	add	r3, r2
 800b44c:	685b      	ldr	r3, [r3, #4]
 800b44e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b452:	2b00      	cmp	r3, #0
 800b454:	d102      	bne.n	800b45c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b456:	7bfb      	ldrb	r3, [r7, #15]
 800b458:	b29b      	uxth	r3, r3
 800b45a:	e007      	b.n	800b46c <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b45c:	7bfb      	ldrb	r3, [r7, #15]
 800b45e:	3301      	adds	r3, #1
 800b460:	73fb      	strb	r3, [r7, #15]
 800b462:	7bfb      	ldrb	r3, [r7, #15]
 800b464:	2b0f      	cmp	r3, #15
 800b466:	d9ec      	bls.n	800b442 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b468:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800b46c:	4618      	mov	r0, r3
 800b46e:	3714      	adds	r7, #20
 800b470:	46bd      	mov	sp, r7
 800b472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b476:	4770      	bx	lr

0800b478 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800b47c:	2201      	movs	r2, #1
 800b47e:	490e      	ldr	r1, [pc, #56]	@ (800b4b8 <MX_USB_HOST_Init+0x40>)
 800b480:	480e      	ldr	r0, [pc, #56]	@ (800b4bc <MX_USB_HOST_Init+0x44>)
 800b482:	f7fe fb0f 	bl	8009aa4 <USBH_Init>
 800b486:	4603      	mov	r3, r0
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d001      	beq.n	800b490 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800b48c:	f7f6 fcf2 	bl	8001e74 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800b490:	490b      	ldr	r1, [pc, #44]	@ (800b4c0 <MX_USB_HOST_Init+0x48>)
 800b492:	480a      	ldr	r0, [pc, #40]	@ (800b4bc <MX_USB_HOST_Init+0x44>)
 800b494:	f7fe fbb1 	bl	8009bfa <USBH_RegisterClass>
 800b498:	4603      	mov	r3, r0
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d001      	beq.n	800b4a2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800b49e:	f7f6 fce9 	bl	8001e74 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800b4a2:	4806      	ldr	r0, [pc, #24]	@ (800b4bc <MX_USB_HOST_Init+0x44>)
 800b4a4:	f7fe fc35 	bl	8009d12 <USBH_Start>
 800b4a8:	4603      	mov	r3, r0
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d001      	beq.n	800b4b2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800b4ae:	f7f6 fce1 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800b4b2:	bf00      	nop
 800b4b4:	bd80      	pop	{r7, pc}
 800b4b6:	bf00      	nop
 800b4b8:	0800b4d9 	.word	0x0800b4d9
 800b4bc:	200003b4 	.word	0x200003b4
 800b4c0:	20000028 	.word	0x20000028

0800b4c4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800b4c8:	4802      	ldr	r0, [pc, #8]	@ (800b4d4 <MX_USB_HOST_Process+0x10>)
 800b4ca:	f7fe fc33 	bl	8009d34 <USBH_Process>
}
 800b4ce:	bf00      	nop
 800b4d0:	bd80      	pop	{r7, pc}
 800b4d2:	bf00      	nop
 800b4d4:	200003b4 	.word	0x200003b4

0800b4d8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b083      	sub	sp, #12
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
 800b4e0:	460b      	mov	r3, r1
 800b4e2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800b4e4:	78fb      	ldrb	r3, [r7, #3]
 800b4e6:	3b01      	subs	r3, #1
 800b4e8:	2b04      	cmp	r3, #4
 800b4ea:	d819      	bhi.n	800b520 <USBH_UserProcess+0x48>
 800b4ec:	a201      	add	r2, pc, #4	@ (adr r2, 800b4f4 <USBH_UserProcess+0x1c>)
 800b4ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4f2:	bf00      	nop
 800b4f4:	0800b521 	.word	0x0800b521
 800b4f8:	0800b511 	.word	0x0800b511
 800b4fc:	0800b521 	.word	0x0800b521
 800b500:	0800b519 	.word	0x0800b519
 800b504:	0800b509 	.word	0x0800b509
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800b508:	4b09      	ldr	r3, [pc, #36]	@ (800b530 <USBH_UserProcess+0x58>)
 800b50a:	2203      	movs	r2, #3
 800b50c:	701a      	strb	r2, [r3, #0]
  break;
 800b50e:	e008      	b.n	800b522 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800b510:	4b07      	ldr	r3, [pc, #28]	@ (800b530 <USBH_UserProcess+0x58>)
 800b512:	2202      	movs	r2, #2
 800b514:	701a      	strb	r2, [r3, #0]
  break;
 800b516:	e004      	b.n	800b522 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800b518:	4b05      	ldr	r3, [pc, #20]	@ (800b530 <USBH_UserProcess+0x58>)
 800b51a:	2201      	movs	r2, #1
 800b51c:	701a      	strb	r2, [r3, #0]
  break;
 800b51e:	e000      	b.n	800b522 <USBH_UserProcess+0x4a>

  default:
  break;
 800b520:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800b522:	bf00      	nop
 800b524:	370c      	adds	r7, #12
 800b526:	46bd      	mov	sp, r7
 800b528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52c:	4770      	bx	lr
 800b52e:	bf00      	nop
 800b530:	2000078c 	.word	0x2000078c

0800b534 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b08a      	sub	sp, #40	@ 0x28
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b53c:	f107 0314 	add.w	r3, r7, #20
 800b540:	2200      	movs	r2, #0
 800b542:	601a      	str	r2, [r3, #0]
 800b544:	605a      	str	r2, [r3, #4]
 800b546:	609a      	str	r2, [r3, #8]
 800b548:	60da      	str	r2, [r3, #12]
 800b54a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b554:	d147      	bne.n	800b5e6 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b556:	2300      	movs	r3, #0
 800b558:	613b      	str	r3, [r7, #16]
 800b55a:	4b25      	ldr	r3, [pc, #148]	@ (800b5f0 <HAL_HCD_MspInit+0xbc>)
 800b55c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b55e:	4a24      	ldr	r2, [pc, #144]	@ (800b5f0 <HAL_HCD_MspInit+0xbc>)
 800b560:	f043 0301 	orr.w	r3, r3, #1
 800b564:	6313      	str	r3, [r2, #48]	@ 0x30
 800b566:	4b22      	ldr	r3, [pc, #136]	@ (800b5f0 <HAL_HCD_MspInit+0xbc>)
 800b568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b56a:	f003 0301 	and.w	r3, r3, #1
 800b56e:	613b      	str	r3, [r7, #16]
 800b570:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800b572:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b576:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b578:	2300      	movs	r3, #0
 800b57a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b57c:	2300      	movs	r3, #0
 800b57e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800b580:	f107 0314 	add.w	r3, r7, #20
 800b584:	4619      	mov	r1, r3
 800b586:	481b      	ldr	r0, [pc, #108]	@ (800b5f4 <HAL_HCD_MspInit+0xc0>)
 800b588:	f7f7 f8ee 	bl	8002768 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800b58c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800b590:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b592:	2302      	movs	r3, #2
 800b594:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b596:	2300      	movs	r3, #0
 800b598:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b59a:	2300      	movs	r3, #0
 800b59c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b59e:	230a      	movs	r3, #10
 800b5a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b5a2:	f107 0314 	add.w	r3, r7, #20
 800b5a6:	4619      	mov	r1, r3
 800b5a8:	4812      	ldr	r0, [pc, #72]	@ (800b5f4 <HAL_HCD_MspInit+0xc0>)
 800b5aa:	f7f7 f8dd 	bl	8002768 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b5ae:	4b10      	ldr	r3, [pc, #64]	@ (800b5f0 <HAL_HCD_MspInit+0xbc>)
 800b5b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5b2:	4a0f      	ldr	r2, [pc, #60]	@ (800b5f0 <HAL_HCD_MspInit+0xbc>)
 800b5b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5b8:	6353      	str	r3, [r2, #52]	@ 0x34
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	60fb      	str	r3, [r7, #12]
 800b5be:	4b0c      	ldr	r3, [pc, #48]	@ (800b5f0 <HAL_HCD_MspInit+0xbc>)
 800b5c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b5c2:	4a0b      	ldr	r2, [pc, #44]	@ (800b5f0 <HAL_HCD_MspInit+0xbc>)
 800b5c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b5c8:	6453      	str	r3, [r2, #68]	@ 0x44
 800b5ca:	4b09      	ldr	r3, [pc, #36]	@ (800b5f0 <HAL_HCD_MspInit+0xbc>)
 800b5cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b5ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b5d2:	60fb      	str	r3, [r7, #12]
 800b5d4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	2100      	movs	r1, #0
 800b5da:	2043      	movs	r0, #67	@ 0x43
 800b5dc:	f7f7 f88d 	bl	80026fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b5e0:	2043      	movs	r0, #67	@ 0x43
 800b5e2:	f7f7 f8a6 	bl	8002732 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b5e6:	bf00      	nop
 800b5e8:	3728      	adds	r7, #40	@ 0x28
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}
 800b5ee:	bf00      	nop
 800b5f0:	40023800 	.word	0x40023800
 800b5f4:	40020000 	.word	0x40020000

0800b5f8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	b082      	sub	sp, #8
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b606:	4618      	mov	r0, r3
 800b608:	f7fe ff6d 	bl	800a4e6 <USBH_LL_IncTimer>
}
 800b60c:	bf00      	nop
 800b60e:	3708      	adds	r7, #8
 800b610:	46bd      	mov	sp, r7
 800b612:	bd80      	pop	{r7, pc}

0800b614 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b082      	sub	sp, #8
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b622:	4618      	mov	r0, r3
 800b624:	f7fe ffa9 	bl	800a57a <USBH_LL_Connect>
}
 800b628:	bf00      	nop
 800b62a:	3708      	adds	r7, #8
 800b62c:	46bd      	mov	sp, r7
 800b62e:	bd80      	pop	{r7, pc}

0800b630 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b082      	sub	sp, #8
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b63e:	4618      	mov	r0, r3
 800b640:	f7fe ffb2 	bl	800a5a8 <USBH_LL_Disconnect>
}
 800b644:	bf00      	nop
 800b646:	3708      	adds	r7, #8
 800b648:	46bd      	mov	sp, r7
 800b64a:	bd80      	pop	{r7, pc}

0800b64c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b64c:	b480      	push	{r7}
 800b64e:	b083      	sub	sp, #12
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
 800b654:	460b      	mov	r3, r1
 800b656:	70fb      	strb	r3, [r7, #3]
 800b658:	4613      	mov	r3, r2
 800b65a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800b65c:	bf00      	nop
 800b65e:	370c      	adds	r7, #12
 800b660:	46bd      	mov	sp, r7
 800b662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b666:	4770      	bx	lr

0800b668 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b082      	sub	sp, #8
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b676:	4618      	mov	r0, r3
 800b678:	f7fe ff5f 	bl	800a53a <USBH_LL_PortEnabled>
}
 800b67c:	bf00      	nop
 800b67e:	3708      	adds	r7, #8
 800b680:	46bd      	mov	sp, r7
 800b682:	bd80      	pop	{r7, pc}

0800b684 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b082      	sub	sp, #8
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b692:	4618      	mov	r0, r3
 800b694:	f7fe ff5f 	bl	800a556 <USBH_LL_PortDisabled>
}
 800b698:	bf00      	nop
 800b69a:	3708      	adds	r7, #8
 800b69c:	46bd      	mov	sp, r7
 800b69e:	bd80      	pop	{r7, pc}

0800b6a0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b082      	sub	sp, #8
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b6ae:	2b01      	cmp	r3, #1
 800b6b0:	d12a      	bne.n	800b708 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b6b2:	4a18      	ldr	r2, [pc, #96]	@ (800b714 <USBH_LL_Init+0x74>)
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	4a15      	ldr	r2, [pc, #84]	@ (800b714 <USBH_LL_Init+0x74>)
 800b6be:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b6c2:	4b14      	ldr	r3, [pc, #80]	@ (800b714 <USBH_LL_Init+0x74>)
 800b6c4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b6c8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b6ca:	4b12      	ldr	r3, [pc, #72]	@ (800b714 <USBH_LL_Init+0x74>)
 800b6cc:	2208      	movs	r2, #8
 800b6ce:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b6d0:	4b10      	ldr	r3, [pc, #64]	@ (800b714 <USBH_LL_Init+0x74>)
 800b6d2:	2201      	movs	r2, #1
 800b6d4:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b6d6:	4b0f      	ldr	r3, [pc, #60]	@ (800b714 <USBH_LL_Init+0x74>)
 800b6d8:	2200      	movs	r2, #0
 800b6da:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b6dc:	4b0d      	ldr	r3, [pc, #52]	@ (800b714 <USBH_LL_Init+0x74>)
 800b6de:	2202      	movs	r2, #2
 800b6e0:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b6e2:	4b0c      	ldr	r3, [pc, #48]	@ (800b714 <USBH_LL_Init+0x74>)
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b6e8:	480a      	ldr	r0, [pc, #40]	@ (800b714 <USBH_LL_Init+0x74>)
 800b6ea:	f7f7 f9f2 	bl	8002ad2 <HAL_HCD_Init>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d001      	beq.n	800b6f8 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b6f4:	f7f6 fbbe 	bl	8001e74 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b6f8:	4806      	ldr	r0, [pc, #24]	@ (800b714 <USBH_LL_Init+0x74>)
 800b6fa:	f7f7 fe2f 	bl	800335c <HAL_HCD_GetCurrentFrame>
 800b6fe:	4603      	mov	r3, r0
 800b700:	4619      	mov	r1, r3
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	f7fe fee0 	bl	800a4c8 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 800b708:	2300      	movs	r3, #0
}
 800b70a:	4618      	mov	r0, r3
 800b70c:	3708      	adds	r7, #8
 800b70e:	46bd      	mov	sp, r7
 800b710:	bd80      	pop	{r7, pc}
 800b712:	bf00      	nop
 800b714:	20000790 	.word	0x20000790

0800b718 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b084      	sub	sp, #16
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b720:	2300      	movs	r3, #0
 800b722:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b724:	2300      	movs	r3, #0
 800b726:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b72e:	4618      	mov	r0, r3
 800b730:	f7f7 fd9c 	bl	800326c <HAL_HCD_Start>
 800b734:	4603      	mov	r3, r0
 800b736:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b738:	7bfb      	ldrb	r3, [r7, #15]
 800b73a:	4618      	mov	r0, r3
 800b73c:	f000 f94c 	bl	800b9d8 <USBH_Get_USB_Status>
 800b740:	4603      	mov	r3, r0
 800b742:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b744:	7bbb      	ldrb	r3, [r7, #14]
}
 800b746:	4618      	mov	r0, r3
 800b748:	3710      	adds	r7, #16
 800b74a:	46bd      	mov	sp, r7
 800b74c:	bd80      	pop	{r7, pc}

0800b74e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b74e:	b580      	push	{r7, lr}
 800b750:	b084      	sub	sp, #16
 800b752:	af00      	add	r7, sp, #0
 800b754:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b756:	2300      	movs	r3, #0
 800b758:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b75a:	2300      	movs	r3, #0
 800b75c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b764:	4618      	mov	r0, r3
 800b766:	f7f7 fda4 	bl	80032b2 <HAL_HCD_Stop>
 800b76a:	4603      	mov	r3, r0
 800b76c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b76e:	7bfb      	ldrb	r3, [r7, #15]
 800b770:	4618      	mov	r0, r3
 800b772:	f000 f931 	bl	800b9d8 <USBH_Get_USB_Status>
 800b776:	4603      	mov	r3, r0
 800b778:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b77a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b77c:	4618      	mov	r0, r3
 800b77e:	3710      	adds	r7, #16
 800b780:	46bd      	mov	sp, r7
 800b782:	bd80      	pop	{r7, pc}

0800b784 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b084      	sub	sp, #16
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800b78c:	2301      	movs	r3, #1
 800b78e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b796:	4618      	mov	r0, r3
 800b798:	f7f7 fdee 	bl	8003378 <HAL_HCD_GetCurrentSpeed>
 800b79c:	4603      	mov	r3, r0
 800b79e:	2b02      	cmp	r3, #2
 800b7a0:	d00c      	beq.n	800b7bc <USBH_LL_GetSpeed+0x38>
 800b7a2:	2b02      	cmp	r3, #2
 800b7a4:	d80d      	bhi.n	800b7c2 <USBH_LL_GetSpeed+0x3e>
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d002      	beq.n	800b7b0 <USBH_LL_GetSpeed+0x2c>
 800b7aa:	2b01      	cmp	r3, #1
 800b7ac:	d003      	beq.n	800b7b6 <USBH_LL_GetSpeed+0x32>
 800b7ae:	e008      	b.n	800b7c2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	73fb      	strb	r3, [r7, #15]
    break;
 800b7b4:	e008      	b.n	800b7c8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	73fb      	strb	r3, [r7, #15]
    break;
 800b7ba:	e005      	b.n	800b7c8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800b7bc:	2302      	movs	r3, #2
 800b7be:	73fb      	strb	r3, [r7, #15]
    break;
 800b7c0:	e002      	b.n	800b7c8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800b7c2:	2301      	movs	r3, #1
 800b7c4:	73fb      	strb	r3, [r7, #15]
    break;
 800b7c6:	bf00      	nop
  }
  return  speed;
 800b7c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	3710      	adds	r7, #16
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	bd80      	pop	{r7, pc}

0800b7d2 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800b7d2:	b580      	push	{r7, lr}
 800b7d4:	b084      	sub	sp, #16
 800b7d6:	af00      	add	r7, sp, #0
 800b7d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b7da:	2300      	movs	r3, #0
 800b7dc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b7de:	2300      	movs	r3, #0
 800b7e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	f7f7 fd7f 	bl	80032ec <HAL_HCD_ResetPort>
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b7f2:	7bfb      	ldrb	r3, [r7, #15]
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	f000 f8ef 	bl	800b9d8 <USBH_Get_USB_Status>
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b7fe:	7bbb      	ldrb	r3, [r7, #14]
}
 800b800:	4618      	mov	r0, r3
 800b802:	3710      	adds	r7, #16
 800b804:	46bd      	mov	sp, r7
 800b806:	bd80      	pop	{r7, pc}

0800b808 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b082      	sub	sp, #8
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
 800b810:	460b      	mov	r3, r1
 800b812:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b81a:	78fa      	ldrb	r2, [r7, #3]
 800b81c:	4611      	mov	r1, r2
 800b81e:	4618      	mov	r0, r3
 800b820:	f7f7 fd87 	bl	8003332 <HAL_HCD_HC_GetXferCount>
 800b824:	4603      	mov	r3, r0
}
 800b826:	4618      	mov	r0, r3
 800b828:	3708      	adds	r7, #8
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}

0800b82e <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800b82e:	b590      	push	{r4, r7, lr}
 800b830:	b089      	sub	sp, #36	@ 0x24
 800b832:	af04      	add	r7, sp, #16
 800b834:	6078      	str	r0, [r7, #4]
 800b836:	4608      	mov	r0, r1
 800b838:	4611      	mov	r1, r2
 800b83a:	461a      	mov	r2, r3
 800b83c:	4603      	mov	r3, r0
 800b83e:	70fb      	strb	r3, [r7, #3]
 800b840:	460b      	mov	r3, r1
 800b842:	70bb      	strb	r3, [r7, #2]
 800b844:	4613      	mov	r3, r2
 800b846:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b848:	2300      	movs	r3, #0
 800b84a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b84c:	2300      	movs	r3, #0
 800b84e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b856:	787c      	ldrb	r4, [r7, #1]
 800b858:	78ba      	ldrb	r2, [r7, #2]
 800b85a:	78f9      	ldrb	r1, [r7, #3]
 800b85c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b85e:	9302      	str	r3, [sp, #8]
 800b860:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b864:	9301      	str	r3, [sp, #4]
 800b866:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b86a:	9300      	str	r3, [sp, #0]
 800b86c:	4623      	mov	r3, r4
 800b86e:	f7f7 f997 	bl	8002ba0 <HAL_HCD_HC_Init>
 800b872:	4603      	mov	r3, r0
 800b874:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b876:	7bfb      	ldrb	r3, [r7, #15]
 800b878:	4618      	mov	r0, r3
 800b87a:	f000 f8ad 	bl	800b9d8 <USBH_Get_USB_Status>
 800b87e:	4603      	mov	r3, r0
 800b880:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b882:	7bbb      	ldrb	r3, [r7, #14]
}
 800b884:	4618      	mov	r0, r3
 800b886:	3714      	adds	r7, #20
 800b888:	46bd      	mov	sp, r7
 800b88a:	bd90      	pop	{r4, r7, pc}

0800b88c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b083      	sub	sp, #12
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
 800b894:	460b      	mov	r3, r1
 800b896:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800b898:	2300      	movs	r3, #0
}
 800b89a:	4618      	mov	r0, r3
 800b89c:	370c      	adds	r7, #12
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a4:	4770      	bx	lr

0800b8a6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b8a6:	b590      	push	{r4, r7, lr}
 800b8a8:	b089      	sub	sp, #36	@ 0x24
 800b8aa:	af04      	add	r7, sp, #16
 800b8ac:	6078      	str	r0, [r7, #4]
 800b8ae:	4608      	mov	r0, r1
 800b8b0:	4611      	mov	r1, r2
 800b8b2:	461a      	mov	r2, r3
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	70fb      	strb	r3, [r7, #3]
 800b8b8:	460b      	mov	r3, r1
 800b8ba:	70bb      	strb	r3, [r7, #2]
 800b8bc:	4613      	mov	r3, r2
 800b8be:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b8ce:	787c      	ldrb	r4, [r7, #1]
 800b8d0:	78ba      	ldrb	r2, [r7, #2]
 800b8d2:	78f9      	ldrb	r1, [r7, #3]
 800b8d4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b8d8:	9303      	str	r3, [sp, #12]
 800b8da:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b8dc:	9302      	str	r3, [sp, #8]
 800b8de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8e0:	9301      	str	r3, [sp, #4]
 800b8e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b8e6:	9300      	str	r3, [sp, #0]
 800b8e8:	4623      	mov	r3, r4
 800b8ea:	f7f7 fa11 	bl	8002d10 <HAL_HCD_HC_SubmitRequest>
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b8f2:	7bfb      	ldrb	r3, [r7, #15]
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	f000 f86f 	bl	800b9d8 <USBH_Get_USB_Status>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b8fe:	7bbb      	ldrb	r3, [r7, #14]
}
 800b900:	4618      	mov	r0, r3
 800b902:	3714      	adds	r7, #20
 800b904:	46bd      	mov	sp, r7
 800b906:	bd90      	pop	{r4, r7, pc}

0800b908 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b082      	sub	sp, #8
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
 800b910:	460b      	mov	r3, r1
 800b912:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b91a:	78fa      	ldrb	r2, [r7, #3]
 800b91c:	4611      	mov	r1, r2
 800b91e:	4618      	mov	r0, r3
 800b920:	f7f7 fcf2 	bl	8003308 <HAL_HCD_HC_GetURBState>
 800b924:	4603      	mov	r3, r0
}
 800b926:	4618      	mov	r0, r3
 800b928:	3708      	adds	r7, #8
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}

0800b92e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b92e:	b580      	push	{r7, lr}
 800b930:	b082      	sub	sp, #8
 800b932:	af00      	add	r7, sp, #0
 800b934:	6078      	str	r0, [r7, #4]
 800b936:	460b      	mov	r3, r1
 800b938:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b940:	2b01      	cmp	r3, #1
 800b942:	d103      	bne.n	800b94c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b944:	78fb      	ldrb	r3, [r7, #3]
 800b946:	4618      	mov	r0, r3
 800b948:	f000 f872 	bl	800ba30 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b94c:	20c8      	movs	r0, #200	@ 0xc8
 800b94e:	f7f6 fdd5 	bl	80024fc <HAL_Delay>
  return USBH_OK;
 800b952:	2300      	movs	r3, #0
}
 800b954:	4618      	mov	r0, r3
 800b956:	3708      	adds	r7, #8
 800b958:	46bd      	mov	sp, r7
 800b95a:	bd80      	pop	{r7, pc}

0800b95c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b95c:	b480      	push	{r7}
 800b95e:	b085      	sub	sp, #20
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
 800b964:	460b      	mov	r3, r1
 800b966:	70fb      	strb	r3, [r7, #3]
 800b968:	4613      	mov	r3, r2
 800b96a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b972:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b974:	78fa      	ldrb	r2, [r7, #3]
 800b976:	68f9      	ldr	r1, [r7, #12]
 800b978:	4613      	mov	r3, r2
 800b97a:	011b      	lsls	r3, r3, #4
 800b97c:	1a9b      	subs	r3, r3, r2
 800b97e:	009b      	lsls	r3, r3, #2
 800b980:	440b      	add	r3, r1
 800b982:	3317      	adds	r3, #23
 800b984:	781b      	ldrb	r3, [r3, #0]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d00a      	beq.n	800b9a0 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b98a:	78fa      	ldrb	r2, [r7, #3]
 800b98c:	68f9      	ldr	r1, [r7, #12]
 800b98e:	4613      	mov	r3, r2
 800b990:	011b      	lsls	r3, r3, #4
 800b992:	1a9b      	subs	r3, r3, r2
 800b994:	009b      	lsls	r3, r3, #2
 800b996:	440b      	add	r3, r1
 800b998:	333c      	adds	r3, #60	@ 0x3c
 800b99a:	78ba      	ldrb	r2, [r7, #2]
 800b99c:	701a      	strb	r2, [r3, #0]
 800b99e:	e009      	b.n	800b9b4 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b9a0:	78fa      	ldrb	r2, [r7, #3]
 800b9a2:	68f9      	ldr	r1, [r7, #12]
 800b9a4:	4613      	mov	r3, r2
 800b9a6:	011b      	lsls	r3, r3, #4
 800b9a8:	1a9b      	subs	r3, r3, r2
 800b9aa:	009b      	lsls	r3, r3, #2
 800b9ac:	440b      	add	r3, r1
 800b9ae:	333d      	adds	r3, #61	@ 0x3d
 800b9b0:	78ba      	ldrb	r2, [r7, #2]
 800b9b2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b9b4:	2300      	movs	r3, #0
}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	3714      	adds	r7, #20
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c0:	4770      	bx	lr

0800b9c2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b9c2:	b580      	push	{r7, lr}
 800b9c4:	b082      	sub	sp, #8
 800b9c6:	af00      	add	r7, sp, #0
 800b9c8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f7f6 fd96 	bl	80024fc <HAL_Delay>
}
 800b9d0:	bf00      	nop
 800b9d2:	3708      	adds	r7, #8
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bd80      	pop	{r7, pc}

0800b9d8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b085      	sub	sp, #20
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	4603      	mov	r3, r0
 800b9e0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b9e6:	79fb      	ldrb	r3, [r7, #7]
 800b9e8:	2b03      	cmp	r3, #3
 800b9ea:	d817      	bhi.n	800ba1c <USBH_Get_USB_Status+0x44>
 800b9ec:	a201      	add	r2, pc, #4	@ (adr r2, 800b9f4 <USBH_Get_USB_Status+0x1c>)
 800b9ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9f2:	bf00      	nop
 800b9f4:	0800ba05 	.word	0x0800ba05
 800b9f8:	0800ba0b 	.word	0x0800ba0b
 800b9fc:	0800ba11 	.word	0x0800ba11
 800ba00:	0800ba17 	.word	0x0800ba17
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800ba04:	2300      	movs	r3, #0
 800ba06:	73fb      	strb	r3, [r7, #15]
    break;
 800ba08:	e00b      	b.n	800ba22 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ba0a:	2302      	movs	r3, #2
 800ba0c:	73fb      	strb	r3, [r7, #15]
    break;
 800ba0e:	e008      	b.n	800ba22 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800ba10:	2301      	movs	r3, #1
 800ba12:	73fb      	strb	r3, [r7, #15]
    break;
 800ba14:	e005      	b.n	800ba22 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ba16:	2302      	movs	r3, #2
 800ba18:	73fb      	strb	r3, [r7, #15]
    break;
 800ba1a:	e002      	b.n	800ba22 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800ba1c:	2302      	movs	r3, #2
 800ba1e:	73fb      	strb	r3, [r7, #15]
    break;
 800ba20:	bf00      	nop
  }
  return usb_status;
 800ba22:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba24:	4618      	mov	r0, r3
 800ba26:	3714      	adds	r7, #20
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2e:	4770      	bx	lr

0800ba30 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b084      	sub	sp, #16
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	4603      	mov	r3, r0
 800ba38:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800ba3a:	79fb      	ldrb	r3, [r7, #7]
 800ba3c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800ba3e:	79fb      	ldrb	r3, [r7, #7]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d102      	bne.n	800ba4a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800ba44:	2300      	movs	r3, #0
 800ba46:	73fb      	strb	r3, [r7, #15]
 800ba48:	e001      	b.n	800ba4e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800ba4e:	7bfb      	ldrb	r3, [r7, #15]
 800ba50:	461a      	mov	r2, r3
 800ba52:	2101      	movs	r1, #1
 800ba54:	4803      	ldr	r0, [pc, #12]	@ (800ba64 <MX_DriverVbusFS+0x34>)
 800ba56:	f7f7 f823 	bl	8002aa0 <HAL_GPIO_WritePin>
}
 800ba5a:	bf00      	nop
 800ba5c:	3710      	adds	r7, #16
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bd80      	pop	{r7, pc}
 800ba62:	bf00      	nop
 800ba64:	40020800 	.word	0x40020800

0800ba68 <__cvt>:
 800ba68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba6c:	ec57 6b10 	vmov	r6, r7, d0
 800ba70:	2f00      	cmp	r7, #0
 800ba72:	460c      	mov	r4, r1
 800ba74:	4619      	mov	r1, r3
 800ba76:	463b      	mov	r3, r7
 800ba78:	bfbb      	ittet	lt
 800ba7a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ba7e:	461f      	movlt	r7, r3
 800ba80:	2300      	movge	r3, #0
 800ba82:	232d      	movlt	r3, #45	@ 0x2d
 800ba84:	700b      	strb	r3, [r1, #0]
 800ba86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba88:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ba8c:	4691      	mov	r9, r2
 800ba8e:	f023 0820 	bic.w	r8, r3, #32
 800ba92:	bfbc      	itt	lt
 800ba94:	4632      	movlt	r2, r6
 800ba96:	4616      	movlt	r6, r2
 800ba98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ba9c:	d005      	beq.n	800baaa <__cvt+0x42>
 800ba9e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800baa2:	d100      	bne.n	800baa6 <__cvt+0x3e>
 800baa4:	3401      	adds	r4, #1
 800baa6:	2102      	movs	r1, #2
 800baa8:	e000      	b.n	800baac <__cvt+0x44>
 800baaa:	2103      	movs	r1, #3
 800baac:	ab03      	add	r3, sp, #12
 800baae:	9301      	str	r3, [sp, #4]
 800bab0:	ab02      	add	r3, sp, #8
 800bab2:	9300      	str	r3, [sp, #0]
 800bab4:	ec47 6b10 	vmov	d0, r6, r7
 800bab8:	4653      	mov	r3, sl
 800baba:	4622      	mov	r2, r4
 800babc:	f000 feb4 	bl	800c828 <_dtoa_r>
 800bac0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bac4:	4605      	mov	r5, r0
 800bac6:	d119      	bne.n	800bafc <__cvt+0x94>
 800bac8:	f019 0f01 	tst.w	r9, #1
 800bacc:	d00e      	beq.n	800baec <__cvt+0x84>
 800bace:	eb00 0904 	add.w	r9, r0, r4
 800bad2:	2200      	movs	r2, #0
 800bad4:	2300      	movs	r3, #0
 800bad6:	4630      	mov	r0, r6
 800bad8:	4639      	mov	r1, r7
 800bada:	f7f4 fff5 	bl	8000ac8 <__aeabi_dcmpeq>
 800bade:	b108      	cbz	r0, 800bae4 <__cvt+0x7c>
 800bae0:	f8cd 900c 	str.w	r9, [sp, #12]
 800bae4:	2230      	movs	r2, #48	@ 0x30
 800bae6:	9b03      	ldr	r3, [sp, #12]
 800bae8:	454b      	cmp	r3, r9
 800baea:	d31e      	bcc.n	800bb2a <__cvt+0xc2>
 800baec:	9b03      	ldr	r3, [sp, #12]
 800baee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800baf0:	1b5b      	subs	r3, r3, r5
 800baf2:	4628      	mov	r0, r5
 800baf4:	6013      	str	r3, [r2, #0]
 800baf6:	b004      	add	sp, #16
 800baf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bafc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bb00:	eb00 0904 	add.w	r9, r0, r4
 800bb04:	d1e5      	bne.n	800bad2 <__cvt+0x6a>
 800bb06:	7803      	ldrb	r3, [r0, #0]
 800bb08:	2b30      	cmp	r3, #48	@ 0x30
 800bb0a:	d10a      	bne.n	800bb22 <__cvt+0xba>
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	2300      	movs	r3, #0
 800bb10:	4630      	mov	r0, r6
 800bb12:	4639      	mov	r1, r7
 800bb14:	f7f4 ffd8 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb18:	b918      	cbnz	r0, 800bb22 <__cvt+0xba>
 800bb1a:	f1c4 0401 	rsb	r4, r4, #1
 800bb1e:	f8ca 4000 	str.w	r4, [sl]
 800bb22:	f8da 3000 	ldr.w	r3, [sl]
 800bb26:	4499      	add	r9, r3
 800bb28:	e7d3      	b.n	800bad2 <__cvt+0x6a>
 800bb2a:	1c59      	adds	r1, r3, #1
 800bb2c:	9103      	str	r1, [sp, #12]
 800bb2e:	701a      	strb	r2, [r3, #0]
 800bb30:	e7d9      	b.n	800bae6 <__cvt+0x7e>

0800bb32 <__exponent>:
 800bb32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb34:	2900      	cmp	r1, #0
 800bb36:	bfba      	itte	lt
 800bb38:	4249      	neglt	r1, r1
 800bb3a:	232d      	movlt	r3, #45	@ 0x2d
 800bb3c:	232b      	movge	r3, #43	@ 0x2b
 800bb3e:	2909      	cmp	r1, #9
 800bb40:	7002      	strb	r2, [r0, #0]
 800bb42:	7043      	strb	r3, [r0, #1]
 800bb44:	dd29      	ble.n	800bb9a <__exponent+0x68>
 800bb46:	f10d 0307 	add.w	r3, sp, #7
 800bb4a:	461d      	mov	r5, r3
 800bb4c:	270a      	movs	r7, #10
 800bb4e:	461a      	mov	r2, r3
 800bb50:	fbb1 f6f7 	udiv	r6, r1, r7
 800bb54:	fb07 1416 	mls	r4, r7, r6, r1
 800bb58:	3430      	adds	r4, #48	@ 0x30
 800bb5a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800bb5e:	460c      	mov	r4, r1
 800bb60:	2c63      	cmp	r4, #99	@ 0x63
 800bb62:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800bb66:	4631      	mov	r1, r6
 800bb68:	dcf1      	bgt.n	800bb4e <__exponent+0x1c>
 800bb6a:	3130      	adds	r1, #48	@ 0x30
 800bb6c:	1e94      	subs	r4, r2, #2
 800bb6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bb72:	1c41      	adds	r1, r0, #1
 800bb74:	4623      	mov	r3, r4
 800bb76:	42ab      	cmp	r3, r5
 800bb78:	d30a      	bcc.n	800bb90 <__exponent+0x5e>
 800bb7a:	f10d 0309 	add.w	r3, sp, #9
 800bb7e:	1a9b      	subs	r3, r3, r2
 800bb80:	42ac      	cmp	r4, r5
 800bb82:	bf88      	it	hi
 800bb84:	2300      	movhi	r3, #0
 800bb86:	3302      	adds	r3, #2
 800bb88:	4403      	add	r3, r0
 800bb8a:	1a18      	subs	r0, r3, r0
 800bb8c:	b003      	add	sp, #12
 800bb8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb90:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bb94:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bb98:	e7ed      	b.n	800bb76 <__exponent+0x44>
 800bb9a:	2330      	movs	r3, #48	@ 0x30
 800bb9c:	3130      	adds	r1, #48	@ 0x30
 800bb9e:	7083      	strb	r3, [r0, #2]
 800bba0:	70c1      	strb	r1, [r0, #3]
 800bba2:	1d03      	adds	r3, r0, #4
 800bba4:	e7f1      	b.n	800bb8a <__exponent+0x58>
	...

0800bba8 <_printf_float>:
 800bba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbac:	b08d      	sub	sp, #52	@ 0x34
 800bbae:	460c      	mov	r4, r1
 800bbb0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800bbb4:	4616      	mov	r6, r2
 800bbb6:	461f      	mov	r7, r3
 800bbb8:	4605      	mov	r5, r0
 800bbba:	f000 fda7 	bl	800c70c <_localeconv_r>
 800bbbe:	6803      	ldr	r3, [r0, #0]
 800bbc0:	9304      	str	r3, [sp, #16]
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	f7f4 fb54 	bl	8000270 <strlen>
 800bbc8:	2300      	movs	r3, #0
 800bbca:	930a      	str	r3, [sp, #40]	@ 0x28
 800bbcc:	f8d8 3000 	ldr.w	r3, [r8]
 800bbd0:	9005      	str	r0, [sp, #20]
 800bbd2:	3307      	adds	r3, #7
 800bbd4:	f023 0307 	bic.w	r3, r3, #7
 800bbd8:	f103 0208 	add.w	r2, r3, #8
 800bbdc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bbe0:	f8d4 b000 	ldr.w	fp, [r4]
 800bbe4:	f8c8 2000 	str.w	r2, [r8]
 800bbe8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bbec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bbf0:	9307      	str	r3, [sp, #28]
 800bbf2:	f8cd 8018 	str.w	r8, [sp, #24]
 800bbf6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bbfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bbfe:	4b9c      	ldr	r3, [pc, #624]	@ (800be70 <_printf_float+0x2c8>)
 800bc00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bc04:	f7f4 ff92 	bl	8000b2c <__aeabi_dcmpun>
 800bc08:	bb70      	cbnz	r0, 800bc68 <_printf_float+0xc0>
 800bc0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bc0e:	4b98      	ldr	r3, [pc, #608]	@ (800be70 <_printf_float+0x2c8>)
 800bc10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bc14:	f7f4 ff6c 	bl	8000af0 <__aeabi_dcmple>
 800bc18:	bb30      	cbnz	r0, 800bc68 <_printf_float+0xc0>
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	4640      	mov	r0, r8
 800bc20:	4649      	mov	r1, r9
 800bc22:	f7f4 ff5b 	bl	8000adc <__aeabi_dcmplt>
 800bc26:	b110      	cbz	r0, 800bc2e <_printf_float+0x86>
 800bc28:	232d      	movs	r3, #45	@ 0x2d
 800bc2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc2e:	4a91      	ldr	r2, [pc, #580]	@ (800be74 <_printf_float+0x2cc>)
 800bc30:	4b91      	ldr	r3, [pc, #580]	@ (800be78 <_printf_float+0x2d0>)
 800bc32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bc36:	bf8c      	ite	hi
 800bc38:	4690      	movhi	r8, r2
 800bc3a:	4698      	movls	r8, r3
 800bc3c:	2303      	movs	r3, #3
 800bc3e:	6123      	str	r3, [r4, #16]
 800bc40:	f02b 0304 	bic.w	r3, fp, #4
 800bc44:	6023      	str	r3, [r4, #0]
 800bc46:	f04f 0900 	mov.w	r9, #0
 800bc4a:	9700      	str	r7, [sp, #0]
 800bc4c:	4633      	mov	r3, r6
 800bc4e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bc50:	4621      	mov	r1, r4
 800bc52:	4628      	mov	r0, r5
 800bc54:	f000 fa84 	bl	800c160 <_printf_common>
 800bc58:	3001      	adds	r0, #1
 800bc5a:	f040 808d 	bne.w	800bd78 <_printf_float+0x1d0>
 800bc5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bc62:	b00d      	add	sp, #52	@ 0x34
 800bc64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc68:	4642      	mov	r2, r8
 800bc6a:	464b      	mov	r3, r9
 800bc6c:	4640      	mov	r0, r8
 800bc6e:	4649      	mov	r1, r9
 800bc70:	f7f4 ff5c 	bl	8000b2c <__aeabi_dcmpun>
 800bc74:	b140      	cbz	r0, 800bc88 <_printf_float+0xe0>
 800bc76:	464b      	mov	r3, r9
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	bfbc      	itt	lt
 800bc7c:	232d      	movlt	r3, #45	@ 0x2d
 800bc7e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bc82:	4a7e      	ldr	r2, [pc, #504]	@ (800be7c <_printf_float+0x2d4>)
 800bc84:	4b7e      	ldr	r3, [pc, #504]	@ (800be80 <_printf_float+0x2d8>)
 800bc86:	e7d4      	b.n	800bc32 <_printf_float+0x8a>
 800bc88:	6863      	ldr	r3, [r4, #4]
 800bc8a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bc8e:	9206      	str	r2, [sp, #24]
 800bc90:	1c5a      	adds	r2, r3, #1
 800bc92:	d13b      	bne.n	800bd0c <_printf_float+0x164>
 800bc94:	2306      	movs	r3, #6
 800bc96:	6063      	str	r3, [r4, #4]
 800bc98:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	6022      	str	r2, [r4, #0]
 800bca0:	9303      	str	r3, [sp, #12]
 800bca2:	ab0a      	add	r3, sp, #40	@ 0x28
 800bca4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bca8:	ab09      	add	r3, sp, #36	@ 0x24
 800bcaa:	9300      	str	r3, [sp, #0]
 800bcac:	6861      	ldr	r1, [r4, #4]
 800bcae:	ec49 8b10 	vmov	d0, r8, r9
 800bcb2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bcb6:	4628      	mov	r0, r5
 800bcb8:	f7ff fed6 	bl	800ba68 <__cvt>
 800bcbc:	9b06      	ldr	r3, [sp, #24]
 800bcbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bcc0:	2b47      	cmp	r3, #71	@ 0x47
 800bcc2:	4680      	mov	r8, r0
 800bcc4:	d129      	bne.n	800bd1a <_printf_float+0x172>
 800bcc6:	1cc8      	adds	r0, r1, #3
 800bcc8:	db02      	blt.n	800bcd0 <_printf_float+0x128>
 800bcca:	6863      	ldr	r3, [r4, #4]
 800bccc:	4299      	cmp	r1, r3
 800bcce:	dd41      	ble.n	800bd54 <_printf_float+0x1ac>
 800bcd0:	f1aa 0a02 	sub.w	sl, sl, #2
 800bcd4:	fa5f fa8a 	uxtb.w	sl, sl
 800bcd8:	3901      	subs	r1, #1
 800bcda:	4652      	mov	r2, sl
 800bcdc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bce0:	9109      	str	r1, [sp, #36]	@ 0x24
 800bce2:	f7ff ff26 	bl	800bb32 <__exponent>
 800bce6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bce8:	1813      	adds	r3, r2, r0
 800bcea:	2a01      	cmp	r2, #1
 800bcec:	4681      	mov	r9, r0
 800bcee:	6123      	str	r3, [r4, #16]
 800bcf0:	dc02      	bgt.n	800bcf8 <_printf_float+0x150>
 800bcf2:	6822      	ldr	r2, [r4, #0]
 800bcf4:	07d2      	lsls	r2, r2, #31
 800bcf6:	d501      	bpl.n	800bcfc <_printf_float+0x154>
 800bcf8:	3301      	adds	r3, #1
 800bcfa:	6123      	str	r3, [r4, #16]
 800bcfc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d0a2      	beq.n	800bc4a <_printf_float+0xa2>
 800bd04:	232d      	movs	r3, #45	@ 0x2d
 800bd06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd0a:	e79e      	b.n	800bc4a <_printf_float+0xa2>
 800bd0c:	9a06      	ldr	r2, [sp, #24]
 800bd0e:	2a47      	cmp	r2, #71	@ 0x47
 800bd10:	d1c2      	bne.n	800bc98 <_printf_float+0xf0>
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d1c0      	bne.n	800bc98 <_printf_float+0xf0>
 800bd16:	2301      	movs	r3, #1
 800bd18:	e7bd      	b.n	800bc96 <_printf_float+0xee>
 800bd1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bd1e:	d9db      	bls.n	800bcd8 <_printf_float+0x130>
 800bd20:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bd24:	d118      	bne.n	800bd58 <_printf_float+0x1b0>
 800bd26:	2900      	cmp	r1, #0
 800bd28:	6863      	ldr	r3, [r4, #4]
 800bd2a:	dd0b      	ble.n	800bd44 <_printf_float+0x19c>
 800bd2c:	6121      	str	r1, [r4, #16]
 800bd2e:	b913      	cbnz	r3, 800bd36 <_printf_float+0x18e>
 800bd30:	6822      	ldr	r2, [r4, #0]
 800bd32:	07d0      	lsls	r0, r2, #31
 800bd34:	d502      	bpl.n	800bd3c <_printf_float+0x194>
 800bd36:	3301      	adds	r3, #1
 800bd38:	440b      	add	r3, r1
 800bd3a:	6123      	str	r3, [r4, #16]
 800bd3c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bd3e:	f04f 0900 	mov.w	r9, #0
 800bd42:	e7db      	b.n	800bcfc <_printf_float+0x154>
 800bd44:	b913      	cbnz	r3, 800bd4c <_printf_float+0x1a4>
 800bd46:	6822      	ldr	r2, [r4, #0]
 800bd48:	07d2      	lsls	r2, r2, #31
 800bd4a:	d501      	bpl.n	800bd50 <_printf_float+0x1a8>
 800bd4c:	3302      	adds	r3, #2
 800bd4e:	e7f4      	b.n	800bd3a <_printf_float+0x192>
 800bd50:	2301      	movs	r3, #1
 800bd52:	e7f2      	b.n	800bd3a <_printf_float+0x192>
 800bd54:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bd58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd5a:	4299      	cmp	r1, r3
 800bd5c:	db05      	blt.n	800bd6a <_printf_float+0x1c2>
 800bd5e:	6823      	ldr	r3, [r4, #0]
 800bd60:	6121      	str	r1, [r4, #16]
 800bd62:	07d8      	lsls	r0, r3, #31
 800bd64:	d5ea      	bpl.n	800bd3c <_printf_float+0x194>
 800bd66:	1c4b      	adds	r3, r1, #1
 800bd68:	e7e7      	b.n	800bd3a <_printf_float+0x192>
 800bd6a:	2900      	cmp	r1, #0
 800bd6c:	bfd4      	ite	le
 800bd6e:	f1c1 0202 	rsble	r2, r1, #2
 800bd72:	2201      	movgt	r2, #1
 800bd74:	4413      	add	r3, r2
 800bd76:	e7e0      	b.n	800bd3a <_printf_float+0x192>
 800bd78:	6823      	ldr	r3, [r4, #0]
 800bd7a:	055a      	lsls	r2, r3, #21
 800bd7c:	d407      	bmi.n	800bd8e <_printf_float+0x1e6>
 800bd7e:	6923      	ldr	r3, [r4, #16]
 800bd80:	4642      	mov	r2, r8
 800bd82:	4631      	mov	r1, r6
 800bd84:	4628      	mov	r0, r5
 800bd86:	47b8      	blx	r7
 800bd88:	3001      	adds	r0, #1
 800bd8a:	d12b      	bne.n	800bde4 <_printf_float+0x23c>
 800bd8c:	e767      	b.n	800bc5e <_printf_float+0xb6>
 800bd8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bd92:	f240 80dd 	bls.w	800bf50 <_printf_float+0x3a8>
 800bd96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	f7f4 fe93 	bl	8000ac8 <__aeabi_dcmpeq>
 800bda2:	2800      	cmp	r0, #0
 800bda4:	d033      	beq.n	800be0e <_printf_float+0x266>
 800bda6:	4a37      	ldr	r2, [pc, #220]	@ (800be84 <_printf_float+0x2dc>)
 800bda8:	2301      	movs	r3, #1
 800bdaa:	4631      	mov	r1, r6
 800bdac:	4628      	mov	r0, r5
 800bdae:	47b8      	blx	r7
 800bdb0:	3001      	adds	r0, #1
 800bdb2:	f43f af54 	beq.w	800bc5e <_printf_float+0xb6>
 800bdb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bdba:	4543      	cmp	r3, r8
 800bdbc:	db02      	blt.n	800bdc4 <_printf_float+0x21c>
 800bdbe:	6823      	ldr	r3, [r4, #0]
 800bdc0:	07d8      	lsls	r0, r3, #31
 800bdc2:	d50f      	bpl.n	800bde4 <_printf_float+0x23c>
 800bdc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bdc8:	4631      	mov	r1, r6
 800bdca:	4628      	mov	r0, r5
 800bdcc:	47b8      	blx	r7
 800bdce:	3001      	adds	r0, #1
 800bdd0:	f43f af45 	beq.w	800bc5e <_printf_float+0xb6>
 800bdd4:	f04f 0900 	mov.w	r9, #0
 800bdd8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800bddc:	f104 0a1a 	add.w	sl, r4, #26
 800bde0:	45c8      	cmp	r8, r9
 800bde2:	dc09      	bgt.n	800bdf8 <_printf_float+0x250>
 800bde4:	6823      	ldr	r3, [r4, #0]
 800bde6:	079b      	lsls	r3, r3, #30
 800bde8:	f100 8103 	bmi.w	800bff2 <_printf_float+0x44a>
 800bdec:	68e0      	ldr	r0, [r4, #12]
 800bdee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bdf0:	4298      	cmp	r0, r3
 800bdf2:	bfb8      	it	lt
 800bdf4:	4618      	movlt	r0, r3
 800bdf6:	e734      	b.n	800bc62 <_printf_float+0xba>
 800bdf8:	2301      	movs	r3, #1
 800bdfa:	4652      	mov	r2, sl
 800bdfc:	4631      	mov	r1, r6
 800bdfe:	4628      	mov	r0, r5
 800be00:	47b8      	blx	r7
 800be02:	3001      	adds	r0, #1
 800be04:	f43f af2b 	beq.w	800bc5e <_printf_float+0xb6>
 800be08:	f109 0901 	add.w	r9, r9, #1
 800be0c:	e7e8      	b.n	800bde0 <_printf_float+0x238>
 800be0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be10:	2b00      	cmp	r3, #0
 800be12:	dc39      	bgt.n	800be88 <_printf_float+0x2e0>
 800be14:	4a1b      	ldr	r2, [pc, #108]	@ (800be84 <_printf_float+0x2dc>)
 800be16:	2301      	movs	r3, #1
 800be18:	4631      	mov	r1, r6
 800be1a:	4628      	mov	r0, r5
 800be1c:	47b8      	blx	r7
 800be1e:	3001      	adds	r0, #1
 800be20:	f43f af1d 	beq.w	800bc5e <_printf_float+0xb6>
 800be24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800be28:	ea59 0303 	orrs.w	r3, r9, r3
 800be2c:	d102      	bne.n	800be34 <_printf_float+0x28c>
 800be2e:	6823      	ldr	r3, [r4, #0]
 800be30:	07d9      	lsls	r1, r3, #31
 800be32:	d5d7      	bpl.n	800bde4 <_printf_float+0x23c>
 800be34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be38:	4631      	mov	r1, r6
 800be3a:	4628      	mov	r0, r5
 800be3c:	47b8      	blx	r7
 800be3e:	3001      	adds	r0, #1
 800be40:	f43f af0d 	beq.w	800bc5e <_printf_float+0xb6>
 800be44:	f04f 0a00 	mov.w	sl, #0
 800be48:	f104 0b1a 	add.w	fp, r4, #26
 800be4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be4e:	425b      	negs	r3, r3
 800be50:	4553      	cmp	r3, sl
 800be52:	dc01      	bgt.n	800be58 <_printf_float+0x2b0>
 800be54:	464b      	mov	r3, r9
 800be56:	e793      	b.n	800bd80 <_printf_float+0x1d8>
 800be58:	2301      	movs	r3, #1
 800be5a:	465a      	mov	r2, fp
 800be5c:	4631      	mov	r1, r6
 800be5e:	4628      	mov	r0, r5
 800be60:	47b8      	blx	r7
 800be62:	3001      	adds	r0, #1
 800be64:	f43f aefb 	beq.w	800bc5e <_printf_float+0xb6>
 800be68:	f10a 0a01 	add.w	sl, sl, #1
 800be6c:	e7ee      	b.n	800be4c <_printf_float+0x2a4>
 800be6e:	bf00      	nop
 800be70:	7fefffff 	.word	0x7fefffff
 800be74:	0800e7b8 	.word	0x0800e7b8
 800be78:	0800e7b4 	.word	0x0800e7b4
 800be7c:	0800e7c0 	.word	0x0800e7c0
 800be80:	0800e7bc 	.word	0x0800e7bc
 800be84:	0800e7c4 	.word	0x0800e7c4
 800be88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800be8a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800be8e:	4553      	cmp	r3, sl
 800be90:	bfa8      	it	ge
 800be92:	4653      	movge	r3, sl
 800be94:	2b00      	cmp	r3, #0
 800be96:	4699      	mov	r9, r3
 800be98:	dc36      	bgt.n	800bf08 <_printf_float+0x360>
 800be9a:	f04f 0b00 	mov.w	fp, #0
 800be9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bea2:	f104 021a 	add.w	r2, r4, #26
 800bea6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bea8:	9306      	str	r3, [sp, #24]
 800beaa:	eba3 0309 	sub.w	r3, r3, r9
 800beae:	455b      	cmp	r3, fp
 800beb0:	dc31      	bgt.n	800bf16 <_printf_float+0x36e>
 800beb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800beb4:	459a      	cmp	sl, r3
 800beb6:	dc3a      	bgt.n	800bf2e <_printf_float+0x386>
 800beb8:	6823      	ldr	r3, [r4, #0]
 800beba:	07da      	lsls	r2, r3, #31
 800bebc:	d437      	bmi.n	800bf2e <_printf_float+0x386>
 800bebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bec0:	ebaa 0903 	sub.w	r9, sl, r3
 800bec4:	9b06      	ldr	r3, [sp, #24]
 800bec6:	ebaa 0303 	sub.w	r3, sl, r3
 800beca:	4599      	cmp	r9, r3
 800becc:	bfa8      	it	ge
 800bece:	4699      	movge	r9, r3
 800bed0:	f1b9 0f00 	cmp.w	r9, #0
 800bed4:	dc33      	bgt.n	800bf3e <_printf_float+0x396>
 800bed6:	f04f 0800 	mov.w	r8, #0
 800beda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bede:	f104 0b1a 	add.w	fp, r4, #26
 800bee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bee4:	ebaa 0303 	sub.w	r3, sl, r3
 800bee8:	eba3 0309 	sub.w	r3, r3, r9
 800beec:	4543      	cmp	r3, r8
 800beee:	f77f af79 	ble.w	800bde4 <_printf_float+0x23c>
 800bef2:	2301      	movs	r3, #1
 800bef4:	465a      	mov	r2, fp
 800bef6:	4631      	mov	r1, r6
 800bef8:	4628      	mov	r0, r5
 800befa:	47b8      	blx	r7
 800befc:	3001      	adds	r0, #1
 800befe:	f43f aeae 	beq.w	800bc5e <_printf_float+0xb6>
 800bf02:	f108 0801 	add.w	r8, r8, #1
 800bf06:	e7ec      	b.n	800bee2 <_printf_float+0x33a>
 800bf08:	4642      	mov	r2, r8
 800bf0a:	4631      	mov	r1, r6
 800bf0c:	4628      	mov	r0, r5
 800bf0e:	47b8      	blx	r7
 800bf10:	3001      	adds	r0, #1
 800bf12:	d1c2      	bne.n	800be9a <_printf_float+0x2f2>
 800bf14:	e6a3      	b.n	800bc5e <_printf_float+0xb6>
 800bf16:	2301      	movs	r3, #1
 800bf18:	4631      	mov	r1, r6
 800bf1a:	4628      	mov	r0, r5
 800bf1c:	9206      	str	r2, [sp, #24]
 800bf1e:	47b8      	blx	r7
 800bf20:	3001      	adds	r0, #1
 800bf22:	f43f ae9c 	beq.w	800bc5e <_printf_float+0xb6>
 800bf26:	9a06      	ldr	r2, [sp, #24]
 800bf28:	f10b 0b01 	add.w	fp, fp, #1
 800bf2c:	e7bb      	b.n	800bea6 <_printf_float+0x2fe>
 800bf2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf32:	4631      	mov	r1, r6
 800bf34:	4628      	mov	r0, r5
 800bf36:	47b8      	blx	r7
 800bf38:	3001      	adds	r0, #1
 800bf3a:	d1c0      	bne.n	800bebe <_printf_float+0x316>
 800bf3c:	e68f      	b.n	800bc5e <_printf_float+0xb6>
 800bf3e:	9a06      	ldr	r2, [sp, #24]
 800bf40:	464b      	mov	r3, r9
 800bf42:	4442      	add	r2, r8
 800bf44:	4631      	mov	r1, r6
 800bf46:	4628      	mov	r0, r5
 800bf48:	47b8      	blx	r7
 800bf4a:	3001      	adds	r0, #1
 800bf4c:	d1c3      	bne.n	800bed6 <_printf_float+0x32e>
 800bf4e:	e686      	b.n	800bc5e <_printf_float+0xb6>
 800bf50:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bf54:	f1ba 0f01 	cmp.w	sl, #1
 800bf58:	dc01      	bgt.n	800bf5e <_printf_float+0x3b6>
 800bf5a:	07db      	lsls	r3, r3, #31
 800bf5c:	d536      	bpl.n	800bfcc <_printf_float+0x424>
 800bf5e:	2301      	movs	r3, #1
 800bf60:	4642      	mov	r2, r8
 800bf62:	4631      	mov	r1, r6
 800bf64:	4628      	mov	r0, r5
 800bf66:	47b8      	blx	r7
 800bf68:	3001      	adds	r0, #1
 800bf6a:	f43f ae78 	beq.w	800bc5e <_printf_float+0xb6>
 800bf6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf72:	4631      	mov	r1, r6
 800bf74:	4628      	mov	r0, r5
 800bf76:	47b8      	blx	r7
 800bf78:	3001      	adds	r0, #1
 800bf7a:	f43f ae70 	beq.w	800bc5e <_printf_float+0xb6>
 800bf7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bf82:	2200      	movs	r2, #0
 800bf84:	2300      	movs	r3, #0
 800bf86:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800bf8a:	f7f4 fd9d 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf8e:	b9c0      	cbnz	r0, 800bfc2 <_printf_float+0x41a>
 800bf90:	4653      	mov	r3, sl
 800bf92:	f108 0201 	add.w	r2, r8, #1
 800bf96:	4631      	mov	r1, r6
 800bf98:	4628      	mov	r0, r5
 800bf9a:	47b8      	blx	r7
 800bf9c:	3001      	adds	r0, #1
 800bf9e:	d10c      	bne.n	800bfba <_printf_float+0x412>
 800bfa0:	e65d      	b.n	800bc5e <_printf_float+0xb6>
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	465a      	mov	r2, fp
 800bfa6:	4631      	mov	r1, r6
 800bfa8:	4628      	mov	r0, r5
 800bfaa:	47b8      	blx	r7
 800bfac:	3001      	adds	r0, #1
 800bfae:	f43f ae56 	beq.w	800bc5e <_printf_float+0xb6>
 800bfb2:	f108 0801 	add.w	r8, r8, #1
 800bfb6:	45d0      	cmp	r8, sl
 800bfb8:	dbf3      	blt.n	800bfa2 <_printf_float+0x3fa>
 800bfba:	464b      	mov	r3, r9
 800bfbc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bfc0:	e6df      	b.n	800bd82 <_printf_float+0x1da>
 800bfc2:	f04f 0800 	mov.w	r8, #0
 800bfc6:	f104 0b1a 	add.w	fp, r4, #26
 800bfca:	e7f4      	b.n	800bfb6 <_printf_float+0x40e>
 800bfcc:	2301      	movs	r3, #1
 800bfce:	4642      	mov	r2, r8
 800bfd0:	e7e1      	b.n	800bf96 <_printf_float+0x3ee>
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	464a      	mov	r2, r9
 800bfd6:	4631      	mov	r1, r6
 800bfd8:	4628      	mov	r0, r5
 800bfda:	47b8      	blx	r7
 800bfdc:	3001      	adds	r0, #1
 800bfde:	f43f ae3e 	beq.w	800bc5e <_printf_float+0xb6>
 800bfe2:	f108 0801 	add.w	r8, r8, #1
 800bfe6:	68e3      	ldr	r3, [r4, #12]
 800bfe8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bfea:	1a5b      	subs	r3, r3, r1
 800bfec:	4543      	cmp	r3, r8
 800bfee:	dcf0      	bgt.n	800bfd2 <_printf_float+0x42a>
 800bff0:	e6fc      	b.n	800bdec <_printf_float+0x244>
 800bff2:	f04f 0800 	mov.w	r8, #0
 800bff6:	f104 0919 	add.w	r9, r4, #25
 800bffa:	e7f4      	b.n	800bfe6 <_printf_float+0x43e>

0800bffc <malloc>:
 800bffc:	4b02      	ldr	r3, [pc, #8]	@ (800c008 <malloc+0xc>)
 800bffe:	4601      	mov	r1, r0
 800c000:	6818      	ldr	r0, [r3, #0]
 800c002:	f000 b82d 	b.w	800c060 <_malloc_r>
 800c006:	bf00      	nop
 800c008:	20000054 	.word	0x20000054

0800c00c <free>:
 800c00c:	4b02      	ldr	r3, [pc, #8]	@ (800c018 <free+0xc>)
 800c00e:	4601      	mov	r1, r0
 800c010:	6818      	ldr	r0, [r3, #0]
 800c012:	f001 b9d9 	b.w	800d3c8 <_free_r>
 800c016:	bf00      	nop
 800c018:	20000054 	.word	0x20000054

0800c01c <sbrk_aligned>:
 800c01c:	b570      	push	{r4, r5, r6, lr}
 800c01e:	4e0f      	ldr	r6, [pc, #60]	@ (800c05c <sbrk_aligned+0x40>)
 800c020:	460c      	mov	r4, r1
 800c022:	6831      	ldr	r1, [r6, #0]
 800c024:	4605      	mov	r5, r0
 800c026:	b911      	cbnz	r1, 800c02e <sbrk_aligned+0x12>
 800c028:	f000 fb32 	bl	800c690 <_sbrk_r>
 800c02c:	6030      	str	r0, [r6, #0]
 800c02e:	4621      	mov	r1, r4
 800c030:	4628      	mov	r0, r5
 800c032:	f000 fb2d 	bl	800c690 <_sbrk_r>
 800c036:	1c43      	adds	r3, r0, #1
 800c038:	d103      	bne.n	800c042 <sbrk_aligned+0x26>
 800c03a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c03e:	4620      	mov	r0, r4
 800c040:	bd70      	pop	{r4, r5, r6, pc}
 800c042:	1cc4      	adds	r4, r0, #3
 800c044:	f024 0403 	bic.w	r4, r4, #3
 800c048:	42a0      	cmp	r0, r4
 800c04a:	d0f8      	beq.n	800c03e <sbrk_aligned+0x22>
 800c04c:	1a21      	subs	r1, r4, r0
 800c04e:	4628      	mov	r0, r5
 800c050:	f000 fb1e 	bl	800c690 <_sbrk_r>
 800c054:	3001      	adds	r0, #1
 800c056:	d1f2      	bne.n	800c03e <sbrk_aligned+0x22>
 800c058:	e7ef      	b.n	800c03a <sbrk_aligned+0x1e>
 800c05a:	bf00      	nop
 800c05c:	20000b70 	.word	0x20000b70

0800c060 <_malloc_r>:
 800c060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c064:	1ccd      	adds	r5, r1, #3
 800c066:	f025 0503 	bic.w	r5, r5, #3
 800c06a:	3508      	adds	r5, #8
 800c06c:	2d0c      	cmp	r5, #12
 800c06e:	bf38      	it	cc
 800c070:	250c      	movcc	r5, #12
 800c072:	2d00      	cmp	r5, #0
 800c074:	4606      	mov	r6, r0
 800c076:	db01      	blt.n	800c07c <_malloc_r+0x1c>
 800c078:	42a9      	cmp	r1, r5
 800c07a:	d904      	bls.n	800c086 <_malloc_r+0x26>
 800c07c:	230c      	movs	r3, #12
 800c07e:	6033      	str	r3, [r6, #0]
 800c080:	2000      	movs	r0, #0
 800c082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c086:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c15c <_malloc_r+0xfc>
 800c08a:	f000 fa2b 	bl	800c4e4 <__malloc_lock>
 800c08e:	f8d8 3000 	ldr.w	r3, [r8]
 800c092:	461c      	mov	r4, r3
 800c094:	bb44      	cbnz	r4, 800c0e8 <_malloc_r+0x88>
 800c096:	4629      	mov	r1, r5
 800c098:	4630      	mov	r0, r6
 800c09a:	f7ff ffbf 	bl	800c01c <sbrk_aligned>
 800c09e:	1c43      	adds	r3, r0, #1
 800c0a0:	4604      	mov	r4, r0
 800c0a2:	d158      	bne.n	800c156 <_malloc_r+0xf6>
 800c0a4:	f8d8 4000 	ldr.w	r4, [r8]
 800c0a8:	4627      	mov	r7, r4
 800c0aa:	2f00      	cmp	r7, #0
 800c0ac:	d143      	bne.n	800c136 <_malloc_r+0xd6>
 800c0ae:	2c00      	cmp	r4, #0
 800c0b0:	d04b      	beq.n	800c14a <_malloc_r+0xea>
 800c0b2:	6823      	ldr	r3, [r4, #0]
 800c0b4:	4639      	mov	r1, r7
 800c0b6:	4630      	mov	r0, r6
 800c0b8:	eb04 0903 	add.w	r9, r4, r3
 800c0bc:	f000 fae8 	bl	800c690 <_sbrk_r>
 800c0c0:	4581      	cmp	r9, r0
 800c0c2:	d142      	bne.n	800c14a <_malloc_r+0xea>
 800c0c4:	6821      	ldr	r1, [r4, #0]
 800c0c6:	1a6d      	subs	r5, r5, r1
 800c0c8:	4629      	mov	r1, r5
 800c0ca:	4630      	mov	r0, r6
 800c0cc:	f7ff ffa6 	bl	800c01c <sbrk_aligned>
 800c0d0:	3001      	adds	r0, #1
 800c0d2:	d03a      	beq.n	800c14a <_malloc_r+0xea>
 800c0d4:	6823      	ldr	r3, [r4, #0]
 800c0d6:	442b      	add	r3, r5
 800c0d8:	6023      	str	r3, [r4, #0]
 800c0da:	f8d8 3000 	ldr.w	r3, [r8]
 800c0de:	685a      	ldr	r2, [r3, #4]
 800c0e0:	bb62      	cbnz	r2, 800c13c <_malloc_r+0xdc>
 800c0e2:	f8c8 7000 	str.w	r7, [r8]
 800c0e6:	e00f      	b.n	800c108 <_malloc_r+0xa8>
 800c0e8:	6822      	ldr	r2, [r4, #0]
 800c0ea:	1b52      	subs	r2, r2, r5
 800c0ec:	d420      	bmi.n	800c130 <_malloc_r+0xd0>
 800c0ee:	2a0b      	cmp	r2, #11
 800c0f0:	d917      	bls.n	800c122 <_malloc_r+0xc2>
 800c0f2:	1961      	adds	r1, r4, r5
 800c0f4:	42a3      	cmp	r3, r4
 800c0f6:	6025      	str	r5, [r4, #0]
 800c0f8:	bf18      	it	ne
 800c0fa:	6059      	strne	r1, [r3, #4]
 800c0fc:	6863      	ldr	r3, [r4, #4]
 800c0fe:	bf08      	it	eq
 800c100:	f8c8 1000 	streq.w	r1, [r8]
 800c104:	5162      	str	r2, [r4, r5]
 800c106:	604b      	str	r3, [r1, #4]
 800c108:	4630      	mov	r0, r6
 800c10a:	f000 f9f1 	bl	800c4f0 <__malloc_unlock>
 800c10e:	f104 000b 	add.w	r0, r4, #11
 800c112:	1d23      	adds	r3, r4, #4
 800c114:	f020 0007 	bic.w	r0, r0, #7
 800c118:	1ac2      	subs	r2, r0, r3
 800c11a:	bf1c      	itt	ne
 800c11c:	1a1b      	subne	r3, r3, r0
 800c11e:	50a3      	strne	r3, [r4, r2]
 800c120:	e7af      	b.n	800c082 <_malloc_r+0x22>
 800c122:	6862      	ldr	r2, [r4, #4]
 800c124:	42a3      	cmp	r3, r4
 800c126:	bf0c      	ite	eq
 800c128:	f8c8 2000 	streq.w	r2, [r8]
 800c12c:	605a      	strne	r2, [r3, #4]
 800c12e:	e7eb      	b.n	800c108 <_malloc_r+0xa8>
 800c130:	4623      	mov	r3, r4
 800c132:	6864      	ldr	r4, [r4, #4]
 800c134:	e7ae      	b.n	800c094 <_malloc_r+0x34>
 800c136:	463c      	mov	r4, r7
 800c138:	687f      	ldr	r7, [r7, #4]
 800c13a:	e7b6      	b.n	800c0aa <_malloc_r+0x4a>
 800c13c:	461a      	mov	r2, r3
 800c13e:	685b      	ldr	r3, [r3, #4]
 800c140:	42a3      	cmp	r3, r4
 800c142:	d1fb      	bne.n	800c13c <_malloc_r+0xdc>
 800c144:	2300      	movs	r3, #0
 800c146:	6053      	str	r3, [r2, #4]
 800c148:	e7de      	b.n	800c108 <_malloc_r+0xa8>
 800c14a:	230c      	movs	r3, #12
 800c14c:	6033      	str	r3, [r6, #0]
 800c14e:	4630      	mov	r0, r6
 800c150:	f000 f9ce 	bl	800c4f0 <__malloc_unlock>
 800c154:	e794      	b.n	800c080 <_malloc_r+0x20>
 800c156:	6005      	str	r5, [r0, #0]
 800c158:	e7d6      	b.n	800c108 <_malloc_r+0xa8>
 800c15a:	bf00      	nop
 800c15c:	20000b74 	.word	0x20000b74

0800c160 <_printf_common>:
 800c160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c164:	4616      	mov	r6, r2
 800c166:	4698      	mov	r8, r3
 800c168:	688a      	ldr	r2, [r1, #8]
 800c16a:	690b      	ldr	r3, [r1, #16]
 800c16c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c170:	4293      	cmp	r3, r2
 800c172:	bfb8      	it	lt
 800c174:	4613      	movlt	r3, r2
 800c176:	6033      	str	r3, [r6, #0]
 800c178:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c17c:	4607      	mov	r7, r0
 800c17e:	460c      	mov	r4, r1
 800c180:	b10a      	cbz	r2, 800c186 <_printf_common+0x26>
 800c182:	3301      	adds	r3, #1
 800c184:	6033      	str	r3, [r6, #0]
 800c186:	6823      	ldr	r3, [r4, #0]
 800c188:	0699      	lsls	r1, r3, #26
 800c18a:	bf42      	ittt	mi
 800c18c:	6833      	ldrmi	r3, [r6, #0]
 800c18e:	3302      	addmi	r3, #2
 800c190:	6033      	strmi	r3, [r6, #0]
 800c192:	6825      	ldr	r5, [r4, #0]
 800c194:	f015 0506 	ands.w	r5, r5, #6
 800c198:	d106      	bne.n	800c1a8 <_printf_common+0x48>
 800c19a:	f104 0a19 	add.w	sl, r4, #25
 800c19e:	68e3      	ldr	r3, [r4, #12]
 800c1a0:	6832      	ldr	r2, [r6, #0]
 800c1a2:	1a9b      	subs	r3, r3, r2
 800c1a4:	42ab      	cmp	r3, r5
 800c1a6:	dc26      	bgt.n	800c1f6 <_printf_common+0x96>
 800c1a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c1ac:	6822      	ldr	r2, [r4, #0]
 800c1ae:	3b00      	subs	r3, #0
 800c1b0:	bf18      	it	ne
 800c1b2:	2301      	movne	r3, #1
 800c1b4:	0692      	lsls	r2, r2, #26
 800c1b6:	d42b      	bmi.n	800c210 <_printf_common+0xb0>
 800c1b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c1bc:	4641      	mov	r1, r8
 800c1be:	4638      	mov	r0, r7
 800c1c0:	47c8      	blx	r9
 800c1c2:	3001      	adds	r0, #1
 800c1c4:	d01e      	beq.n	800c204 <_printf_common+0xa4>
 800c1c6:	6823      	ldr	r3, [r4, #0]
 800c1c8:	6922      	ldr	r2, [r4, #16]
 800c1ca:	f003 0306 	and.w	r3, r3, #6
 800c1ce:	2b04      	cmp	r3, #4
 800c1d0:	bf02      	ittt	eq
 800c1d2:	68e5      	ldreq	r5, [r4, #12]
 800c1d4:	6833      	ldreq	r3, [r6, #0]
 800c1d6:	1aed      	subeq	r5, r5, r3
 800c1d8:	68a3      	ldr	r3, [r4, #8]
 800c1da:	bf0c      	ite	eq
 800c1dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c1e0:	2500      	movne	r5, #0
 800c1e2:	4293      	cmp	r3, r2
 800c1e4:	bfc4      	itt	gt
 800c1e6:	1a9b      	subgt	r3, r3, r2
 800c1e8:	18ed      	addgt	r5, r5, r3
 800c1ea:	2600      	movs	r6, #0
 800c1ec:	341a      	adds	r4, #26
 800c1ee:	42b5      	cmp	r5, r6
 800c1f0:	d11a      	bne.n	800c228 <_printf_common+0xc8>
 800c1f2:	2000      	movs	r0, #0
 800c1f4:	e008      	b.n	800c208 <_printf_common+0xa8>
 800c1f6:	2301      	movs	r3, #1
 800c1f8:	4652      	mov	r2, sl
 800c1fa:	4641      	mov	r1, r8
 800c1fc:	4638      	mov	r0, r7
 800c1fe:	47c8      	blx	r9
 800c200:	3001      	adds	r0, #1
 800c202:	d103      	bne.n	800c20c <_printf_common+0xac>
 800c204:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c20c:	3501      	adds	r5, #1
 800c20e:	e7c6      	b.n	800c19e <_printf_common+0x3e>
 800c210:	18e1      	adds	r1, r4, r3
 800c212:	1c5a      	adds	r2, r3, #1
 800c214:	2030      	movs	r0, #48	@ 0x30
 800c216:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c21a:	4422      	add	r2, r4
 800c21c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c220:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c224:	3302      	adds	r3, #2
 800c226:	e7c7      	b.n	800c1b8 <_printf_common+0x58>
 800c228:	2301      	movs	r3, #1
 800c22a:	4622      	mov	r2, r4
 800c22c:	4641      	mov	r1, r8
 800c22e:	4638      	mov	r0, r7
 800c230:	47c8      	blx	r9
 800c232:	3001      	adds	r0, #1
 800c234:	d0e6      	beq.n	800c204 <_printf_common+0xa4>
 800c236:	3601      	adds	r6, #1
 800c238:	e7d9      	b.n	800c1ee <_printf_common+0x8e>
	...

0800c23c <_printf_i>:
 800c23c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c240:	7e0f      	ldrb	r7, [r1, #24]
 800c242:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c244:	2f78      	cmp	r7, #120	@ 0x78
 800c246:	4691      	mov	r9, r2
 800c248:	4680      	mov	r8, r0
 800c24a:	460c      	mov	r4, r1
 800c24c:	469a      	mov	sl, r3
 800c24e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c252:	d807      	bhi.n	800c264 <_printf_i+0x28>
 800c254:	2f62      	cmp	r7, #98	@ 0x62
 800c256:	d80a      	bhi.n	800c26e <_printf_i+0x32>
 800c258:	2f00      	cmp	r7, #0
 800c25a:	f000 80d1 	beq.w	800c400 <_printf_i+0x1c4>
 800c25e:	2f58      	cmp	r7, #88	@ 0x58
 800c260:	f000 80b8 	beq.w	800c3d4 <_printf_i+0x198>
 800c264:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c268:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c26c:	e03a      	b.n	800c2e4 <_printf_i+0xa8>
 800c26e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c272:	2b15      	cmp	r3, #21
 800c274:	d8f6      	bhi.n	800c264 <_printf_i+0x28>
 800c276:	a101      	add	r1, pc, #4	@ (adr r1, 800c27c <_printf_i+0x40>)
 800c278:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c27c:	0800c2d5 	.word	0x0800c2d5
 800c280:	0800c2e9 	.word	0x0800c2e9
 800c284:	0800c265 	.word	0x0800c265
 800c288:	0800c265 	.word	0x0800c265
 800c28c:	0800c265 	.word	0x0800c265
 800c290:	0800c265 	.word	0x0800c265
 800c294:	0800c2e9 	.word	0x0800c2e9
 800c298:	0800c265 	.word	0x0800c265
 800c29c:	0800c265 	.word	0x0800c265
 800c2a0:	0800c265 	.word	0x0800c265
 800c2a4:	0800c265 	.word	0x0800c265
 800c2a8:	0800c3e7 	.word	0x0800c3e7
 800c2ac:	0800c313 	.word	0x0800c313
 800c2b0:	0800c3a1 	.word	0x0800c3a1
 800c2b4:	0800c265 	.word	0x0800c265
 800c2b8:	0800c265 	.word	0x0800c265
 800c2bc:	0800c409 	.word	0x0800c409
 800c2c0:	0800c265 	.word	0x0800c265
 800c2c4:	0800c313 	.word	0x0800c313
 800c2c8:	0800c265 	.word	0x0800c265
 800c2cc:	0800c265 	.word	0x0800c265
 800c2d0:	0800c3a9 	.word	0x0800c3a9
 800c2d4:	6833      	ldr	r3, [r6, #0]
 800c2d6:	1d1a      	adds	r2, r3, #4
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	6032      	str	r2, [r6, #0]
 800c2dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c2e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c2e4:	2301      	movs	r3, #1
 800c2e6:	e09c      	b.n	800c422 <_printf_i+0x1e6>
 800c2e8:	6833      	ldr	r3, [r6, #0]
 800c2ea:	6820      	ldr	r0, [r4, #0]
 800c2ec:	1d19      	adds	r1, r3, #4
 800c2ee:	6031      	str	r1, [r6, #0]
 800c2f0:	0606      	lsls	r6, r0, #24
 800c2f2:	d501      	bpl.n	800c2f8 <_printf_i+0xbc>
 800c2f4:	681d      	ldr	r5, [r3, #0]
 800c2f6:	e003      	b.n	800c300 <_printf_i+0xc4>
 800c2f8:	0645      	lsls	r5, r0, #25
 800c2fa:	d5fb      	bpl.n	800c2f4 <_printf_i+0xb8>
 800c2fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c300:	2d00      	cmp	r5, #0
 800c302:	da03      	bge.n	800c30c <_printf_i+0xd0>
 800c304:	232d      	movs	r3, #45	@ 0x2d
 800c306:	426d      	negs	r5, r5
 800c308:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c30c:	4858      	ldr	r0, [pc, #352]	@ (800c470 <_printf_i+0x234>)
 800c30e:	230a      	movs	r3, #10
 800c310:	e011      	b.n	800c336 <_printf_i+0xfa>
 800c312:	6821      	ldr	r1, [r4, #0]
 800c314:	6833      	ldr	r3, [r6, #0]
 800c316:	0608      	lsls	r0, r1, #24
 800c318:	f853 5b04 	ldr.w	r5, [r3], #4
 800c31c:	d402      	bmi.n	800c324 <_printf_i+0xe8>
 800c31e:	0649      	lsls	r1, r1, #25
 800c320:	bf48      	it	mi
 800c322:	b2ad      	uxthmi	r5, r5
 800c324:	2f6f      	cmp	r7, #111	@ 0x6f
 800c326:	4852      	ldr	r0, [pc, #328]	@ (800c470 <_printf_i+0x234>)
 800c328:	6033      	str	r3, [r6, #0]
 800c32a:	bf14      	ite	ne
 800c32c:	230a      	movne	r3, #10
 800c32e:	2308      	moveq	r3, #8
 800c330:	2100      	movs	r1, #0
 800c332:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c336:	6866      	ldr	r6, [r4, #4]
 800c338:	60a6      	str	r6, [r4, #8]
 800c33a:	2e00      	cmp	r6, #0
 800c33c:	db05      	blt.n	800c34a <_printf_i+0x10e>
 800c33e:	6821      	ldr	r1, [r4, #0]
 800c340:	432e      	orrs	r6, r5
 800c342:	f021 0104 	bic.w	r1, r1, #4
 800c346:	6021      	str	r1, [r4, #0]
 800c348:	d04b      	beq.n	800c3e2 <_printf_i+0x1a6>
 800c34a:	4616      	mov	r6, r2
 800c34c:	fbb5 f1f3 	udiv	r1, r5, r3
 800c350:	fb03 5711 	mls	r7, r3, r1, r5
 800c354:	5dc7      	ldrb	r7, [r0, r7]
 800c356:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c35a:	462f      	mov	r7, r5
 800c35c:	42bb      	cmp	r3, r7
 800c35e:	460d      	mov	r5, r1
 800c360:	d9f4      	bls.n	800c34c <_printf_i+0x110>
 800c362:	2b08      	cmp	r3, #8
 800c364:	d10b      	bne.n	800c37e <_printf_i+0x142>
 800c366:	6823      	ldr	r3, [r4, #0]
 800c368:	07df      	lsls	r7, r3, #31
 800c36a:	d508      	bpl.n	800c37e <_printf_i+0x142>
 800c36c:	6923      	ldr	r3, [r4, #16]
 800c36e:	6861      	ldr	r1, [r4, #4]
 800c370:	4299      	cmp	r1, r3
 800c372:	bfde      	ittt	le
 800c374:	2330      	movle	r3, #48	@ 0x30
 800c376:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c37a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c37e:	1b92      	subs	r2, r2, r6
 800c380:	6122      	str	r2, [r4, #16]
 800c382:	f8cd a000 	str.w	sl, [sp]
 800c386:	464b      	mov	r3, r9
 800c388:	aa03      	add	r2, sp, #12
 800c38a:	4621      	mov	r1, r4
 800c38c:	4640      	mov	r0, r8
 800c38e:	f7ff fee7 	bl	800c160 <_printf_common>
 800c392:	3001      	adds	r0, #1
 800c394:	d14a      	bne.n	800c42c <_printf_i+0x1f0>
 800c396:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c39a:	b004      	add	sp, #16
 800c39c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3a0:	6823      	ldr	r3, [r4, #0]
 800c3a2:	f043 0320 	orr.w	r3, r3, #32
 800c3a6:	6023      	str	r3, [r4, #0]
 800c3a8:	4832      	ldr	r0, [pc, #200]	@ (800c474 <_printf_i+0x238>)
 800c3aa:	2778      	movs	r7, #120	@ 0x78
 800c3ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c3b0:	6823      	ldr	r3, [r4, #0]
 800c3b2:	6831      	ldr	r1, [r6, #0]
 800c3b4:	061f      	lsls	r7, r3, #24
 800c3b6:	f851 5b04 	ldr.w	r5, [r1], #4
 800c3ba:	d402      	bmi.n	800c3c2 <_printf_i+0x186>
 800c3bc:	065f      	lsls	r7, r3, #25
 800c3be:	bf48      	it	mi
 800c3c0:	b2ad      	uxthmi	r5, r5
 800c3c2:	6031      	str	r1, [r6, #0]
 800c3c4:	07d9      	lsls	r1, r3, #31
 800c3c6:	bf44      	itt	mi
 800c3c8:	f043 0320 	orrmi.w	r3, r3, #32
 800c3cc:	6023      	strmi	r3, [r4, #0]
 800c3ce:	b11d      	cbz	r5, 800c3d8 <_printf_i+0x19c>
 800c3d0:	2310      	movs	r3, #16
 800c3d2:	e7ad      	b.n	800c330 <_printf_i+0xf4>
 800c3d4:	4826      	ldr	r0, [pc, #152]	@ (800c470 <_printf_i+0x234>)
 800c3d6:	e7e9      	b.n	800c3ac <_printf_i+0x170>
 800c3d8:	6823      	ldr	r3, [r4, #0]
 800c3da:	f023 0320 	bic.w	r3, r3, #32
 800c3de:	6023      	str	r3, [r4, #0]
 800c3e0:	e7f6      	b.n	800c3d0 <_printf_i+0x194>
 800c3e2:	4616      	mov	r6, r2
 800c3e4:	e7bd      	b.n	800c362 <_printf_i+0x126>
 800c3e6:	6833      	ldr	r3, [r6, #0]
 800c3e8:	6825      	ldr	r5, [r4, #0]
 800c3ea:	6961      	ldr	r1, [r4, #20]
 800c3ec:	1d18      	adds	r0, r3, #4
 800c3ee:	6030      	str	r0, [r6, #0]
 800c3f0:	062e      	lsls	r6, r5, #24
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	d501      	bpl.n	800c3fa <_printf_i+0x1be>
 800c3f6:	6019      	str	r1, [r3, #0]
 800c3f8:	e002      	b.n	800c400 <_printf_i+0x1c4>
 800c3fa:	0668      	lsls	r0, r5, #25
 800c3fc:	d5fb      	bpl.n	800c3f6 <_printf_i+0x1ba>
 800c3fe:	8019      	strh	r1, [r3, #0]
 800c400:	2300      	movs	r3, #0
 800c402:	6123      	str	r3, [r4, #16]
 800c404:	4616      	mov	r6, r2
 800c406:	e7bc      	b.n	800c382 <_printf_i+0x146>
 800c408:	6833      	ldr	r3, [r6, #0]
 800c40a:	1d1a      	adds	r2, r3, #4
 800c40c:	6032      	str	r2, [r6, #0]
 800c40e:	681e      	ldr	r6, [r3, #0]
 800c410:	6862      	ldr	r2, [r4, #4]
 800c412:	2100      	movs	r1, #0
 800c414:	4630      	mov	r0, r6
 800c416:	f7f3 fedb 	bl	80001d0 <memchr>
 800c41a:	b108      	cbz	r0, 800c420 <_printf_i+0x1e4>
 800c41c:	1b80      	subs	r0, r0, r6
 800c41e:	6060      	str	r0, [r4, #4]
 800c420:	6863      	ldr	r3, [r4, #4]
 800c422:	6123      	str	r3, [r4, #16]
 800c424:	2300      	movs	r3, #0
 800c426:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c42a:	e7aa      	b.n	800c382 <_printf_i+0x146>
 800c42c:	6923      	ldr	r3, [r4, #16]
 800c42e:	4632      	mov	r2, r6
 800c430:	4649      	mov	r1, r9
 800c432:	4640      	mov	r0, r8
 800c434:	47d0      	blx	sl
 800c436:	3001      	adds	r0, #1
 800c438:	d0ad      	beq.n	800c396 <_printf_i+0x15a>
 800c43a:	6823      	ldr	r3, [r4, #0]
 800c43c:	079b      	lsls	r3, r3, #30
 800c43e:	d413      	bmi.n	800c468 <_printf_i+0x22c>
 800c440:	68e0      	ldr	r0, [r4, #12]
 800c442:	9b03      	ldr	r3, [sp, #12]
 800c444:	4298      	cmp	r0, r3
 800c446:	bfb8      	it	lt
 800c448:	4618      	movlt	r0, r3
 800c44a:	e7a6      	b.n	800c39a <_printf_i+0x15e>
 800c44c:	2301      	movs	r3, #1
 800c44e:	4632      	mov	r2, r6
 800c450:	4649      	mov	r1, r9
 800c452:	4640      	mov	r0, r8
 800c454:	47d0      	blx	sl
 800c456:	3001      	adds	r0, #1
 800c458:	d09d      	beq.n	800c396 <_printf_i+0x15a>
 800c45a:	3501      	adds	r5, #1
 800c45c:	68e3      	ldr	r3, [r4, #12]
 800c45e:	9903      	ldr	r1, [sp, #12]
 800c460:	1a5b      	subs	r3, r3, r1
 800c462:	42ab      	cmp	r3, r5
 800c464:	dcf2      	bgt.n	800c44c <_printf_i+0x210>
 800c466:	e7eb      	b.n	800c440 <_printf_i+0x204>
 800c468:	2500      	movs	r5, #0
 800c46a:	f104 0619 	add.w	r6, r4, #25
 800c46e:	e7f5      	b.n	800c45c <_printf_i+0x220>
 800c470:	0800e7c6 	.word	0x0800e7c6
 800c474:	0800e7d7 	.word	0x0800e7d7

0800c478 <sniprintf>:
 800c478:	b40c      	push	{r2, r3}
 800c47a:	b530      	push	{r4, r5, lr}
 800c47c:	4b18      	ldr	r3, [pc, #96]	@ (800c4e0 <sniprintf+0x68>)
 800c47e:	1e0c      	subs	r4, r1, #0
 800c480:	681d      	ldr	r5, [r3, #0]
 800c482:	b09d      	sub	sp, #116	@ 0x74
 800c484:	da08      	bge.n	800c498 <sniprintf+0x20>
 800c486:	238b      	movs	r3, #139	@ 0x8b
 800c488:	602b      	str	r3, [r5, #0]
 800c48a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c48e:	b01d      	add	sp, #116	@ 0x74
 800c490:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c494:	b002      	add	sp, #8
 800c496:	4770      	bx	lr
 800c498:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c49c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c4a0:	f04f 0300 	mov.w	r3, #0
 800c4a4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c4a6:	bf14      	ite	ne
 800c4a8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800c4ac:	4623      	moveq	r3, r4
 800c4ae:	9304      	str	r3, [sp, #16]
 800c4b0:	9307      	str	r3, [sp, #28]
 800c4b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c4b6:	9002      	str	r0, [sp, #8]
 800c4b8:	9006      	str	r0, [sp, #24]
 800c4ba:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c4be:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c4c0:	ab21      	add	r3, sp, #132	@ 0x84
 800c4c2:	a902      	add	r1, sp, #8
 800c4c4:	4628      	mov	r0, r5
 800c4c6:	9301      	str	r3, [sp, #4]
 800c4c8:	f001 f824 	bl	800d514 <_svfiprintf_r>
 800c4cc:	1c43      	adds	r3, r0, #1
 800c4ce:	bfbc      	itt	lt
 800c4d0:	238b      	movlt	r3, #139	@ 0x8b
 800c4d2:	602b      	strlt	r3, [r5, #0]
 800c4d4:	2c00      	cmp	r4, #0
 800c4d6:	d0da      	beq.n	800c48e <sniprintf+0x16>
 800c4d8:	9b02      	ldr	r3, [sp, #8]
 800c4da:	2200      	movs	r2, #0
 800c4dc:	701a      	strb	r2, [r3, #0]
 800c4de:	e7d6      	b.n	800c48e <sniprintf+0x16>
 800c4e0:	20000054 	.word	0x20000054

0800c4e4 <__malloc_lock>:
 800c4e4:	4801      	ldr	r0, [pc, #4]	@ (800c4ec <__malloc_lock+0x8>)
 800c4e6:	f000 b90e 	b.w	800c706 <__retarget_lock_acquire_recursive>
 800c4ea:	bf00      	nop
 800c4ec:	20000cb4 	.word	0x20000cb4

0800c4f0 <__malloc_unlock>:
 800c4f0:	4801      	ldr	r0, [pc, #4]	@ (800c4f8 <__malloc_unlock+0x8>)
 800c4f2:	f000 b909 	b.w	800c708 <__retarget_lock_release_recursive>
 800c4f6:	bf00      	nop
 800c4f8:	20000cb4 	.word	0x20000cb4

0800c4fc <std>:
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	b510      	push	{r4, lr}
 800c500:	4604      	mov	r4, r0
 800c502:	e9c0 3300 	strd	r3, r3, [r0]
 800c506:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c50a:	6083      	str	r3, [r0, #8]
 800c50c:	8181      	strh	r1, [r0, #12]
 800c50e:	6643      	str	r3, [r0, #100]	@ 0x64
 800c510:	81c2      	strh	r2, [r0, #14]
 800c512:	6183      	str	r3, [r0, #24]
 800c514:	4619      	mov	r1, r3
 800c516:	2208      	movs	r2, #8
 800c518:	305c      	adds	r0, #92	@ 0x5c
 800c51a:	f000 f8b1 	bl	800c680 <memset>
 800c51e:	4b0d      	ldr	r3, [pc, #52]	@ (800c554 <std+0x58>)
 800c520:	6263      	str	r3, [r4, #36]	@ 0x24
 800c522:	4b0d      	ldr	r3, [pc, #52]	@ (800c558 <std+0x5c>)
 800c524:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c526:	4b0d      	ldr	r3, [pc, #52]	@ (800c55c <std+0x60>)
 800c528:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c52a:	4b0d      	ldr	r3, [pc, #52]	@ (800c560 <std+0x64>)
 800c52c:	6323      	str	r3, [r4, #48]	@ 0x30
 800c52e:	4b0d      	ldr	r3, [pc, #52]	@ (800c564 <std+0x68>)
 800c530:	6224      	str	r4, [r4, #32]
 800c532:	429c      	cmp	r4, r3
 800c534:	d006      	beq.n	800c544 <std+0x48>
 800c536:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c53a:	4294      	cmp	r4, r2
 800c53c:	d002      	beq.n	800c544 <std+0x48>
 800c53e:	33d0      	adds	r3, #208	@ 0xd0
 800c540:	429c      	cmp	r4, r3
 800c542:	d105      	bne.n	800c550 <std+0x54>
 800c544:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c54c:	f000 b8da 	b.w	800c704 <__retarget_lock_init_recursive>
 800c550:	bd10      	pop	{r4, pc}
 800c552:	bf00      	nop
 800c554:	0800df59 	.word	0x0800df59
 800c558:	0800df7b 	.word	0x0800df7b
 800c55c:	0800dfb3 	.word	0x0800dfb3
 800c560:	0800dfd7 	.word	0x0800dfd7
 800c564:	20000b78 	.word	0x20000b78

0800c568 <stdio_exit_handler>:
 800c568:	4a02      	ldr	r2, [pc, #8]	@ (800c574 <stdio_exit_handler+0xc>)
 800c56a:	4903      	ldr	r1, [pc, #12]	@ (800c578 <stdio_exit_handler+0x10>)
 800c56c:	4803      	ldr	r0, [pc, #12]	@ (800c57c <stdio_exit_handler+0x14>)
 800c56e:	f000 b869 	b.w	800c644 <_fwalk_sglue>
 800c572:	bf00      	nop
 800c574:	20000048 	.word	0x20000048
 800c578:	0800d815 	.word	0x0800d815
 800c57c:	20000058 	.word	0x20000058

0800c580 <cleanup_stdio>:
 800c580:	6841      	ldr	r1, [r0, #4]
 800c582:	4b0c      	ldr	r3, [pc, #48]	@ (800c5b4 <cleanup_stdio+0x34>)
 800c584:	4299      	cmp	r1, r3
 800c586:	b510      	push	{r4, lr}
 800c588:	4604      	mov	r4, r0
 800c58a:	d001      	beq.n	800c590 <cleanup_stdio+0x10>
 800c58c:	f001 f942 	bl	800d814 <_fflush_r>
 800c590:	68a1      	ldr	r1, [r4, #8]
 800c592:	4b09      	ldr	r3, [pc, #36]	@ (800c5b8 <cleanup_stdio+0x38>)
 800c594:	4299      	cmp	r1, r3
 800c596:	d002      	beq.n	800c59e <cleanup_stdio+0x1e>
 800c598:	4620      	mov	r0, r4
 800c59a:	f001 f93b 	bl	800d814 <_fflush_r>
 800c59e:	68e1      	ldr	r1, [r4, #12]
 800c5a0:	4b06      	ldr	r3, [pc, #24]	@ (800c5bc <cleanup_stdio+0x3c>)
 800c5a2:	4299      	cmp	r1, r3
 800c5a4:	d004      	beq.n	800c5b0 <cleanup_stdio+0x30>
 800c5a6:	4620      	mov	r0, r4
 800c5a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5ac:	f001 b932 	b.w	800d814 <_fflush_r>
 800c5b0:	bd10      	pop	{r4, pc}
 800c5b2:	bf00      	nop
 800c5b4:	20000b78 	.word	0x20000b78
 800c5b8:	20000be0 	.word	0x20000be0
 800c5bc:	20000c48 	.word	0x20000c48

0800c5c0 <global_stdio_init.part.0>:
 800c5c0:	b510      	push	{r4, lr}
 800c5c2:	4b0b      	ldr	r3, [pc, #44]	@ (800c5f0 <global_stdio_init.part.0+0x30>)
 800c5c4:	4c0b      	ldr	r4, [pc, #44]	@ (800c5f4 <global_stdio_init.part.0+0x34>)
 800c5c6:	4a0c      	ldr	r2, [pc, #48]	@ (800c5f8 <global_stdio_init.part.0+0x38>)
 800c5c8:	601a      	str	r2, [r3, #0]
 800c5ca:	4620      	mov	r0, r4
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	2104      	movs	r1, #4
 800c5d0:	f7ff ff94 	bl	800c4fc <std>
 800c5d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c5d8:	2201      	movs	r2, #1
 800c5da:	2109      	movs	r1, #9
 800c5dc:	f7ff ff8e 	bl	800c4fc <std>
 800c5e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c5e4:	2202      	movs	r2, #2
 800c5e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5ea:	2112      	movs	r1, #18
 800c5ec:	f7ff bf86 	b.w	800c4fc <std>
 800c5f0:	20000cb0 	.word	0x20000cb0
 800c5f4:	20000b78 	.word	0x20000b78
 800c5f8:	0800c569 	.word	0x0800c569

0800c5fc <__sfp_lock_acquire>:
 800c5fc:	4801      	ldr	r0, [pc, #4]	@ (800c604 <__sfp_lock_acquire+0x8>)
 800c5fe:	f000 b882 	b.w	800c706 <__retarget_lock_acquire_recursive>
 800c602:	bf00      	nop
 800c604:	20000cb5 	.word	0x20000cb5

0800c608 <__sfp_lock_release>:
 800c608:	4801      	ldr	r0, [pc, #4]	@ (800c610 <__sfp_lock_release+0x8>)
 800c60a:	f000 b87d 	b.w	800c708 <__retarget_lock_release_recursive>
 800c60e:	bf00      	nop
 800c610:	20000cb5 	.word	0x20000cb5

0800c614 <__sinit>:
 800c614:	b510      	push	{r4, lr}
 800c616:	4604      	mov	r4, r0
 800c618:	f7ff fff0 	bl	800c5fc <__sfp_lock_acquire>
 800c61c:	6a23      	ldr	r3, [r4, #32]
 800c61e:	b11b      	cbz	r3, 800c628 <__sinit+0x14>
 800c620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c624:	f7ff bff0 	b.w	800c608 <__sfp_lock_release>
 800c628:	4b04      	ldr	r3, [pc, #16]	@ (800c63c <__sinit+0x28>)
 800c62a:	6223      	str	r3, [r4, #32]
 800c62c:	4b04      	ldr	r3, [pc, #16]	@ (800c640 <__sinit+0x2c>)
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d1f5      	bne.n	800c620 <__sinit+0xc>
 800c634:	f7ff ffc4 	bl	800c5c0 <global_stdio_init.part.0>
 800c638:	e7f2      	b.n	800c620 <__sinit+0xc>
 800c63a:	bf00      	nop
 800c63c:	0800c581 	.word	0x0800c581
 800c640:	20000cb0 	.word	0x20000cb0

0800c644 <_fwalk_sglue>:
 800c644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c648:	4607      	mov	r7, r0
 800c64a:	4688      	mov	r8, r1
 800c64c:	4614      	mov	r4, r2
 800c64e:	2600      	movs	r6, #0
 800c650:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c654:	f1b9 0901 	subs.w	r9, r9, #1
 800c658:	d505      	bpl.n	800c666 <_fwalk_sglue+0x22>
 800c65a:	6824      	ldr	r4, [r4, #0]
 800c65c:	2c00      	cmp	r4, #0
 800c65e:	d1f7      	bne.n	800c650 <_fwalk_sglue+0xc>
 800c660:	4630      	mov	r0, r6
 800c662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c666:	89ab      	ldrh	r3, [r5, #12]
 800c668:	2b01      	cmp	r3, #1
 800c66a:	d907      	bls.n	800c67c <_fwalk_sglue+0x38>
 800c66c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c670:	3301      	adds	r3, #1
 800c672:	d003      	beq.n	800c67c <_fwalk_sglue+0x38>
 800c674:	4629      	mov	r1, r5
 800c676:	4638      	mov	r0, r7
 800c678:	47c0      	blx	r8
 800c67a:	4306      	orrs	r6, r0
 800c67c:	3568      	adds	r5, #104	@ 0x68
 800c67e:	e7e9      	b.n	800c654 <_fwalk_sglue+0x10>

0800c680 <memset>:
 800c680:	4402      	add	r2, r0
 800c682:	4603      	mov	r3, r0
 800c684:	4293      	cmp	r3, r2
 800c686:	d100      	bne.n	800c68a <memset+0xa>
 800c688:	4770      	bx	lr
 800c68a:	f803 1b01 	strb.w	r1, [r3], #1
 800c68e:	e7f9      	b.n	800c684 <memset+0x4>

0800c690 <_sbrk_r>:
 800c690:	b538      	push	{r3, r4, r5, lr}
 800c692:	4d06      	ldr	r5, [pc, #24]	@ (800c6ac <_sbrk_r+0x1c>)
 800c694:	2300      	movs	r3, #0
 800c696:	4604      	mov	r4, r0
 800c698:	4608      	mov	r0, r1
 800c69a:	602b      	str	r3, [r5, #0]
 800c69c:	f7f5 fe4a 	bl	8002334 <_sbrk>
 800c6a0:	1c43      	adds	r3, r0, #1
 800c6a2:	d102      	bne.n	800c6aa <_sbrk_r+0x1a>
 800c6a4:	682b      	ldr	r3, [r5, #0]
 800c6a6:	b103      	cbz	r3, 800c6aa <_sbrk_r+0x1a>
 800c6a8:	6023      	str	r3, [r4, #0]
 800c6aa:	bd38      	pop	{r3, r4, r5, pc}
 800c6ac:	20000cb8 	.word	0x20000cb8

0800c6b0 <__errno>:
 800c6b0:	4b01      	ldr	r3, [pc, #4]	@ (800c6b8 <__errno+0x8>)
 800c6b2:	6818      	ldr	r0, [r3, #0]
 800c6b4:	4770      	bx	lr
 800c6b6:	bf00      	nop
 800c6b8:	20000054 	.word	0x20000054

0800c6bc <__libc_init_array>:
 800c6bc:	b570      	push	{r4, r5, r6, lr}
 800c6be:	4d0d      	ldr	r5, [pc, #52]	@ (800c6f4 <__libc_init_array+0x38>)
 800c6c0:	4c0d      	ldr	r4, [pc, #52]	@ (800c6f8 <__libc_init_array+0x3c>)
 800c6c2:	1b64      	subs	r4, r4, r5
 800c6c4:	10a4      	asrs	r4, r4, #2
 800c6c6:	2600      	movs	r6, #0
 800c6c8:	42a6      	cmp	r6, r4
 800c6ca:	d109      	bne.n	800c6e0 <__libc_init_array+0x24>
 800c6cc:	4d0b      	ldr	r5, [pc, #44]	@ (800c6fc <__libc_init_array+0x40>)
 800c6ce:	4c0c      	ldr	r4, [pc, #48]	@ (800c700 <__libc_init_array+0x44>)
 800c6d0:	f002 f832 	bl	800e738 <_init>
 800c6d4:	1b64      	subs	r4, r4, r5
 800c6d6:	10a4      	asrs	r4, r4, #2
 800c6d8:	2600      	movs	r6, #0
 800c6da:	42a6      	cmp	r6, r4
 800c6dc:	d105      	bne.n	800c6ea <__libc_init_array+0x2e>
 800c6de:	bd70      	pop	{r4, r5, r6, pc}
 800c6e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6e4:	4798      	blx	r3
 800c6e6:	3601      	adds	r6, #1
 800c6e8:	e7ee      	b.n	800c6c8 <__libc_init_array+0xc>
 800c6ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6ee:	4798      	blx	r3
 800c6f0:	3601      	adds	r6, #1
 800c6f2:	e7f2      	b.n	800c6da <__libc_init_array+0x1e>
 800c6f4:	0800eb34 	.word	0x0800eb34
 800c6f8:	0800eb34 	.word	0x0800eb34
 800c6fc:	0800eb34 	.word	0x0800eb34
 800c700:	0800eb38 	.word	0x0800eb38

0800c704 <__retarget_lock_init_recursive>:
 800c704:	4770      	bx	lr

0800c706 <__retarget_lock_acquire_recursive>:
 800c706:	4770      	bx	lr

0800c708 <__retarget_lock_release_recursive>:
 800c708:	4770      	bx	lr
	...

0800c70c <_localeconv_r>:
 800c70c:	4800      	ldr	r0, [pc, #0]	@ (800c710 <_localeconv_r+0x4>)
 800c70e:	4770      	bx	lr
 800c710:	20000194 	.word	0x20000194

0800c714 <quorem>:
 800c714:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c718:	6903      	ldr	r3, [r0, #16]
 800c71a:	690c      	ldr	r4, [r1, #16]
 800c71c:	42a3      	cmp	r3, r4
 800c71e:	4607      	mov	r7, r0
 800c720:	db7e      	blt.n	800c820 <quorem+0x10c>
 800c722:	3c01      	subs	r4, #1
 800c724:	f101 0814 	add.w	r8, r1, #20
 800c728:	00a3      	lsls	r3, r4, #2
 800c72a:	f100 0514 	add.w	r5, r0, #20
 800c72e:	9300      	str	r3, [sp, #0]
 800c730:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c734:	9301      	str	r3, [sp, #4]
 800c736:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c73a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c73e:	3301      	adds	r3, #1
 800c740:	429a      	cmp	r2, r3
 800c742:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c746:	fbb2 f6f3 	udiv	r6, r2, r3
 800c74a:	d32e      	bcc.n	800c7aa <quorem+0x96>
 800c74c:	f04f 0a00 	mov.w	sl, #0
 800c750:	46c4      	mov	ip, r8
 800c752:	46ae      	mov	lr, r5
 800c754:	46d3      	mov	fp, sl
 800c756:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c75a:	b298      	uxth	r0, r3
 800c75c:	fb06 a000 	mla	r0, r6, r0, sl
 800c760:	0c02      	lsrs	r2, r0, #16
 800c762:	0c1b      	lsrs	r3, r3, #16
 800c764:	fb06 2303 	mla	r3, r6, r3, r2
 800c768:	f8de 2000 	ldr.w	r2, [lr]
 800c76c:	b280      	uxth	r0, r0
 800c76e:	b292      	uxth	r2, r2
 800c770:	1a12      	subs	r2, r2, r0
 800c772:	445a      	add	r2, fp
 800c774:	f8de 0000 	ldr.w	r0, [lr]
 800c778:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c77c:	b29b      	uxth	r3, r3
 800c77e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c782:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c786:	b292      	uxth	r2, r2
 800c788:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c78c:	45e1      	cmp	r9, ip
 800c78e:	f84e 2b04 	str.w	r2, [lr], #4
 800c792:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c796:	d2de      	bcs.n	800c756 <quorem+0x42>
 800c798:	9b00      	ldr	r3, [sp, #0]
 800c79a:	58eb      	ldr	r3, [r5, r3]
 800c79c:	b92b      	cbnz	r3, 800c7aa <quorem+0x96>
 800c79e:	9b01      	ldr	r3, [sp, #4]
 800c7a0:	3b04      	subs	r3, #4
 800c7a2:	429d      	cmp	r5, r3
 800c7a4:	461a      	mov	r2, r3
 800c7a6:	d32f      	bcc.n	800c808 <quorem+0xf4>
 800c7a8:	613c      	str	r4, [r7, #16]
 800c7aa:	4638      	mov	r0, r7
 800c7ac:	f001 facc 	bl	800dd48 <__mcmp>
 800c7b0:	2800      	cmp	r0, #0
 800c7b2:	db25      	blt.n	800c800 <quorem+0xec>
 800c7b4:	4629      	mov	r1, r5
 800c7b6:	2000      	movs	r0, #0
 800c7b8:	f858 2b04 	ldr.w	r2, [r8], #4
 800c7bc:	f8d1 c000 	ldr.w	ip, [r1]
 800c7c0:	fa1f fe82 	uxth.w	lr, r2
 800c7c4:	fa1f f38c 	uxth.w	r3, ip
 800c7c8:	eba3 030e 	sub.w	r3, r3, lr
 800c7cc:	4403      	add	r3, r0
 800c7ce:	0c12      	lsrs	r2, r2, #16
 800c7d0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c7d4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c7d8:	b29b      	uxth	r3, r3
 800c7da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c7de:	45c1      	cmp	r9, r8
 800c7e0:	f841 3b04 	str.w	r3, [r1], #4
 800c7e4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c7e8:	d2e6      	bcs.n	800c7b8 <quorem+0xa4>
 800c7ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c7ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c7f2:	b922      	cbnz	r2, 800c7fe <quorem+0xea>
 800c7f4:	3b04      	subs	r3, #4
 800c7f6:	429d      	cmp	r5, r3
 800c7f8:	461a      	mov	r2, r3
 800c7fa:	d30b      	bcc.n	800c814 <quorem+0x100>
 800c7fc:	613c      	str	r4, [r7, #16]
 800c7fe:	3601      	adds	r6, #1
 800c800:	4630      	mov	r0, r6
 800c802:	b003      	add	sp, #12
 800c804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c808:	6812      	ldr	r2, [r2, #0]
 800c80a:	3b04      	subs	r3, #4
 800c80c:	2a00      	cmp	r2, #0
 800c80e:	d1cb      	bne.n	800c7a8 <quorem+0x94>
 800c810:	3c01      	subs	r4, #1
 800c812:	e7c6      	b.n	800c7a2 <quorem+0x8e>
 800c814:	6812      	ldr	r2, [r2, #0]
 800c816:	3b04      	subs	r3, #4
 800c818:	2a00      	cmp	r2, #0
 800c81a:	d1ef      	bne.n	800c7fc <quorem+0xe8>
 800c81c:	3c01      	subs	r4, #1
 800c81e:	e7ea      	b.n	800c7f6 <quorem+0xe2>
 800c820:	2000      	movs	r0, #0
 800c822:	e7ee      	b.n	800c802 <quorem+0xee>
 800c824:	0000      	movs	r0, r0
	...

0800c828 <_dtoa_r>:
 800c828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c82c:	69c7      	ldr	r7, [r0, #28]
 800c82e:	b097      	sub	sp, #92	@ 0x5c
 800c830:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c834:	ec55 4b10 	vmov	r4, r5, d0
 800c838:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c83a:	9107      	str	r1, [sp, #28]
 800c83c:	4681      	mov	r9, r0
 800c83e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c840:	9311      	str	r3, [sp, #68]	@ 0x44
 800c842:	b97f      	cbnz	r7, 800c864 <_dtoa_r+0x3c>
 800c844:	2010      	movs	r0, #16
 800c846:	f7ff fbd9 	bl	800bffc <malloc>
 800c84a:	4602      	mov	r2, r0
 800c84c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c850:	b920      	cbnz	r0, 800c85c <_dtoa_r+0x34>
 800c852:	4ba9      	ldr	r3, [pc, #676]	@ (800caf8 <_dtoa_r+0x2d0>)
 800c854:	21ef      	movs	r1, #239	@ 0xef
 800c856:	48a9      	ldr	r0, [pc, #676]	@ (800cafc <_dtoa_r+0x2d4>)
 800c858:	f001 fc5e 	bl	800e118 <__assert_func>
 800c85c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c860:	6007      	str	r7, [r0, #0]
 800c862:	60c7      	str	r7, [r0, #12]
 800c864:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c868:	6819      	ldr	r1, [r3, #0]
 800c86a:	b159      	cbz	r1, 800c884 <_dtoa_r+0x5c>
 800c86c:	685a      	ldr	r2, [r3, #4]
 800c86e:	604a      	str	r2, [r1, #4]
 800c870:	2301      	movs	r3, #1
 800c872:	4093      	lsls	r3, r2
 800c874:	608b      	str	r3, [r1, #8]
 800c876:	4648      	mov	r0, r9
 800c878:	f001 f834 	bl	800d8e4 <_Bfree>
 800c87c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c880:	2200      	movs	r2, #0
 800c882:	601a      	str	r2, [r3, #0]
 800c884:	1e2b      	subs	r3, r5, #0
 800c886:	bfb9      	ittee	lt
 800c888:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c88c:	9305      	strlt	r3, [sp, #20]
 800c88e:	2300      	movge	r3, #0
 800c890:	6033      	strge	r3, [r6, #0]
 800c892:	9f05      	ldr	r7, [sp, #20]
 800c894:	4b9a      	ldr	r3, [pc, #616]	@ (800cb00 <_dtoa_r+0x2d8>)
 800c896:	bfbc      	itt	lt
 800c898:	2201      	movlt	r2, #1
 800c89a:	6032      	strlt	r2, [r6, #0]
 800c89c:	43bb      	bics	r3, r7
 800c89e:	d112      	bne.n	800c8c6 <_dtoa_r+0x9e>
 800c8a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c8a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c8a6:	6013      	str	r3, [r2, #0]
 800c8a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c8ac:	4323      	orrs	r3, r4
 800c8ae:	f000 855a 	beq.w	800d366 <_dtoa_r+0xb3e>
 800c8b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c8b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800cb14 <_dtoa_r+0x2ec>
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	f000 855c 	beq.w	800d376 <_dtoa_r+0xb4e>
 800c8be:	f10a 0303 	add.w	r3, sl, #3
 800c8c2:	f000 bd56 	b.w	800d372 <_dtoa_r+0xb4a>
 800c8c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	ec51 0b17 	vmov	r0, r1, d7
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c8d6:	f7f4 f8f7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c8da:	4680      	mov	r8, r0
 800c8dc:	b158      	cbz	r0, 800c8f6 <_dtoa_r+0xce>
 800c8de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c8e0:	2301      	movs	r3, #1
 800c8e2:	6013      	str	r3, [r2, #0]
 800c8e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c8e6:	b113      	cbz	r3, 800c8ee <_dtoa_r+0xc6>
 800c8e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c8ea:	4b86      	ldr	r3, [pc, #536]	@ (800cb04 <_dtoa_r+0x2dc>)
 800c8ec:	6013      	str	r3, [r2, #0]
 800c8ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800cb18 <_dtoa_r+0x2f0>
 800c8f2:	f000 bd40 	b.w	800d376 <_dtoa_r+0xb4e>
 800c8f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c8fa:	aa14      	add	r2, sp, #80	@ 0x50
 800c8fc:	a915      	add	r1, sp, #84	@ 0x54
 800c8fe:	4648      	mov	r0, r9
 800c900:	f001 fad2 	bl	800dea8 <__d2b>
 800c904:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c908:	9002      	str	r0, [sp, #8]
 800c90a:	2e00      	cmp	r6, #0
 800c90c:	d078      	beq.n	800ca00 <_dtoa_r+0x1d8>
 800c90e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c910:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c918:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c91c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c920:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c924:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c928:	4619      	mov	r1, r3
 800c92a:	2200      	movs	r2, #0
 800c92c:	4b76      	ldr	r3, [pc, #472]	@ (800cb08 <_dtoa_r+0x2e0>)
 800c92e:	f7f3 fcab 	bl	8000288 <__aeabi_dsub>
 800c932:	a36b      	add	r3, pc, #428	@ (adr r3, 800cae0 <_dtoa_r+0x2b8>)
 800c934:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c938:	f7f3 fe5e 	bl	80005f8 <__aeabi_dmul>
 800c93c:	a36a      	add	r3, pc, #424	@ (adr r3, 800cae8 <_dtoa_r+0x2c0>)
 800c93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c942:	f7f3 fca3 	bl	800028c <__adddf3>
 800c946:	4604      	mov	r4, r0
 800c948:	4630      	mov	r0, r6
 800c94a:	460d      	mov	r5, r1
 800c94c:	f7f3 fdea 	bl	8000524 <__aeabi_i2d>
 800c950:	a367      	add	r3, pc, #412	@ (adr r3, 800caf0 <_dtoa_r+0x2c8>)
 800c952:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c956:	f7f3 fe4f 	bl	80005f8 <__aeabi_dmul>
 800c95a:	4602      	mov	r2, r0
 800c95c:	460b      	mov	r3, r1
 800c95e:	4620      	mov	r0, r4
 800c960:	4629      	mov	r1, r5
 800c962:	f7f3 fc93 	bl	800028c <__adddf3>
 800c966:	4604      	mov	r4, r0
 800c968:	460d      	mov	r5, r1
 800c96a:	f7f4 f8f5 	bl	8000b58 <__aeabi_d2iz>
 800c96e:	2200      	movs	r2, #0
 800c970:	4607      	mov	r7, r0
 800c972:	2300      	movs	r3, #0
 800c974:	4620      	mov	r0, r4
 800c976:	4629      	mov	r1, r5
 800c978:	f7f4 f8b0 	bl	8000adc <__aeabi_dcmplt>
 800c97c:	b140      	cbz	r0, 800c990 <_dtoa_r+0x168>
 800c97e:	4638      	mov	r0, r7
 800c980:	f7f3 fdd0 	bl	8000524 <__aeabi_i2d>
 800c984:	4622      	mov	r2, r4
 800c986:	462b      	mov	r3, r5
 800c988:	f7f4 f89e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c98c:	b900      	cbnz	r0, 800c990 <_dtoa_r+0x168>
 800c98e:	3f01      	subs	r7, #1
 800c990:	2f16      	cmp	r7, #22
 800c992:	d852      	bhi.n	800ca3a <_dtoa_r+0x212>
 800c994:	4b5d      	ldr	r3, [pc, #372]	@ (800cb0c <_dtoa_r+0x2e4>)
 800c996:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c99e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c9a2:	f7f4 f89b 	bl	8000adc <__aeabi_dcmplt>
 800c9a6:	2800      	cmp	r0, #0
 800c9a8:	d049      	beq.n	800ca3e <_dtoa_r+0x216>
 800c9aa:	3f01      	subs	r7, #1
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	9310      	str	r3, [sp, #64]	@ 0x40
 800c9b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c9b2:	1b9b      	subs	r3, r3, r6
 800c9b4:	1e5a      	subs	r2, r3, #1
 800c9b6:	bf45      	ittet	mi
 800c9b8:	f1c3 0301 	rsbmi	r3, r3, #1
 800c9bc:	9300      	strmi	r3, [sp, #0]
 800c9be:	2300      	movpl	r3, #0
 800c9c0:	2300      	movmi	r3, #0
 800c9c2:	9206      	str	r2, [sp, #24]
 800c9c4:	bf54      	ite	pl
 800c9c6:	9300      	strpl	r3, [sp, #0]
 800c9c8:	9306      	strmi	r3, [sp, #24]
 800c9ca:	2f00      	cmp	r7, #0
 800c9cc:	db39      	blt.n	800ca42 <_dtoa_r+0x21a>
 800c9ce:	9b06      	ldr	r3, [sp, #24]
 800c9d0:	970d      	str	r7, [sp, #52]	@ 0x34
 800c9d2:	443b      	add	r3, r7
 800c9d4:	9306      	str	r3, [sp, #24]
 800c9d6:	2300      	movs	r3, #0
 800c9d8:	9308      	str	r3, [sp, #32]
 800c9da:	9b07      	ldr	r3, [sp, #28]
 800c9dc:	2b09      	cmp	r3, #9
 800c9de:	d863      	bhi.n	800caa8 <_dtoa_r+0x280>
 800c9e0:	2b05      	cmp	r3, #5
 800c9e2:	bfc4      	itt	gt
 800c9e4:	3b04      	subgt	r3, #4
 800c9e6:	9307      	strgt	r3, [sp, #28]
 800c9e8:	9b07      	ldr	r3, [sp, #28]
 800c9ea:	f1a3 0302 	sub.w	r3, r3, #2
 800c9ee:	bfcc      	ite	gt
 800c9f0:	2400      	movgt	r4, #0
 800c9f2:	2401      	movle	r4, #1
 800c9f4:	2b03      	cmp	r3, #3
 800c9f6:	d863      	bhi.n	800cac0 <_dtoa_r+0x298>
 800c9f8:	e8df f003 	tbb	[pc, r3]
 800c9fc:	2b375452 	.word	0x2b375452
 800ca00:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ca04:	441e      	add	r6, r3
 800ca06:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ca0a:	2b20      	cmp	r3, #32
 800ca0c:	bfc1      	itttt	gt
 800ca0e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ca12:	409f      	lslgt	r7, r3
 800ca14:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ca18:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ca1c:	bfd6      	itet	le
 800ca1e:	f1c3 0320 	rsble	r3, r3, #32
 800ca22:	ea47 0003 	orrgt.w	r0, r7, r3
 800ca26:	fa04 f003 	lslle.w	r0, r4, r3
 800ca2a:	f7f3 fd6b 	bl	8000504 <__aeabi_ui2d>
 800ca2e:	2201      	movs	r2, #1
 800ca30:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ca34:	3e01      	subs	r6, #1
 800ca36:	9212      	str	r2, [sp, #72]	@ 0x48
 800ca38:	e776      	b.n	800c928 <_dtoa_r+0x100>
 800ca3a:	2301      	movs	r3, #1
 800ca3c:	e7b7      	b.n	800c9ae <_dtoa_r+0x186>
 800ca3e:	9010      	str	r0, [sp, #64]	@ 0x40
 800ca40:	e7b6      	b.n	800c9b0 <_dtoa_r+0x188>
 800ca42:	9b00      	ldr	r3, [sp, #0]
 800ca44:	1bdb      	subs	r3, r3, r7
 800ca46:	9300      	str	r3, [sp, #0]
 800ca48:	427b      	negs	r3, r7
 800ca4a:	9308      	str	r3, [sp, #32]
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ca50:	e7c3      	b.n	800c9da <_dtoa_r+0x1b2>
 800ca52:	2301      	movs	r3, #1
 800ca54:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca58:	eb07 0b03 	add.w	fp, r7, r3
 800ca5c:	f10b 0301 	add.w	r3, fp, #1
 800ca60:	2b01      	cmp	r3, #1
 800ca62:	9303      	str	r3, [sp, #12]
 800ca64:	bfb8      	it	lt
 800ca66:	2301      	movlt	r3, #1
 800ca68:	e006      	b.n	800ca78 <_dtoa_r+0x250>
 800ca6a:	2301      	movs	r3, #1
 800ca6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	dd28      	ble.n	800cac6 <_dtoa_r+0x29e>
 800ca74:	469b      	mov	fp, r3
 800ca76:	9303      	str	r3, [sp, #12]
 800ca78:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ca7c:	2100      	movs	r1, #0
 800ca7e:	2204      	movs	r2, #4
 800ca80:	f102 0514 	add.w	r5, r2, #20
 800ca84:	429d      	cmp	r5, r3
 800ca86:	d926      	bls.n	800cad6 <_dtoa_r+0x2ae>
 800ca88:	6041      	str	r1, [r0, #4]
 800ca8a:	4648      	mov	r0, r9
 800ca8c:	f000 feea 	bl	800d864 <_Balloc>
 800ca90:	4682      	mov	sl, r0
 800ca92:	2800      	cmp	r0, #0
 800ca94:	d142      	bne.n	800cb1c <_dtoa_r+0x2f4>
 800ca96:	4b1e      	ldr	r3, [pc, #120]	@ (800cb10 <_dtoa_r+0x2e8>)
 800ca98:	4602      	mov	r2, r0
 800ca9a:	f240 11af 	movw	r1, #431	@ 0x1af
 800ca9e:	e6da      	b.n	800c856 <_dtoa_r+0x2e>
 800caa0:	2300      	movs	r3, #0
 800caa2:	e7e3      	b.n	800ca6c <_dtoa_r+0x244>
 800caa4:	2300      	movs	r3, #0
 800caa6:	e7d5      	b.n	800ca54 <_dtoa_r+0x22c>
 800caa8:	2401      	movs	r4, #1
 800caaa:	2300      	movs	r3, #0
 800caac:	9307      	str	r3, [sp, #28]
 800caae:	9409      	str	r4, [sp, #36]	@ 0x24
 800cab0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800cab4:	2200      	movs	r2, #0
 800cab6:	f8cd b00c 	str.w	fp, [sp, #12]
 800caba:	2312      	movs	r3, #18
 800cabc:	920c      	str	r2, [sp, #48]	@ 0x30
 800cabe:	e7db      	b.n	800ca78 <_dtoa_r+0x250>
 800cac0:	2301      	movs	r3, #1
 800cac2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cac4:	e7f4      	b.n	800cab0 <_dtoa_r+0x288>
 800cac6:	f04f 0b01 	mov.w	fp, #1
 800caca:	f8cd b00c 	str.w	fp, [sp, #12]
 800cace:	465b      	mov	r3, fp
 800cad0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800cad4:	e7d0      	b.n	800ca78 <_dtoa_r+0x250>
 800cad6:	3101      	adds	r1, #1
 800cad8:	0052      	lsls	r2, r2, #1
 800cada:	e7d1      	b.n	800ca80 <_dtoa_r+0x258>
 800cadc:	f3af 8000 	nop.w
 800cae0:	636f4361 	.word	0x636f4361
 800cae4:	3fd287a7 	.word	0x3fd287a7
 800cae8:	8b60c8b3 	.word	0x8b60c8b3
 800caec:	3fc68a28 	.word	0x3fc68a28
 800caf0:	509f79fb 	.word	0x509f79fb
 800caf4:	3fd34413 	.word	0x3fd34413
 800caf8:	0800e7f5 	.word	0x0800e7f5
 800cafc:	0800e80c 	.word	0x0800e80c
 800cb00:	7ff00000 	.word	0x7ff00000
 800cb04:	0800e7c5 	.word	0x0800e7c5
 800cb08:	3ff80000 	.word	0x3ff80000
 800cb0c:	0800e960 	.word	0x0800e960
 800cb10:	0800e864 	.word	0x0800e864
 800cb14:	0800e7f1 	.word	0x0800e7f1
 800cb18:	0800e7c4 	.word	0x0800e7c4
 800cb1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cb20:	6018      	str	r0, [r3, #0]
 800cb22:	9b03      	ldr	r3, [sp, #12]
 800cb24:	2b0e      	cmp	r3, #14
 800cb26:	f200 80a1 	bhi.w	800cc6c <_dtoa_r+0x444>
 800cb2a:	2c00      	cmp	r4, #0
 800cb2c:	f000 809e 	beq.w	800cc6c <_dtoa_r+0x444>
 800cb30:	2f00      	cmp	r7, #0
 800cb32:	dd33      	ble.n	800cb9c <_dtoa_r+0x374>
 800cb34:	4b9c      	ldr	r3, [pc, #624]	@ (800cda8 <_dtoa_r+0x580>)
 800cb36:	f007 020f 	and.w	r2, r7, #15
 800cb3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb3e:	ed93 7b00 	vldr	d7, [r3]
 800cb42:	05f8      	lsls	r0, r7, #23
 800cb44:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800cb48:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cb4c:	d516      	bpl.n	800cb7c <_dtoa_r+0x354>
 800cb4e:	4b97      	ldr	r3, [pc, #604]	@ (800cdac <_dtoa_r+0x584>)
 800cb50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cb54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cb58:	f7f3 fe78 	bl	800084c <__aeabi_ddiv>
 800cb5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb60:	f004 040f 	and.w	r4, r4, #15
 800cb64:	2603      	movs	r6, #3
 800cb66:	4d91      	ldr	r5, [pc, #580]	@ (800cdac <_dtoa_r+0x584>)
 800cb68:	b954      	cbnz	r4, 800cb80 <_dtoa_r+0x358>
 800cb6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb72:	f7f3 fe6b 	bl	800084c <__aeabi_ddiv>
 800cb76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb7a:	e028      	b.n	800cbce <_dtoa_r+0x3a6>
 800cb7c:	2602      	movs	r6, #2
 800cb7e:	e7f2      	b.n	800cb66 <_dtoa_r+0x33e>
 800cb80:	07e1      	lsls	r1, r4, #31
 800cb82:	d508      	bpl.n	800cb96 <_dtoa_r+0x36e>
 800cb84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cb88:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cb8c:	f7f3 fd34 	bl	80005f8 <__aeabi_dmul>
 800cb90:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cb94:	3601      	adds	r6, #1
 800cb96:	1064      	asrs	r4, r4, #1
 800cb98:	3508      	adds	r5, #8
 800cb9a:	e7e5      	b.n	800cb68 <_dtoa_r+0x340>
 800cb9c:	f000 80af 	beq.w	800ccfe <_dtoa_r+0x4d6>
 800cba0:	427c      	negs	r4, r7
 800cba2:	4b81      	ldr	r3, [pc, #516]	@ (800cda8 <_dtoa_r+0x580>)
 800cba4:	4d81      	ldr	r5, [pc, #516]	@ (800cdac <_dtoa_r+0x584>)
 800cba6:	f004 020f 	and.w	r2, r4, #15
 800cbaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cbae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cbb6:	f7f3 fd1f 	bl	80005f8 <__aeabi_dmul>
 800cbba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cbbe:	1124      	asrs	r4, r4, #4
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	2602      	movs	r6, #2
 800cbc4:	2c00      	cmp	r4, #0
 800cbc6:	f040 808f 	bne.w	800cce8 <_dtoa_r+0x4c0>
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d1d3      	bne.n	800cb76 <_dtoa_r+0x34e>
 800cbce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cbd0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	f000 8094 	beq.w	800cd02 <_dtoa_r+0x4da>
 800cbda:	4b75      	ldr	r3, [pc, #468]	@ (800cdb0 <_dtoa_r+0x588>)
 800cbdc:	2200      	movs	r2, #0
 800cbde:	4620      	mov	r0, r4
 800cbe0:	4629      	mov	r1, r5
 800cbe2:	f7f3 ff7b 	bl	8000adc <__aeabi_dcmplt>
 800cbe6:	2800      	cmp	r0, #0
 800cbe8:	f000 808b 	beq.w	800cd02 <_dtoa_r+0x4da>
 800cbec:	9b03      	ldr	r3, [sp, #12]
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	f000 8087 	beq.w	800cd02 <_dtoa_r+0x4da>
 800cbf4:	f1bb 0f00 	cmp.w	fp, #0
 800cbf8:	dd34      	ble.n	800cc64 <_dtoa_r+0x43c>
 800cbfa:	4620      	mov	r0, r4
 800cbfc:	4b6d      	ldr	r3, [pc, #436]	@ (800cdb4 <_dtoa_r+0x58c>)
 800cbfe:	2200      	movs	r2, #0
 800cc00:	4629      	mov	r1, r5
 800cc02:	f7f3 fcf9 	bl	80005f8 <__aeabi_dmul>
 800cc06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc0a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800cc0e:	3601      	adds	r6, #1
 800cc10:	465c      	mov	r4, fp
 800cc12:	4630      	mov	r0, r6
 800cc14:	f7f3 fc86 	bl	8000524 <__aeabi_i2d>
 800cc18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc1c:	f7f3 fcec 	bl	80005f8 <__aeabi_dmul>
 800cc20:	4b65      	ldr	r3, [pc, #404]	@ (800cdb8 <_dtoa_r+0x590>)
 800cc22:	2200      	movs	r2, #0
 800cc24:	f7f3 fb32 	bl	800028c <__adddf3>
 800cc28:	4605      	mov	r5, r0
 800cc2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cc2e:	2c00      	cmp	r4, #0
 800cc30:	d16a      	bne.n	800cd08 <_dtoa_r+0x4e0>
 800cc32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc36:	4b61      	ldr	r3, [pc, #388]	@ (800cdbc <_dtoa_r+0x594>)
 800cc38:	2200      	movs	r2, #0
 800cc3a:	f7f3 fb25 	bl	8000288 <__aeabi_dsub>
 800cc3e:	4602      	mov	r2, r0
 800cc40:	460b      	mov	r3, r1
 800cc42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cc46:	462a      	mov	r2, r5
 800cc48:	4633      	mov	r3, r6
 800cc4a:	f7f3 ff65 	bl	8000b18 <__aeabi_dcmpgt>
 800cc4e:	2800      	cmp	r0, #0
 800cc50:	f040 8298 	bne.w	800d184 <_dtoa_r+0x95c>
 800cc54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc58:	462a      	mov	r2, r5
 800cc5a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cc5e:	f7f3 ff3d 	bl	8000adc <__aeabi_dcmplt>
 800cc62:	bb38      	cbnz	r0, 800ccb4 <_dtoa_r+0x48c>
 800cc64:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800cc68:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cc6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	f2c0 8157 	blt.w	800cf22 <_dtoa_r+0x6fa>
 800cc74:	2f0e      	cmp	r7, #14
 800cc76:	f300 8154 	bgt.w	800cf22 <_dtoa_r+0x6fa>
 800cc7a:	4b4b      	ldr	r3, [pc, #300]	@ (800cda8 <_dtoa_r+0x580>)
 800cc7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cc80:	ed93 7b00 	vldr	d7, [r3]
 800cc84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	ed8d 7b00 	vstr	d7, [sp]
 800cc8c:	f280 80e5 	bge.w	800ce5a <_dtoa_r+0x632>
 800cc90:	9b03      	ldr	r3, [sp, #12]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	f300 80e1 	bgt.w	800ce5a <_dtoa_r+0x632>
 800cc98:	d10c      	bne.n	800ccb4 <_dtoa_r+0x48c>
 800cc9a:	4b48      	ldr	r3, [pc, #288]	@ (800cdbc <_dtoa_r+0x594>)
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	ec51 0b17 	vmov	r0, r1, d7
 800cca2:	f7f3 fca9 	bl	80005f8 <__aeabi_dmul>
 800cca6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ccaa:	f7f3 ff2b 	bl	8000b04 <__aeabi_dcmpge>
 800ccae:	2800      	cmp	r0, #0
 800ccb0:	f000 8266 	beq.w	800d180 <_dtoa_r+0x958>
 800ccb4:	2400      	movs	r4, #0
 800ccb6:	4625      	mov	r5, r4
 800ccb8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ccba:	4656      	mov	r6, sl
 800ccbc:	ea6f 0803 	mvn.w	r8, r3
 800ccc0:	2700      	movs	r7, #0
 800ccc2:	4621      	mov	r1, r4
 800ccc4:	4648      	mov	r0, r9
 800ccc6:	f000 fe0d 	bl	800d8e4 <_Bfree>
 800ccca:	2d00      	cmp	r5, #0
 800cccc:	f000 80bd 	beq.w	800ce4a <_dtoa_r+0x622>
 800ccd0:	b12f      	cbz	r7, 800ccde <_dtoa_r+0x4b6>
 800ccd2:	42af      	cmp	r7, r5
 800ccd4:	d003      	beq.n	800ccde <_dtoa_r+0x4b6>
 800ccd6:	4639      	mov	r1, r7
 800ccd8:	4648      	mov	r0, r9
 800ccda:	f000 fe03 	bl	800d8e4 <_Bfree>
 800ccde:	4629      	mov	r1, r5
 800cce0:	4648      	mov	r0, r9
 800cce2:	f000 fdff 	bl	800d8e4 <_Bfree>
 800cce6:	e0b0      	b.n	800ce4a <_dtoa_r+0x622>
 800cce8:	07e2      	lsls	r2, r4, #31
 800ccea:	d505      	bpl.n	800ccf8 <_dtoa_r+0x4d0>
 800ccec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ccf0:	f7f3 fc82 	bl	80005f8 <__aeabi_dmul>
 800ccf4:	3601      	adds	r6, #1
 800ccf6:	2301      	movs	r3, #1
 800ccf8:	1064      	asrs	r4, r4, #1
 800ccfa:	3508      	adds	r5, #8
 800ccfc:	e762      	b.n	800cbc4 <_dtoa_r+0x39c>
 800ccfe:	2602      	movs	r6, #2
 800cd00:	e765      	b.n	800cbce <_dtoa_r+0x3a6>
 800cd02:	9c03      	ldr	r4, [sp, #12]
 800cd04:	46b8      	mov	r8, r7
 800cd06:	e784      	b.n	800cc12 <_dtoa_r+0x3ea>
 800cd08:	4b27      	ldr	r3, [pc, #156]	@ (800cda8 <_dtoa_r+0x580>)
 800cd0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cd0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cd10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cd14:	4454      	add	r4, sl
 800cd16:	2900      	cmp	r1, #0
 800cd18:	d054      	beq.n	800cdc4 <_dtoa_r+0x59c>
 800cd1a:	4929      	ldr	r1, [pc, #164]	@ (800cdc0 <_dtoa_r+0x598>)
 800cd1c:	2000      	movs	r0, #0
 800cd1e:	f7f3 fd95 	bl	800084c <__aeabi_ddiv>
 800cd22:	4633      	mov	r3, r6
 800cd24:	462a      	mov	r2, r5
 800cd26:	f7f3 faaf 	bl	8000288 <__aeabi_dsub>
 800cd2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cd2e:	4656      	mov	r6, sl
 800cd30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd34:	f7f3 ff10 	bl	8000b58 <__aeabi_d2iz>
 800cd38:	4605      	mov	r5, r0
 800cd3a:	f7f3 fbf3 	bl	8000524 <__aeabi_i2d>
 800cd3e:	4602      	mov	r2, r0
 800cd40:	460b      	mov	r3, r1
 800cd42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd46:	f7f3 fa9f 	bl	8000288 <__aeabi_dsub>
 800cd4a:	3530      	adds	r5, #48	@ 0x30
 800cd4c:	4602      	mov	r2, r0
 800cd4e:	460b      	mov	r3, r1
 800cd50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cd54:	f806 5b01 	strb.w	r5, [r6], #1
 800cd58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cd5c:	f7f3 febe 	bl	8000adc <__aeabi_dcmplt>
 800cd60:	2800      	cmp	r0, #0
 800cd62:	d172      	bne.n	800ce4a <_dtoa_r+0x622>
 800cd64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd68:	4911      	ldr	r1, [pc, #68]	@ (800cdb0 <_dtoa_r+0x588>)
 800cd6a:	2000      	movs	r0, #0
 800cd6c:	f7f3 fa8c 	bl	8000288 <__aeabi_dsub>
 800cd70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cd74:	f7f3 feb2 	bl	8000adc <__aeabi_dcmplt>
 800cd78:	2800      	cmp	r0, #0
 800cd7a:	f040 80b4 	bne.w	800cee6 <_dtoa_r+0x6be>
 800cd7e:	42a6      	cmp	r6, r4
 800cd80:	f43f af70 	beq.w	800cc64 <_dtoa_r+0x43c>
 800cd84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cd88:	4b0a      	ldr	r3, [pc, #40]	@ (800cdb4 <_dtoa_r+0x58c>)
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	f7f3 fc34 	bl	80005f8 <__aeabi_dmul>
 800cd90:	4b08      	ldr	r3, [pc, #32]	@ (800cdb4 <_dtoa_r+0x58c>)
 800cd92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cd96:	2200      	movs	r2, #0
 800cd98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd9c:	f7f3 fc2c 	bl	80005f8 <__aeabi_dmul>
 800cda0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cda4:	e7c4      	b.n	800cd30 <_dtoa_r+0x508>
 800cda6:	bf00      	nop
 800cda8:	0800e960 	.word	0x0800e960
 800cdac:	0800e938 	.word	0x0800e938
 800cdb0:	3ff00000 	.word	0x3ff00000
 800cdb4:	40240000 	.word	0x40240000
 800cdb8:	401c0000 	.word	0x401c0000
 800cdbc:	40140000 	.word	0x40140000
 800cdc0:	3fe00000 	.word	0x3fe00000
 800cdc4:	4631      	mov	r1, r6
 800cdc6:	4628      	mov	r0, r5
 800cdc8:	f7f3 fc16 	bl	80005f8 <__aeabi_dmul>
 800cdcc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cdd0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cdd2:	4656      	mov	r6, sl
 800cdd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdd8:	f7f3 febe 	bl	8000b58 <__aeabi_d2iz>
 800cddc:	4605      	mov	r5, r0
 800cdde:	f7f3 fba1 	bl	8000524 <__aeabi_i2d>
 800cde2:	4602      	mov	r2, r0
 800cde4:	460b      	mov	r3, r1
 800cde6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdea:	f7f3 fa4d 	bl	8000288 <__aeabi_dsub>
 800cdee:	3530      	adds	r5, #48	@ 0x30
 800cdf0:	f806 5b01 	strb.w	r5, [r6], #1
 800cdf4:	4602      	mov	r2, r0
 800cdf6:	460b      	mov	r3, r1
 800cdf8:	42a6      	cmp	r6, r4
 800cdfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cdfe:	f04f 0200 	mov.w	r2, #0
 800ce02:	d124      	bne.n	800ce4e <_dtoa_r+0x626>
 800ce04:	4baf      	ldr	r3, [pc, #700]	@ (800d0c4 <_dtoa_r+0x89c>)
 800ce06:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ce0a:	f7f3 fa3f 	bl	800028c <__adddf3>
 800ce0e:	4602      	mov	r2, r0
 800ce10:	460b      	mov	r3, r1
 800ce12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce16:	f7f3 fe7f 	bl	8000b18 <__aeabi_dcmpgt>
 800ce1a:	2800      	cmp	r0, #0
 800ce1c:	d163      	bne.n	800cee6 <_dtoa_r+0x6be>
 800ce1e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ce22:	49a8      	ldr	r1, [pc, #672]	@ (800d0c4 <_dtoa_r+0x89c>)
 800ce24:	2000      	movs	r0, #0
 800ce26:	f7f3 fa2f 	bl	8000288 <__aeabi_dsub>
 800ce2a:	4602      	mov	r2, r0
 800ce2c:	460b      	mov	r3, r1
 800ce2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce32:	f7f3 fe53 	bl	8000adc <__aeabi_dcmplt>
 800ce36:	2800      	cmp	r0, #0
 800ce38:	f43f af14 	beq.w	800cc64 <_dtoa_r+0x43c>
 800ce3c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ce3e:	1e73      	subs	r3, r6, #1
 800ce40:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ce42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ce46:	2b30      	cmp	r3, #48	@ 0x30
 800ce48:	d0f8      	beq.n	800ce3c <_dtoa_r+0x614>
 800ce4a:	4647      	mov	r7, r8
 800ce4c:	e03b      	b.n	800cec6 <_dtoa_r+0x69e>
 800ce4e:	4b9e      	ldr	r3, [pc, #632]	@ (800d0c8 <_dtoa_r+0x8a0>)
 800ce50:	f7f3 fbd2 	bl	80005f8 <__aeabi_dmul>
 800ce54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ce58:	e7bc      	b.n	800cdd4 <_dtoa_r+0x5ac>
 800ce5a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ce5e:	4656      	mov	r6, sl
 800ce60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce64:	4620      	mov	r0, r4
 800ce66:	4629      	mov	r1, r5
 800ce68:	f7f3 fcf0 	bl	800084c <__aeabi_ddiv>
 800ce6c:	f7f3 fe74 	bl	8000b58 <__aeabi_d2iz>
 800ce70:	4680      	mov	r8, r0
 800ce72:	f7f3 fb57 	bl	8000524 <__aeabi_i2d>
 800ce76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce7a:	f7f3 fbbd 	bl	80005f8 <__aeabi_dmul>
 800ce7e:	4602      	mov	r2, r0
 800ce80:	460b      	mov	r3, r1
 800ce82:	4620      	mov	r0, r4
 800ce84:	4629      	mov	r1, r5
 800ce86:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ce8a:	f7f3 f9fd 	bl	8000288 <__aeabi_dsub>
 800ce8e:	f806 4b01 	strb.w	r4, [r6], #1
 800ce92:	9d03      	ldr	r5, [sp, #12]
 800ce94:	eba6 040a 	sub.w	r4, r6, sl
 800ce98:	42a5      	cmp	r5, r4
 800ce9a:	4602      	mov	r2, r0
 800ce9c:	460b      	mov	r3, r1
 800ce9e:	d133      	bne.n	800cf08 <_dtoa_r+0x6e0>
 800cea0:	f7f3 f9f4 	bl	800028c <__adddf3>
 800cea4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cea8:	4604      	mov	r4, r0
 800ceaa:	460d      	mov	r5, r1
 800ceac:	f7f3 fe34 	bl	8000b18 <__aeabi_dcmpgt>
 800ceb0:	b9c0      	cbnz	r0, 800cee4 <_dtoa_r+0x6bc>
 800ceb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ceb6:	4620      	mov	r0, r4
 800ceb8:	4629      	mov	r1, r5
 800ceba:	f7f3 fe05 	bl	8000ac8 <__aeabi_dcmpeq>
 800cebe:	b110      	cbz	r0, 800cec6 <_dtoa_r+0x69e>
 800cec0:	f018 0f01 	tst.w	r8, #1
 800cec4:	d10e      	bne.n	800cee4 <_dtoa_r+0x6bc>
 800cec6:	9902      	ldr	r1, [sp, #8]
 800cec8:	4648      	mov	r0, r9
 800ceca:	f000 fd0b 	bl	800d8e4 <_Bfree>
 800cece:	2300      	movs	r3, #0
 800ced0:	7033      	strb	r3, [r6, #0]
 800ced2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ced4:	3701      	adds	r7, #1
 800ced6:	601f      	str	r7, [r3, #0]
 800ced8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	f000 824b 	beq.w	800d376 <_dtoa_r+0xb4e>
 800cee0:	601e      	str	r6, [r3, #0]
 800cee2:	e248      	b.n	800d376 <_dtoa_r+0xb4e>
 800cee4:	46b8      	mov	r8, r7
 800cee6:	4633      	mov	r3, r6
 800cee8:	461e      	mov	r6, r3
 800ceea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ceee:	2a39      	cmp	r2, #57	@ 0x39
 800cef0:	d106      	bne.n	800cf00 <_dtoa_r+0x6d8>
 800cef2:	459a      	cmp	sl, r3
 800cef4:	d1f8      	bne.n	800cee8 <_dtoa_r+0x6c0>
 800cef6:	2230      	movs	r2, #48	@ 0x30
 800cef8:	f108 0801 	add.w	r8, r8, #1
 800cefc:	f88a 2000 	strb.w	r2, [sl]
 800cf00:	781a      	ldrb	r2, [r3, #0]
 800cf02:	3201      	adds	r2, #1
 800cf04:	701a      	strb	r2, [r3, #0]
 800cf06:	e7a0      	b.n	800ce4a <_dtoa_r+0x622>
 800cf08:	4b6f      	ldr	r3, [pc, #444]	@ (800d0c8 <_dtoa_r+0x8a0>)
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	f7f3 fb74 	bl	80005f8 <__aeabi_dmul>
 800cf10:	2200      	movs	r2, #0
 800cf12:	2300      	movs	r3, #0
 800cf14:	4604      	mov	r4, r0
 800cf16:	460d      	mov	r5, r1
 800cf18:	f7f3 fdd6 	bl	8000ac8 <__aeabi_dcmpeq>
 800cf1c:	2800      	cmp	r0, #0
 800cf1e:	d09f      	beq.n	800ce60 <_dtoa_r+0x638>
 800cf20:	e7d1      	b.n	800cec6 <_dtoa_r+0x69e>
 800cf22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf24:	2a00      	cmp	r2, #0
 800cf26:	f000 80ea 	beq.w	800d0fe <_dtoa_r+0x8d6>
 800cf2a:	9a07      	ldr	r2, [sp, #28]
 800cf2c:	2a01      	cmp	r2, #1
 800cf2e:	f300 80cd 	bgt.w	800d0cc <_dtoa_r+0x8a4>
 800cf32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cf34:	2a00      	cmp	r2, #0
 800cf36:	f000 80c1 	beq.w	800d0bc <_dtoa_r+0x894>
 800cf3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cf3e:	9c08      	ldr	r4, [sp, #32]
 800cf40:	9e00      	ldr	r6, [sp, #0]
 800cf42:	9a00      	ldr	r2, [sp, #0]
 800cf44:	441a      	add	r2, r3
 800cf46:	9200      	str	r2, [sp, #0]
 800cf48:	9a06      	ldr	r2, [sp, #24]
 800cf4a:	2101      	movs	r1, #1
 800cf4c:	441a      	add	r2, r3
 800cf4e:	4648      	mov	r0, r9
 800cf50:	9206      	str	r2, [sp, #24]
 800cf52:	f000 fd7b 	bl	800da4c <__i2b>
 800cf56:	4605      	mov	r5, r0
 800cf58:	b166      	cbz	r6, 800cf74 <_dtoa_r+0x74c>
 800cf5a:	9b06      	ldr	r3, [sp, #24]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	dd09      	ble.n	800cf74 <_dtoa_r+0x74c>
 800cf60:	42b3      	cmp	r3, r6
 800cf62:	9a00      	ldr	r2, [sp, #0]
 800cf64:	bfa8      	it	ge
 800cf66:	4633      	movge	r3, r6
 800cf68:	1ad2      	subs	r2, r2, r3
 800cf6a:	9200      	str	r2, [sp, #0]
 800cf6c:	9a06      	ldr	r2, [sp, #24]
 800cf6e:	1af6      	subs	r6, r6, r3
 800cf70:	1ad3      	subs	r3, r2, r3
 800cf72:	9306      	str	r3, [sp, #24]
 800cf74:	9b08      	ldr	r3, [sp, #32]
 800cf76:	b30b      	cbz	r3, 800cfbc <_dtoa_r+0x794>
 800cf78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	f000 80c6 	beq.w	800d10c <_dtoa_r+0x8e4>
 800cf80:	2c00      	cmp	r4, #0
 800cf82:	f000 80c0 	beq.w	800d106 <_dtoa_r+0x8de>
 800cf86:	4629      	mov	r1, r5
 800cf88:	4622      	mov	r2, r4
 800cf8a:	4648      	mov	r0, r9
 800cf8c:	f000 fe16 	bl	800dbbc <__pow5mult>
 800cf90:	9a02      	ldr	r2, [sp, #8]
 800cf92:	4601      	mov	r1, r0
 800cf94:	4605      	mov	r5, r0
 800cf96:	4648      	mov	r0, r9
 800cf98:	f000 fd6e 	bl	800da78 <__multiply>
 800cf9c:	9902      	ldr	r1, [sp, #8]
 800cf9e:	4680      	mov	r8, r0
 800cfa0:	4648      	mov	r0, r9
 800cfa2:	f000 fc9f 	bl	800d8e4 <_Bfree>
 800cfa6:	9b08      	ldr	r3, [sp, #32]
 800cfa8:	1b1b      	subs	r3, r3, r4
 800cfaa:	9308      	str	r3, [sp, #32]
 800cfac:	f000 80b1 	beq.w	800d112 <_dtoa_r+0x8ea>
 800cfb0:	9a08      	ldr	r2, [sp, #32]
 800cfb2:	4641      	mov	r1, r8
 800cfb4:	4648      	mov	r0, r9
 800cfb6:	f000 fe01 	bl	800dbbc <__pow5mult>
 800cfba:	9002      	str	r0, [sp, #8]
 800cfbc:	2101      	movs	r1, #1
 800cfbe:	4648      	mov	r0, r9
 800cfc0:	f000 fd44 	bl	800da4c <__i2b>
 800cfc4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cfc6:	4604      	mov	r4, r0
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	f000 81d8 	beq.w	800d37e <_dtoa_r+0xb56>
 800cfce:	461a      	mov	r2, r3
 800cfd0:	4601      	mov	r1, r0
 800cfd2:	4648      	mov	r0, r9
 800cfd4:	f000 fdf2 	bl	800dbbc <__pow5mult>
 800cfd8:	9b07      	ldr	r3, [sp, #28]
 800cfda:	2b01      	cmp	r3, #1
 800cfdc:	4604      	mov	r4, r0
 800cfde:	f300 809f 	bgt.w	800d120 <_dtoa_r+0x8f8>
 800cfe2:	9b04      	ldr	r3, [sp, #16]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	f040 8097 	bne.w	800d118 <_dtoa_r+0x8f0>
 800cfea:	9b05      	ldr	r3, [sp, #20]
 800cfec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	f040 8093 	bne.w	800d11c <_dtoa_r+0x8f4>
 800cff6:	9b05      	ldr	r3, [sp, #20]
 800cff8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cffc:	0d1b      	lsrs	r3, r3, #20
 800cffe:	051b      	lsls	r3, r3, #20
 800d000:	b133      	cbz	r3, 800d010 <_dtoa_r+0x7e8>
 800d002:	9b00      	ldr	r3, [sp, #0]
 800d004:	3301      	adds	r3, #1
 800d006:	9300      	str	r3, [sp, #0]
 800d008:	9b06      	ldr	r3, [sp, #24]
 800d00a:	3301      	adds	r3, #1
 800d00c:	9306      	str	r3, [sp, #24]
 800d00e:	2301      	movs	r3, #1
 800d010:	9308      	str	r3, [sp, #32]
 800d012:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d014:	2b00      	cmp	r3, #0
 800d016:	f000 81b8 	beq.w	800d38a <_dtoa_r+0xb62>
 800d01a:	6923      	ldr	r3, [r4, #16]
 800d01c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d020:	6918      	ldr	r0, [r3, #16]
 800d022:	f000 fcc7 	bl	800d9b4 <__hi0bits>
 800d026:	f1c0 0020 	rsb	r0, r0, #32
 800d02a:	9b06      	ldr	r3, [sp, #24]
 800d02c:	4418      	add	r0, r3
 800d02e:	f010 001f 	ands.w	r0, r0, #31
 800d032:	f000 8082 	beq.w	800d13a <_dtoa_r+0x912>
 800d036:	f1c0 0320 	rsb	r3, r0, #32
 800d03a:	2b04      	cmp	r3, #4
 800d03c:	dd73      	ble.n	800d126 <_dtoa_r+0x8fe>
 800d03e:	9b00      	ldr	r3, [sp, #0]
 800d040:	f1c0 001c 	rsb	r0, r0, #28
 800d044:	4403      	add	r3, r0
 800d046:	9300      	str	r3, [sp, #0]
 800d048:	9b06      	ldr	r3, [sp, #24]
 800d04a:	4403      	add	r3, r0
 800d04c:	4406      	add	r6, r0
 800d04e:	9306      	str	r3, [sp, #24]
 800d050:	9b00      	ldr	r3, [sp, #0]
 800d052:	2b00      	cmp	r3, #0
 800d054:	dd05      	ble.n	800d062 <_dtoa_r+0x83a>
 800d056:	9902      	ldr	r1, [sp, #8]
 800d058:	461a      	mov	r2, r3
 800d05a:	4648      	mov	r0, r9
 800d05c:	f000 fe08 	bl	800dc70 <__lshift>
 800d060:	9002      	str	r0, [sp, #8]
 800d062:	9b06      	ldr	r3, [sp, #24]
 800d064:	2b00      	cmp	r3, #0
 800d066:	dd05      	ble.n	800d074 <_dtoa_r+0x84c>
 800d068:	4621      	mov	r1, r4
 800d06a:	461a      	mov	r2, r3
 800d06c:	4648      	mov	r0, r9
 800d06e:	f000 fdff 	bl	800dc70 <__lshift>
 800d072:	4604      	mov	r4, r0
 800d074:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d076:	2b00      	cmp	r3, #0
 800d078:	d061      	beq.n	800d13e <_dtoa_r+0x916>
 800d07a:	9802      	ldr	r0, [sp, #8]
 800d07c:	4621      	mov	r1, r4
 800d07e:	f000 fe63 	bl	800dd48 <__mcmp>
 800d082:	2800      	cmp	r0, #0
 800d084:	da5b      	bge.n	800d13e <_dtoa_r+0x916>
 800d086:	2300      	movs	r3, #0
 800d088:	9902      	ldr	r1, [sp, #8]
 800d08a:	220a      	movs	r2, #10
 800d08c:	4648      	mov	r0, r9
 800d08e:	f000 fc4b 	bl	800d928 <__multadd>
 800d092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d094:	9002      	str	r0, [sp, #8]
 800d096:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	f000 8177 	beq.w	800d38e <_dtoa_r+0xb66>
 800d0a0:	4629      	mov	r1, r5
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	220a      	movs	r2, #10
 800d0a6:	4648      	mov	r0, r9
 800d0a8:	f000 fc3e 	bl	800d928 <__multadd>
 800d0ac:	f1bb 0f00 	cmp.w	fp, #0
 800d0b0:	4605      	mov	r5, r0
 800d0b2:	dc6f      	bgt.n	800d194 <_dtoa_r+0x96c>
 800d0b4:	9b07      	ldr	r3, [sp, #28]
 800d0b6:	2b02      	cmp	r3, #2
 800d0b8:	dc49      	bgt.n	800d14e <_dtoa_r+0x926>
 800d0ba:	e06b      	b.n	800d194 <_dtoa_r+0x96c>
 800d0bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d0be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d0c2:	e73c      	b.n	800cf3e <_dtoa_r+0x716>
 800d0c4:	3fe00000 	.word	0x3fe00000
 800d0c8:	40240000 	.word	0x40240000
 800d0cc:	9b03      	ldr	r3, [sp, #12]
 800d0ce:	1e5c      	subs	r4, r3, #1
 800d0d0:	9b08      	ldr	r3, [sp, #32]
 800d0d2:	42a3      	cmp	r3, r4
 800d0d4:	db09      	blt.n	800d0ea <_dtoa_r+0x8c2>
 800d0d6:	1b1c      	subs	r4, r3, r4
 800d0d8:	9b03      	ldr	r3, [sp, #12]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	f6bf af30 	bge.w	800cf40 <_dtoa_r+0x718>
 800d0e0:	9b00      	ldr	r3, [sp, #0]
 800d0e2:	9a03      	ldr	r2, [sp, #12]
 800d0e4:	1a9e      	subs	r6, r3, r2
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	e72b      	b.n	800cf42 <_dtoa_r+0x71a>
 800d0ea:	9b08      	ldr	r3, [sp, #32]
 800d0ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d0ee:	9408      	str	r4, [sp, #32]
 800d0f0:	1ae3      	subs	r3, r4, r3
 800d0f2:	441a      	add	r2, r3
 800d0f4:	9e00      	ldr	r6, [sp, #0]
 800d0f6:	9b03      	ldr	r3, [sp, #12]
 800d0f8:	920d      	str	r2, [sp, #52]	@ 0x34
 800d0fa:	2400      	movs	r4, #0
 800d0fc:	e721      	b.n	800cf42 <_dtoa_r+0x71a>
 800d0fe:	9c08      	ldr	r4, [sp, #32]
 800d100:	9e00      	ldr	r6, [sp, #0]
 800d102:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d104:	e728      	b.n	800cf58 <_dtoa_r+0x730>
 800d106:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d10a:	e751      	b.n	800cfb0 <_dtoa_r+0x788>
 800d10c:	9a08      	ldr	r2, [sp, #32]
 800d10e:	9902      	ldr	r1, [sp, #8]
 800d110:	e750      	b.n	800cfb4 <_dtoa_r+0x78c>
 800d112:	f8cd 8008 	str.w	r8, [sp, #8]
 800d116:	e751      	b.n	800cfbc <_dtoa_r+0x794>
 800d118:	2300      	movs	r3, #0
 800d11a:	e779      	b.n	800d010 <_dtoa_r+0x7e8>
 800d11c:	9b04      	ldr	r3, [sp, #16]
 800d11e:	e777      	b.n	800d010 <_dtoa_r+0x7e8>
 800d120:	2300      	movs	r3, #0
 800d122:	9308      	str	r3, [sp, #32]
 800d124:	e779      	b.n	800d01a <_dtoa_r+0x7f2>
 800d126:	d093      	beq.n	800d050 <_dtoa_r+0x828>
 800d128:	9a00      	ldr	r2, [sp, #0]
 800d12a:	331c      	adds	r3, #28
 800d12c:	441a      	add	r2, r3
 800d12e:	9200      	str	r2, [sp, #0]
 800d130:	9a06      	ldr	r2, [sp, #24]
 800d132:	441a      	add	r2, r3
 800d134:	441e      	add	r6, r3
 800d136:	9206      	str	r2, [sp, #24]
 800d138:	e78a      	b.n	800d050 <_dtoa_r+0x828>
 800d13a:	4603      	mov	r3, r0
 800d13c:	e7f4      	b.n	800d128 <_dtoa_r+0x900>
 800d13e:	9b03      	ldr	r3, [sp, #12]
 800d140:	2b00      	cmp	r3, #0
 800d142:	46b8      	mov	r8, r7
 800d144:	dc20      	bgt.n	800d188 <_dtoa_r+0x960>
 800d146:	469b      	mov	fp, r3
 800d148:	9b07      	ldr	r3, [sp, #28]
 800d14a:	2b02      	cmp	r3, #2
 800d14c:	dd1e      	ble.n	800d18c <_dtoa_r+0x964>
 800d14e:	f1bb 0f00 	cmp.w	fp, #0
 800d152:	f47f adb1 	bne.w	800ccb8 <_dtoa_r+0x490>
 800d156:	4621      	mov	r1, r4
 800d158:	465b      	mov	r3, fp
 800d15a:	2205      	movs	r2, #5
 800d15c:	4648      	mov	r0, r9
 800d15e:	f000 fbe3 	bl	800d928 <__multadd>
 800d162:	4601      	mov	r1, r0
 800d164:	4604      	mov	r4, r0
 800d166:	9802      	ldr	r0, [sp, #8]
 800d168:	f000 fdee 	bl	800dd48 <__mcmp>
 800d16c:	2800      	cmp	r0, #0
 800d16e:	f77f ada3 	ble.w	800ccb8 <_dtoa_r+0x490>
 800d172:	4656      	mov	r6, sl
 800d174:	2331      	movs	r3, #49	@ 0x31
 800d176:	f806 3b01 	strb.w	r3, [r6], #1
 800d17a:	f108 0801 	add.w	r8, r8, #1
 800d17e:	e59f      	b.n	800ccc0 <_dtoa_r+0x498>
 800d180:	9c03      	ldr	r4, [sp, #12]
 800d182:	46b8      	mov	r8, r7
 800d184:	4625      	mov	r5, r4
 800d186:	e7f4      	b.n	800d172 <_dtoa_r+0x94a>
 800d188:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d18c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d18e:	2b00      	cmp	r3, #0
 800d190:	f000 8101 	beq.w	800d396 <_dtoa_r+0xb6e>
 800d194:	2e00      	cmp	r6, #0
 800d196:	dd05      	ble.n	800d1a4 <_dtoa_r+0x97c>
 800d198:	4629      	mov	r1, r5
 800d19a:	4632      	mov	r2, r6
 800d19c:	4648      	mov	r0, r9
 800d19e:	f000 fd67 	bl	800dc70 <__lshift>
 800d1a2:	4605      	mov	r5, r0
 800d1a4:	9b08      	ldr	r3, [sp, #32]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d05c      	beq.n	800d264 <_dtoa_r+0xa3c>
 800d1aa:	6869      	ldr	r1, [r5, #4]
 800d1ac:	4648      	mov	r0, r9
 800d1ae:	f000 fb59 	bl	800d864 <_Balloc>
 800d1b2:	4606      	mov	r6, r0
 800d1b4:	b928      	cbnz	r0, 800d1c2 <_dtoa_r+0x99a>
 800d1b6:	4b82      	ldr	r3, [pc, #520]	@ (800d3c0 <_dtoa_r+0xb98>)
 800d1b8:	4602      	mov	r2, r0
 800d1ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d1be:	f7ff bb4a 	b.w	800c856 <_dtoa_r+0x2e>
 800d1c2:	692a      	ldr	r2, [r5, #16]
 800d1c4:	3202      	adds	r2, #2
 800d1c6:	0092      	lsls	r2, r2, #2
 800d1c8:	f105 010c 	add.w	r1, r5, #12
 800d1cc:	300c      	adds	r0, #12
 800d1ce:	f000 ff95 	bl	800e0fc <memcpy>
 800d1d2:	2201      	movs	r2, #1
 800d1d4:	4631      	mov	r1, r6
 800d1d6:	4648      	mov	r0, r9
 800d1d8:	f000 fd4a 	bl	800dc70 <__lshift>
 800d1dc:	f10a 0301 	add.w	r3, sl, #1
 800d1e0:	9300      	str	r3, [sp, #0]
 800d1e2:	eb0a 030b 	add.w	r3, sl, fp
 800d1e6:	9308      	str	r3, [sp, #32]
 800d1e8:	9b04      	ldr	r3, [sp, #16]
 800d1ea:	f003 0301 	and.w	r3, r3, #1
 800d1ee:	462f      	mov	r7, r5
 800d1f0:	9306      	str	r3, [sp, #24]
 800d1f2:	4605      	mov	r5, r0
 800d1f4:	9b00      	ldr	r3, [sp, #0]
 800d1f6:	9802      	ldr	r0, [sp, #8]
 800d1f8:	4621      	mov	r1, r4
 800d1fa:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800d1fe:	f7ff fa89 	bl	800c714 <quorem>
 800d202:	4603      	mov	r3, r0
 800d204:	3330      	adds	r3, #48	@ 0x30
 800d206:	9003      	str	r0, [sp, #12]
 800d208:	4639      	mov	r1, r7
 800d20a:	9802      	ldr	r0, [sp, #8]
 800d20c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d20e:	f000 fd9b 	bl	800dd48 <__mcmp>
 800d212:	462a      	mov	r2, r5
 800d214:	9004      	str	r0, [sp, #16]
 800d216:	4621      	mov	r1, r4
 800d218:	4648      	mov	r0, r9
 800d21a:	f000 fdb1 	bl	800dd80 <__mdiff>
 800d21e:	68c2      	ldr	r2, [r0, #12]
 800d220:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d222:	4606      	mov	r6, r0
 800d224:	bb02      	cbnz	r2, 800d268 <_dtoa_r+0xa40>
 800d226:	4601      	mov	r1, r0
 800d228:	9802      	ldr	r0, [sp, #8]
 800d22a:	f000 fd8d 	bl	800dd48 <__mcmp>
 800d22e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d230:	4602      	mov	r2, r0
 800d232:	4631      	mov	r1, r6
 800d234:	4648      	mov	r0, r9
 800d236:	920c      	str	r2, [sp, #48]	@ 0x30
 800d238:	9309      	str	r3, [sp, #36]	@ 0x24
 800d23a:	f000 fb53 	bl	800d8e4 <_Bfree>
 800d23e:	9b07      	ldr	r3, [sp, #28]
 800d240:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d242:	9e00      	ldr	r6, [sp, #0]
 800d244:	ea42 0103 	orr.w	r1, r2, r3
 800d248:	9b06      	ldr	r3, [sp, #24]
 800d24a:	4319      	orrs	r1, r3
 800d24c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d24e:	d10d      	bne.n	800d26c <_dtoa_r+0xa44>
 800d250:	2b39      	cmp	r3, #57	@ 0x39
 800d252:	d027      	beq.n	800d2a4 <_dtoa_r+0xa7c>
 800d254:	9a04      	ldr	r2, [sp, #16]
 800d256:	2a00      	cmp	r2, #0
 800d258:	dd01      	ble.n	800d25e <_dtoa_r+0xa36>
 800d25a:	9b03      	ldr	r3, [sp, #12]
 800d25c:	3331      	adds	r3, #49	@ 0x31
 800d25e:	f88b 3000 	strb.w	r3, [fp]
 800d262:	e52e      	b.n	800ccc2 <_dtoa_r+0x49a>
 800d264:	4628      	mov	r0, r5
 800d266:	e7b9      	b.n	800d1dc <_dtoa_r+0x9b4>
 800d268:	2201      	movs	r2, #1
 800d26a:	e7e2      	b.n	800d232 <_dtoa_r+0xa0a>
 800d26c:	9904      	ldr	r1, [sp, #16]
 800d26e:	2900      	cmp	r1, #0
 800d270:	db04      	blt.n	800d27c <_dtoa_r+0xa54>
 800d272:	9807      	ldr	r0, [sp, #28]
 800d274:	4301      	orrs	r1, r0
 800d276:	9806      	ldr	r0, [sp, #24]
 800d278:	4301      	orrs	r1, r0
 800d27a:	d120      	bne.n	800d2be <_dtoa_r+0xa96>
 800d27c:	2a00      	cmp	r2, #0
 800d27e:	ddee      	ble.n	800d25e <_dtoa_r+0xa36>
 800d280:	9902      	ldr	r1, [sp, #8]
 800d282:	9300      	str	r3, [sp, #0]
 800d284:	2201      	movs	r2, #1
 800d286:	4648      	mov	r0, r9
 800d288:	f000 fcf2 	bl	800dc70 <__lshift>
 800d28c:	4621      	mov	r1, r4
 800d28e:	9002      	str	r0, [sp, #8]
 800d290:	f000 fd5a 	bl	800dd48 <__mcmp>
 800d294:	2800      	cmp	r0, #0
 800d296:	9b00      	ldr	r3, [sp, #0]
 800d298:	dc02      	bgt.n	800d2a0 <_dtoa_r+0xa78>
 800d29a:	d1e0      	bne.n	800d25e <_dtoa_r+0xa36>
 800d29c:	07da      	lsls	r2, r3, #31
 800d29e:	d5de      	bpl.n	800d25e <_dtoa_r+0xa36>
 800d2a0:	2b39      	cmp	r3, #57	@ 0x39
 800d2a2:	d1da      	bne.n	800d25a <_dtoa_r+0xa32>
 800d2a4:	2339      	movs	r3, #57	@ 0x39
 800d2a6:	f88b 3000 	strb.w	r3, [fp]
 800d2aa:	4633      	mov	r3, r6
 800d2ac:	461e      	mov	r6, r3
 800d2ae:	3b01      	subs	r3, #1
 800d2b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d2b4:	2a39      	cmp	r2, #57	@ 0x39
 800d2b6:	d04e      	beq.n	800d356 <_dtoa_r+0xb2e>
 800d2b8:	3201      	adds	r2, #1
 800d2ba:	701a      	strb	r2, [r3, #0]
 800d2bc:	e501      	b.n	800ccc2 <_dtoa_r+0x49a>
 800d2be:	2a00      	cmp	r2, #0
 800d2c0:	dd03      	ble.n	800d2ca <_dtoa_r+0xaa2>
 800d2c2:	2b39      	cmp	r3, #57	@ 0x39
 800d2c4:	d0ee      	beq.n	800d2a4 <_dtoa_r+0xa7c>
 800d2c6:	3301      	adds	r3, #1
 800d2c8:	e7c9      	b.n	800d25e <_dtoa_r+0xa36>
 800d2ca:	9a00      	ldr	r2, [sp, #0]
 800d2cc:	9908      	ldr	r1, [sp, #32]
 800d2ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d2d2:	428a      	cmp	r2, r1
 800d2d4:	d028      	beq.n	800d328 <_dtoa_r+0xb00>
 800d2d6:	9902      	ldr	r1, [sp, #8]
 800d2d8:	2300      	movs	r3, #0
 800d2da:	220a      	movs	r2, #10
 800d2dc:	4648      	mov	r0, r9
 800d2de:	f000 fb23 	bl	800d928 <__multadd>
 800d2e2:	42af      	cmp	r7, r5
 800d2e4:	9002      	str	r0, [sp, #8]
 800d2e6:	f04f 0300 	mov.w	r3, #0
 800d2ea:	f04f 020a 	mov.w	r2, #10
 800d2ee:	4639      	mov	r1, r7
 800d2f0:	4648      	mov	r0, r9
 800d2f2:	d107      	bne.n	800d304 <_dtoa_r+0xadc>
 800d2f4:	f000 fb18 	bl	800d928 <__multadd>
 800d2f8:	4607      	mov	r7, r0
 800d2fa:	4605      	mov	r5, r0
 800d2fc:	9b00      	ldr	r3, [sp, #0]
 800d2fe:	3301      	adds	r3, #1
 800d300:	9300      	str	r3, [sp, #0]
 800d302:	e777      	b.n	800d1f4 <_dtoa_r+0x9cc>
 800d304:	f000 fb10 	bl	800d928 <__multadd>
 800d308:	4629      	mov	r1, r5
 800d30a:	4607      	mov	r7, r0
 800d30c:	2300      	movs	r3, #0
 800d30e:	220a      	movs	r2, #10
 800d310:	4648      	mov	r0, r9
 800d312:	f000 fb09 	bl	800d928 <__multadd>
 800d316:	4605      	mov	r5, r0
 800d318:	e7f0      	b.n	800d2fc <_dtoa_r+0xad4>
 800d31a:	f1bb 0f00 	cmp.w	fp, #0
 800d31e:	bfcc      	ite	gt
 800d320:	465e      	movgt	r6, fp
 800d322:	2601      	movle	r6, #1
 800d324:	4456      	add	r6, sl
 800d326:	2700      	movs	r7, #0
 800d328:	9902      	ldr	r1, [sp, #8]
 800d32a:	9300      	str	r3, [sp, #0]
 800d32c:	2201      	movs	r2, #1
 800d32e:	4648      	mov	r0, r9
 800d330:	f000 fc9e 	bl	800dc70 <__lshift>
 800d334:	4621      	mov	r1, r4
 800d336:	9002      	str	r0, [sp, #8]
 800d338:	f000 fd06 	bl	800dd48 <__mcmp>
 800d33c:	2800      	cmp	r0, #0
 800d33e:	dcb4      	bgt.n	800d2aa <_dtoa_r+0xa82>
 800d340:	d102      	bne.n	800d348 <_dtoa_r+0xb20>
 800d342:	9b00      	ldr	r3, [sp, #0]
 800d344:	07db      	lsls	r3, r3, #31
 800d346:	d4b0      	bmi.n	800d2aa <_dtoa_r+0xa82>
 800d348:	4633      	mov	r3, r6
 800d34a:	461e      	mov	r6, r3
 800d34c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d350:	2a30      	cmp	r2, #48	@ 0x30
 800d352:	d0fa      	beq.n	800d34a <_dtoa_r+0xb22>
 800d354:	e4b5      	b.n	800ccc2 <_dtoa_r+0x49a>
 800d356:	459a      	cmp	sl, r3
 800d358:	d1a8      	bne.n	800d2ac <_dtoa_r+0xa84>
 800d35a:	2331      	movs	r3, #49	@ 0x31
 800d35c:	f108 0801 	add.w	r8, r8, #1
 800d360:	f88a 3000 	strb.w	r3, [sl]
 800d364:	e4ad      	b.n	800ccc2 <_dtoa_r+0x49a>
 800d366:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d368:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d3c4 <_dtoa_r+0xb9c>
 800d36c:	b11b      	cbz	r3, 800d376 <_dtoa_r+0xb4e>
 800d36e:	f10a 0308 	add.w	r3, sl, #8
 800d372:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d374:	6013      	str	r3, [r2, #0]
 800d376:	4650      	mov	r0, sl
 800d378:	b017      	add	sp, #92	@ 0x5c
 800d37a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d37e:	9b07      	ldr	r3, [sp, #28]
 800d380:	2b01      	cmp	r3, #1
 800d382:	f77f ae2e 	ble.w	800cfe2 <_dtoa_r+0x7ba>
 800d386:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d388:	9308      	str	r3, [sp, #32]
 800d38a:	2001      	movs	r0, #1
 800d38c:	e64d      	b.n	800d02a <_dtoa_r+0x802>
 800d38e:	f1bb 0f00 	cmp.w	fp, #0
 800d392:	f77f aed9 	ble.w	800d148 <_dtoa_r+0x920>
 800d396:	4656      	mov	r6, sl
 800d398:	9802      	ldr	r0, [sp, #8]
 800d39a:	4621      	mov	r1, r4
 800d39c:	f7ff f9ba 	bl	800c714 <quorem>
 800d3a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d3a4:	f806 3b01 	strb.w	r3, [r6], #1
 800d3a8:	eba6 020a 	sub.w	r2, r6, sl
 800d3ac:	4593      	cmp	fp, r2
 800d3ae:	ddb4      	ble.n	800d31a <_dtoa_r+0xaf2>
 800d3b0:	9902      	ldr	r1, [sp, #8]
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	220a      	movs	r2, #10
 800d3b6:	4648      	mov	r0, r9
 800d3b8:	f000 fab6 	bl	800d928 <__multadd>
 800d3bc:	9002      	str	r0, [sp, #8]
 800d3be:	e7eb      	b.n	800d398 <_dtoa_r+0xb70>
 800d3c0:	0800e864 	.word	0x0800e864
 800d3c4:	0800e7e8 	.word	0x0800e7e8

0800d3c8 <_free_r>:
 800d3c8:	b538      	push	{r3, r4, r5, lr}
 800d3ca:	4605      	mov	r5, r0
 800d3cc:	2900      	cmp	r1, #0
 800d3ce:	d041      	beq.n	800d454 <_free_r+0x8c>
 800d3d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d3d4:	1f0c      	subs	r4, r1, #4
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	bfb8      	it	lt
 800d3da:	18e4      	addlt	r4, r4, r3
 800d3dc:	f7ff f882 	bl	800c4e4 <__malloc_lock>
 800d3e0:	4a1d      	ldr	r2, [pc, #116]	@ (800d458 <_free_r+0x90>)
 800d3e2:	6813      	ldr	r3, [r2, #0]
 800d3e4:	b933      	cbnz	r3, 800d3f4 <_free_r+0x2c>
 800d3e6:	6063      	str	r3, [r4, #4]
 800d3e8:	6014      	str	r4, [r2, #0]
 800d3ea:	4628      	mov	r0, r5
 800d3ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d3f0:	f7ff b87e 	b.w	800c4f0 <__malloc_unlock>
 800d3f4:	42a3      	cmp	r3, r4
 800d3f6:	d908      	bls.n	800d40a <_free_r+0x42>
 800d3f8:	6820      	ldr	r0, [r4, #0]
 800d3fa:	1821      	adds	r1, r4, r0
 800d3fc:	428b      	cmp	r3, r1
 800d3fe:	bf01      	itttt	eq
 800d400:	6819      	ldreq	r1, [r3, #0]
 800d402:	685b      	ldreq	r3, [r3, #4]
 800d404:	1809      	addeq	r1, r1, r0
 800d406:	6021      	streq	r1, [r4, #0]
 800d408:	e7ed      	b.n	800d3e6 <_free_r+0x1e>
 800d40a:	461a      	mov	r2, r3
 800d40c:	685b      	ldr	r3, [r3, #4]
 800d40e:	b10b      	cbz	r3, 800d414 <_free_r+0x4c>
 800d410:	42a3      	cmp	r3, r4
 800d412:	d9fa      	bls.n	800d40a <_free_r+0x42>
 800d414:	6811      	ldr	r1, [r2, #0]
 800d416:	1850      	adds	r0, r2, r1
 800d418:	42a0      	cmp	r0, r4
 800d41a:	d10b      	bne.n	800d434 <_free_r+0x6c>
 800d41c:	6820      	ldr	r0, [r4, #0]
 800d41e:	4401      	add	r1, r0
 800d420:	1850      	adds	r0, r2, r1
 800d422:	4283      	cmp	r3, r0
 800d424:	6011      	str	r1, [r2, #0]
 800d426:	d1e0      	bne.n	800d3ea <_free_r+0x22>
 800d428:	6818      	ldr	r0, [r3, #0]
 800d42a:	685b      	ldr	r3, [r3, #4]
 800d42c:	6053      	str	r3, [r2, #4]
 800d42e:	4408      	add	r0, r1
 800d430:	6010      	str	r0, [r2, #0]
 800d432:	e7da      	b.n	800d3ea <_free_r+0x22>
 800d434:	d902      	bls.n	800d43c <_free_r+0x74>
 800d436:	230c      	movs	r3, #12
 800d438:	602b      	str	r3, [r5, #0]
 800d43a:	e7d6      	b.n	800d3ea <_free_r+0x22>
 800d43c:	6820      	ldr	r0, [r4, #0]
 800d43e:	1821      	adds	r1, r4, r0
 800d440:	428b      	cmp	r3, r1
 800d442:	bf04      	itt	eq
 800d444:	6819      	ldreq	r1, [r3, #0]
 800d446:	685b      	ldreq	r3, [r3, #4]
 800d448:	6063      	str	r3, [r4, #4]
 800d44a:	bf04      	itt	eq
 800d44c:	1809      	addeq	r1, r1, r0
 800d44e:	6021      	streq	r1, [r4, #0]
 800d450:	6054      	str	r4, [r2, #4]
 800d452:	e7ca      	b.n	800d3ea <_free_r+0x22>
 800d454:	bd38      	pop	{r3, r4, r5, pc}
 800d456:	bf00      	nop
 800d458:	20000b74 	.word	0x20000b74

0800d45c <__ssputs_r>:
 800d45c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d460:	688e      	ldr	r6, [r1, #8]
 800d462:	461f      	mov	r7, r3
 800d464:	42be      	cmp	r6, r7
 800d466:	680b      	ldr	r3, [r1, #0]
 800d468:	4682      	mov	sl, r0
 800d46a:	460c      	mov	r4, r1
 800d46c:	4690      	mov	r8, r2
 800d46e:	d82d      	bhi.n	800d4cc <__ssputs_r+0x70>
 800d470:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d474:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d478:	d026      	beq.n	800d4c8 <__ssputs_r+0x6c>
 800d47a:	6965      	ldr	r5, [r4, #20]
 800d47c:	6909      	ldr	r1, [r1, #16]
 800d47e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d482:	eba3 0901 	sub.w	r9, r3, r1
 800d486:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d48a:	1c7b      	adds	r3, r7, #1
 800d48c:	444b      	add	r3, r9
 800d48e:	106d      	asrs	r5, r5, #1
 800d490:	429d      	cmp	r5, r3
 800d492:	bf38      	it	cc
 800d494:	461d      	movcc	r5, r3
 800d496:	0553      	lsls	r3, r2, #21
 800d498:	d527      	bpl.n	800d4ea <__ssputs_r+0x8e>
 800d49a:	4629      	mov	r1, r5
 800d49c:	f7fe fde0 	bl	800c060 <_malloc_r>
 800d4a0:	4606      	mov	r6, r0
 800d4a2:	b360      	cbz	r0, 800d4fe <__ssputs_r+0xa2>
 800d4a4:	6921      	ldr	r1, [r4, #16]
 800d4a6:	464a      	mov	r2, r9
 800d4a8:	f000 fe28 	bl	800e0fc <memcpy>
 800d4ac:	89a3      	ldrh	r3, [r4, #12]
 800d4ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d4b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4b6:	81a3      	strh	r3, [r4, #12]
 800d4b8:	6126      	str	r6, [r4, #16]
 800d4ba:	6165      	str	r5, [r4, #20]
 800d4bc:	444e      	add	r6, r9
 800d4be:	eba5 0509 	sub.w	r5, r5, r9
 800d4c2:	6026      	str	r6, [r4, #0]
 800d4c4:	60a5      	str	r5, [r4, #8]
 800d4c6:	463e      	mov	r6, r7
 800d4c8:	42be      	cmp	r6, r7
 800d4ca:	d900      	bls.n	800d4ce <__ssputs_r+0x72>
 800d4cc:	463e      	mov	r6, r7
 800d4ce:	6820      	ldr	r0, [r4, #0]
 800d4d0:	4632      	mov	r2, r6
 800d4d2:	4641      	mov	r1, r8
 800d4d4:	f000 fdb1 	bl	800e03a <memmove>
 800d4d8:	68a3      	ldr	r3, [r4, #8]
 800d4da:	1b9b      	subs	r3, r3, r6
 800d4dc:	60a3      	str	r3, [r4, #8]
 800d4de:	6823      	ldr	r3, [r4, #0]
 800d4e0:	4433      	add	r3, r6
 800d4e2:	6023      	str	r3, [r4, #0]
 800d4e4:	2000      	movs	r0, #0
 800d4e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4ea:	462a      	mov	r2, r5
 800d4ec:	f000 fd77 	bl	800dfde <_realloc_r>
 800d4f0:	4606      	mov	r6, r0
 800d4f2:	2800      	cmp	r0, #0
 800d4f4:	d1e0      	bne.n	800d4b8 <__ssputs_r+0x5c>
 800d4f6:	6921      	ldr	r1, [r4, #16]
 800d4f8:	4650      	mov	r0, sl
 800d4fa:	f7ff ff65 	bl	800d3c8 <_free_r>
 800d4fe:	230c      	movs	r3, #12
 800d500:	f8ca 3000 	str.w	r3, [sl]
 800d504:	89a3      	ldrh	r3, [r4, #12]
 800d506:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d50a:	81a3      	strh	r3, [r4, #12]
 800d50c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d510:	e7e9      	b.n	800d4e6 <__ssputs_r+0x8a>
	...

0800d514 <_svfiprintf_r>:
 800d514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d518:	4698      	mov	r8, r3
 800d51a:	898b      	ldrh	r3, [r1, #12]
 800d51c:	061b      	lsls	r3, r3, #24
 800d51e:	b09d      	sub	sp, #116	@ 0x74
 800d520:	4607      	mov	r7, r0
 800d522:	460d      	mov	r5, r1
 800d524:	4614      	mov	r4, r2
 800d526:	d510      	bpl.n	800d54a <_svfiprintf_r+0x36>
 800d528:	690b      	ldr	r3, [r1, #16]
 800d52a:	b973      	cbnz	r3, 800d54a <_svfiprintf_r+0x36>
 800d52c:	2140      	movs	r1, #64	@ 0x40
 800d52e:	f7fe fd97 	bl	800c060 <_malloc_r>
 800d532:	6028      	str	r0, [r5, #0]
 800d534:	6128      	str	r0, [r5, #16]
 800d536:	b930      	cbnz	r0, 800d546 <_svfiprintf_r+0x32>
 800d538:	230c      	movs	r3, #12
 800d53a:	603b      	str	r3, [r7, #0]
 800d53c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d540:	b01d      	add	sp, #116	@ 0x74
 800d542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d546:	2340      	movs	r3, #64	@ 0x40
 800d548:	616b      	str	r3, [r5, #20]
 800d54a:	2300      	movs	r3, #0
 800d54c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d54e:	2320      	movs	r3, #32
 800d550:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d554:	f8cd 800c 	str.w	r8, [sp, #12]
 800d558:	2330      	movs	r3, #48	@ 0x30
 800d55a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d6f8 <_svfiprintf_r+0x1e4>
 800d55e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d562:	f04f 0901 	mov.w	r9, #1
 800d566:	4623      	mov	r3, r4
 800d568:	469a      	mov	sl, r3
 800d56a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d56e:	b10a      	cbz	r2, 800d574 <_svfiprintf_r+0x60>
 800d570:	2a25      	cmp	r2, #37	@ 0x25
 800d572:	d1f9      	bne.n	800d568 <_svfiprintf_r+0x54>
 800d574:	ebba 0b04 	subs.w	fp, sl, r4
 800d578:	d00b      	beq.n	800d592 <_svfiprintf_r+0x7e>
 800d57a:	465b      	mov	r3, fp
 800d57c:	4622      	mov	r2, r4
 800d57e:	4629      	mov	r1, r5
 800d580:	4638      	mov	r0, r7
 800d582:	f7ff ff6b 	bl	800d45c <__ssputs_r>
 800d586:	3001      	adds	r0, #1
 800d588:	f000 80a7 	beq.w	800d6da <_svfiprintf_r+0x1c6>
 800d58c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d58e:	445a      	add	r2, fp
 800d590:	9209      	str	r2, [sp, #36]	@ 0x24
 800d592:	f89a 3000 	ldrb.w	r3, [sl]
 800d596:	2b00      	cmp	r3, #0
 800d598:	f000 809f 	beq.w	800d6da <_svfiprintf_r+0x1c6>
 800d59c:	2300      	movs	r3, #0
 800d59e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d5a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d5a6:	f10a 0a01 	add.w	sl, sl, #1
 800d5aa:	9304      	str	r3, [sp, #16]
 800d5ac:	9307      	str	r3, [sp, #28]
 800d5ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d5b2:	931a      	str	r3, [sp, #104]	@ 0x68
 800d5b4:	4654      	mov	r4, sl
 800d5b6:	2205      	movs	r2, #5
 800d5b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5bc:	484e      	ldr	r0, [pc, #312]	@ (800d6f8 <_svfiprintf_r+0x1e4>)
 800d5be:	f7f2 fe07 	bl	80001d0 <memchr>
 800d5c2:	9a04      	ldr	r2, [sp, #16]
 800d5c4:	b9d8      	cbnz	r0, 800d5fe <_svfiprintf_r+0xea>
 800d5c6:	06d0      	lsls	r0, r2, #27
 800d5c8:	bf44      	itt	mi
 800d5ca:	2320      	movmi	r3, #32
 800d5cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d5d0:	0711      	lsls	r1, r2, #28
 800d5d2:	bf44      	itt	mi
 800d5d4:	232b      	movmi	r3, #43	@ 0x2b
 800d5d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d5da:	f89a 3000 	ldrb.w	r3, [sl]
 800d5de:	2b2a      	cmp	r3, #42	@ 0x2a
 800d5e0:	d015      	beq.n	800d60e <_svfiprintf_r+0xfa>
 800d5e2:	9a07      	ldr	r2, [sp, #28]
 800d5e4:	4654      	mov	r4, sl
 800d5e6:	2000      	movs	r0, #0
 800d5e8:	f04f 0c0a 	mov.w	ip, #10
 800d5ec:	4621      	mov	r1, r4
 800d5ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d5f2:	3b30      	subs	r3, #48	@ 0x30
 800d5f4:	2b09      	cmp	r3, #9
 800d5f6:	d94b      	bls.n	800d690 <_svfiprintf_r+0x17c>
 800d5f8:	b1b0      	cbz	r0, 800d628 <_svfiprintf_r+0x114>
 800d5fa:	9207      	str	r2, [sp, #28]
 800d5fc:	e014      	b.n	800d628 <_svfiprintf_r+0x114>
 800d5fe:	eba0 0308 	sub.w	r3, r0, r8
 800d602:	fa09 f303 	lsl.w	r3, r9, r3
 800d606:	4313      	orrs	r3, r2
 800d608:	9304      	str	r3, [sp, #16]
 800d60a:	46a2      	mov	sl, r4
 800d60c:	e7d2      	b.n	800d5b4 <_svfiprintf_r+0xa0>
 800d60e:	9b03      	ldr	r3, [sp, #12]
 800d610:	1d19      	adds	r1, r3, #4
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	9103      	str	r1, [sp, #12]
 800d616:	2b00      	cmp	r3, #0
 800d618:	bfbb      	ittet	lt
 800d61a:	425b      	neglt	r3, r3
 800d61c:	f042 0202 	orrlt.w	r2, r2, #2
 800d620:	9307      	strge	r3, [sp, #28]
 800d622:	9307      	strlt	r3, [sp, #28]
 800d624:	bfb8      	it	lt
 800d626:	9204      	strlt	r2, [sp, #16]
 800d628:	7823      	ldrb	r3, [r4, #0]
 800d62a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d62c:	d10a      	bne.n	800d644 <_svfiprintf_r+0x130>
 800d62e:	7863      	ldrb	r3, [r4, #1]
 800d630:	2b2a      	cmp	r3, #42	@ 0x2a
 800d632:	d132      	bne.n	800d69a <_svfiprintf_r+0x186>
 800d634:	9b03      	ldr	r3, [sp, #12]
 800d636:	1d1a      	adds	r2, r3, #4
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	9203      	str	r2, [sp, #12]
 800d63c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d640:	3402      	adds	r4, #2
 800d642:	9305      	str	r3, [sp, #20]
 800d644:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d708 <_svfiprintf_r+0x1f4>
 800d648:	7821      	ldrb	r1, [r4, #0]
 800d64a:	2203      	movs	r2, #3
 800d64c:	4650      	mov	r0, sl
 800d64e:	f7f2 fdbf 	bl	80001d0 <memchr>
 800d652:	b138      	cbz	r0, 800d664 <_svfiprintf_r+0x150>
 800d654:	9b04      	ldr	r3, [sp, #16]
 800d656:	eba0 000a 	sub.w	r0, r0, sl
 800d65a:	2240      	movs	r2, #64	@ 0x40
 800d65c:	4082      	lsls	r2, r0
 800d65e:	4313      	orrs	r3, r2
 800d660:	3401      	adds	r4, #1
 800d662:	9304      	str	r3, [sp, #16]
 800d664:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d668:	4824      	ldr	r0, [pc, #144]	@ (800d6fc <_svfiprintf_r+0x1e8>)
 800d66a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d66e:	2206      	movs	r2, #6
 800d670:	f7f2 fdae 	bl	80001d0 <memchr>
 800d674:	2800      	cmp	r0, #0
 800d676:	d036      	beq.n	800d6e6 <_svfiprintf_r+0x1d2>
 800d678:	4b21      	ldr	r3, [pc, #132]	@ (800d700 <_svfiprintf_r+0x1ec>)
 800d67a:	bb1b      	cbnz	r3, 800d6c4 <_svfiprintf_r+0x1b0>
 800d67c:	9b03      	ldr	r3, [sp, #12]
 800d67e:	3307      	adds	r3, #7
 800d680:	f023 0307 	bic.w	r3, r3, #7
 800d684:	3308      	adds	r3, #8
 800d686:	9303      	str	r3, [sp, #12]
 800d688:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d68a:	4433      	add	r3, r6
 800d68c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d68e:	e76a      	b.n	800d566 <_svfiprintf_r+0x52>
 800d690:	fb0c 3202 	mla	r2, ip, r2, r3
 800d694:	460c      	mov	r4, r1
 800d696:	2001      	movs	r0, #1
 800d698:	e7a8      	b.n	800d5ec <_svfiprintf_r+0xd8>
 800d69a:	2300      	movs	r3, #0
 800d69c:	3401      	adds	r4, #1
 800d69e:	9305      	str	r3, [sp, #20]
 800d6a0:	4619      	mov	r1, r3
 800d6a2:	f04f 0c0a 	mov.w	ip, #10
 800d6a6:	4620      	mov	r0, r4
 800d6a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d6ac:	3a30      	subs	r2, #48	@ 0x30
 800d6ae:	2a09      	cmp	r2, #9
 800d6b0:	d903      	bls.n	800d6ba <_svfiprintf_r+0x1a6>
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d0c6      	beq.n	800d644 <_svfiprintf_r+0x130>
 800d6b6:	9105      	str	r1, [sp, #20]
 800d6b8:	e7c4      	b.n	800d644 <_svfiprintf_r+0x130>
 800d6ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800d6be:	4604      	mov	r4, r0
 800d6c0:	2301      	movs	r3, #1
 800d6c2:	e7f0      	b.n	800d6a6 <_svfiprintf_r+0x192>
 800d6c4:	ab03      	add	r3, sp, #12
 800d6c6:	9300      	str	r3, [sp, #0]
 800d6c8:	462a      	mov	r2, r5
 800d6ca:	4b0e      	ldr	r3, [pc, #56]	@ (800d704 <_svfiprintf_r+0x1f0>)
 800d6cc:	a904      	add	r1, sp, #16
 800d6ce:	4638      	mov	r0, r7
 800d6d0:	f7fe fa6a 	bl	800bba8 <_printf_float>
 800d6d4:	1c42      	adds	r2, r0, #1
 800d6d6:	4606      	mov	r6, r0
 800d6d8:	d1d6      	bne.n	800d688 <_svfiprintf_r+0x174>
 800d6da:	89ab      	ldrh	r3, [r5, #12]
 800d6dc:	065b      	lsls	r3, r3, #25
 800d6de:	f53f af2d 	bmi.w	800d53c <_svfiprintf_r+0x28>
 800d6e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d6e4:	e72c      	b.n	800d540 <_svfiprintf_r+0x2c>
 800d6e6:	ab03      	add	r3, sp, #12
 800d6e8:	9300      	str	r3, [sp, #0]
 800d6ea:	462a      	mov	r2, r5
 800d6ec:	4b05      	ldr	r3, [pc, #20]	@ (800d704 <_svfiprintf_r+0x1f0>)
 800d6ee:	a904      	add	r1, sp, #16
 800d6f0:	4638      	mov	r0, r7
 800d6f2:	f7fe fda3 	bl	800c23c <_printf_i>
 800d6f6:	e7ed      	b.n	800d6d4 <_svfiprintf_r+0x1c0>
 800d6f8:	0800e875 	.word	0x0800e875
 800d6fc:	0800e87f 	.word	0x0800e87f
 800d700:	0800bba9 	.word	0x0800bba9
 800d704:	0800d45d 	.word	0x0800d45d
 800d708:	0800e87b 	.word	0x0800e87b

0800d70c <__sflush_r>:
 800d70c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d714:	0716      	lsls	r6, r2, #28
 800d716:	4605      	mov	r5, r0
 800d718:	460c      	mov	r4, r1
 800d71a:	d454      	bmi.n	800d7c6 <__sflush_r+0xba>
 800d71c:	684b      	ldr	r3, [r1, #4]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	dc02      	bgt.n	800d728 <__sflush_r+0x1c>
 800d722:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d724:	2b00      	cmp	r3, #0
 800d726:	dd48      	ble.n	800d7ba <__sflush_r+0xae>
 800d728:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d72a:	2e00      	cmp	r6, #0
 800d72c:	d045      	beq.n	800d7ba <__sflush_r+0xae>
 800d72e:	2300      	movs	r3, #0
 800d730:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d734:	682f      	ldr	r7, [r5, #0]
 800d736:	6a21      	ldr	r1, [r4, #32]
 800d738:	602b      	str	r3, [r5, #0]
 800d73a:	d030      	beq.n	800d79e <__sflush_r+0x92>
 800d73c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d73e:	89a3      	ldrh	r3, [r4, #12]
 800d740:	0759      	lsls	r1, r3, #29
 800d742:	d505      	bpl.n	800d750 <__sflush_r+0x44>
 800d744:	6863      	ldr	r3, [r4, #4]
 800d746:	1ad2      	subs	r2, r2, r3
 800d748:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d74a:	b10b      	cbz	r3, 800d750 <__sflush_r+0x44>
 800d74c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d74e:	1ad2      	subs	r2, r2, r3
 800d750:	2300      	movs	r3, #0
 800d752:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d754:	6a21      	ldr	r1, [r4, #32]
 800d756:	4628      	mov	r0, r5
 800d758:	47b0      	blx	r6
 800d75a:	1c43      	adds	r3, r0, #1
 800d75c:	89a3      	ldrh	r3, [r4, #12]
 800d75e:	d106      	bne.n	800d76e <__sflush_r+0x62>
 800d760:	6829      	ldr	r1, [r5, #0]
 800d762:	291d      	cmp	r1, #29
 800d764:	d82b      	bhi.n	800d7be <__sflush_r+0xb2>
 800d766:	4a2a      	ldr	r2, [pc, #168]	@ (800d810 <__sflush_r+0x104>)
 800d768:	40ca      	lsrs	r2, r1
 800d76a:	07d6      	lsls	r6, r2, #31
 800d76c:	d527      	bpl.n	800d7be <__sflush_r+0xb2>
 800d76e:	2200      	movs	r2, #0
 800d770:	6062      	str	r2, [r4, #4]
 800d772:	04d9      	lsls	r1, r3, #19
 800d774:	6922      	ldr	r2, [r4, #16]
 800d776:	6022      	str	r2, [r4, #0]
 800d778:	d504      	bpl.n	800d784 <__sflush_r+0x78>
 800d77a:	1c42      	adds	r2, r0, #1
 800d77c:	d101      	bne.n	800d782 <__sflush_r+0x76>
 800d77e:	682b      	ldr	r3, [r5, #0]
 800d780:	b903      	cbnz	r3, 800d784 <__sflush_r+0x78>
 800d782:	6560      	str	r0, [r4, #84]	@ 0x54
 800d784:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d786:	602f      	str	r7, [r5, #0]
 800d788:	b1b9      	cbz	r1, 800d7ba <__sflush_r+0xae>
 800d78a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d78e:	4299      	cmp	r1, r3
 800d790:	d002      	beq.n	800d798 <__sflush_r+0x8c>
 800d792:	4628      	mov	r0, r5
 800d794:	f7ff fe18 	bl	800d3c8 <_free_r>
 800d798:	2300      	movs	r3, #0
 800d79a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d79c:	e00d      	b.n	800d7ba <__sflush_r+0xae>
 800d79e:	2301      	movs	r3, #1
 800d7a0:	4628      	mov	r0, r5
 800d7a2:	47b0      	blx	r6
 800d7a4:	4602      	mov	r2, r0
 800d7a6:	1c50      	adds	r0, r2, #1
 800d7a8:	d1c9      	bne.n	800d73e <__sflush_r+0x32>
 800d7aa:	682b      	ldr	r3, [r5, #0]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d0c6      	beq.n	800d73e <__sflush_r+0x32>
 800d7b0:	2b1d      	cmp	r3, #29
 800d7b2:	d001      	beq.n	800d7b8 <__sflush_r+0xac>
 800d7b4:	2b16      	cmp	r3, #22
 800d7b6:	d11e      	bne.n	800d7f6 <__sflush_r+0xea>
 800d7b8:	602f      	str	r7, [r5, #0]
 800d7ba:	2000      	movs	r0, #0
 800d7bc:	e022      	b.n	800d804 <__sflush_r+0xf8>
 800d7be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7c2:	b21b      	sxth	r3, r3
 800d7c4:	e01b      	b.n	800d7fe <__sflush_r+0xf2>
 800d7c6:	690f      	ldr	r7, [r1, #16]
 800d7c8:	2f00      	cmp	r7, #0
 800d7ca:	d0f6      	beq.n	800d7ba <__sflush_r+0xae>
 800d7cc:	0793      	lsls	r3, r2, #30
 800d7ce:	680e      	ldr	r6, [r1, #0]
 800d7d0:	bf08      	it	eq
 800d7d2:	694b      	ldreq	r3, [r1, #20]
 800d7d4:	600f      	str	r7, [r1, #0]
 800d7d6:	bf18      	it	ne
 800d7d8:	2300      	movne	r3, #0
 800d7da:	eba6 0807 	sub.w	r8, r6, r7
 800d7de:	608b      	str	r3, [r1, #8]
 800d7e0:	f1b8 0f00 	cmp.w	r8, #0
 800d7e4:	dde9      	ble.n	800d7ba <__sflush_r+0xae>
 800d7e6:	6a21      	ldr	r1, [r4, #32]
 800d7e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d7ea:	4643      	mov	r3, r8
 800d7ec:	463a      	mov	r2, r7
 800d7ee:	4628      	mov	r0, r5
 800d7f0:	47b0      	blx	r6
 800d7f2:	2800      	cmp	r0, #0
 800d7f4:	dc08      	bgt.n	800d808 <__sflush_r+0xfc>
 800d7f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d7fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7fe:	81a3      	strh	r3, [r4, #12]
 800d800:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d808:	4407      	add	r7, r0
 800d80a:	eba8 0800 	sub.w	r8, r8, r0
 800d80e:	e7e7      	b.n	800d7e0 <__sflush_r+0xd4>
 800d810:	20400001 	.word	0x20400001

0800d814 <_fflush_r>:
 800d814:	b538      	push	{r3, r4, r5, lr}
 800d816:	690b      	ldr	r3, [r1, #16]
 800d818:	4605      	mov	r5, r0
 800d81a:	460c      	mov	r4, r1
 800d81c:	b913      	cbnz	r3, 800d824 <_fflush_r+0x10>
 800d81e:	2500      	movs	r5, #0
 800d820:	4628      	mov	r0, r5
 800d822:	bd38      	pop	{r3, r4, r5, pc}
 800d824:	b118      	cbz	r0, 800d82e <_fflush_r+0x1a>
 800d826:	6a03      	ldr	r3, [r0, #32]
 800d828:	b90b      	cbnz	r3, 800d82e <_fflush_r+0x1a>
 800d82a:	f7fe fef3 	bl	800c614 <__sinit>
 800d82e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d832:	2b00      	cmp	r3, #0
 800d834:	d0f3      	beq.n	800d81e <_fflush_r+0xa>
 800d836:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d838:	07d0      	lsls	r0, r2, #31
 800d83a:	d404      	bmi.n	800d846 <_fflush_r+0x32>
 800d83c:	0599      	lsls	r1, r3, #22
 800d83e:	d402      	bmi.n	800d846 <_fflush_r+0x32>
 800d840:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d842:	f7fe ff60 	bl	800c706 <__retarget_lock_acquire_recursive>
 800d846:	4628      	mov	r0, r5
 800d848:	4621      	mov	r1, r4
 800d84a:	f7ff ff5f 	bl	800d70c <__sflush_r>
 800d84e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d850:	07da      	lsls	r2, r3, #31
 800d852:	4605      	mov	r5, r0
 800d854:	d4e4      	bmi.n	800d820 <_fflush_r+0xc>
 800d856:	89a3      	ldrh	r3, [r4, #12]
 800d858:	059b      	lsls	r3, r3, #22
 800d85a:	d4e1      	bmi.n	800d820 <_fflush_r+0xc>
 800d85c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d85e:	f7fe ff53 	bl	800c708 <__retarget_lock_release_recursive>
 800d862:	e7dd      	b.n	800d820 <_fflush_r+0xc>

0800d864 <_Balloc>:
 800d864:	b570      	push	{r4, r5, r6, lr}
 800d866:	69c6      	ldr	r6, [r0, #28]
 800d868:	4604      	mov	r4, r0
 800d86a:	460d      	mov	r5, r1
 800d86c:	b976      	cbnz	r6, 800d88c <_Balloc+0x28>
 800d86e:	2010      	movs	r0, #16
 800d870:	f7fe fbc4 	bl	800bffc <malloc>
 800d874:	4602      	mov	r2, r0
 800d876:	61e0      	str	r0, [r4, #28]
 800d878:	b920      	cbnz	r0, 800d884 <_Balloc+0x20>
 800d87a:	4b18      	ldr	r3, [pc, #96]	@ (800d8dc <_Balloc+0x78>)
 800d87c:	4818      	ldr	r0, [pc, #96]	@ (800d8e0 <_Balloc+0x7c>)
 800d87e:	216b      	movs	r1, #107	@ 0x6b
 800d880:	f000 fc4a 	bl	800e118 <__assert_func>
 800d884:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d888:	6006      	str	r6, [r0, #0]
 800d88a:	60c6      	str	r6, [r0, #12]
 800d88c:	69e6      	ldr	r6, [r4, #28]
 800d88e:	68f3      	ldr	r3, [r6, #12]
 800d890:	b183      	cbz	r3, 800d8b4 <_Balloc+0x50>
 800d892:	69e3      	ldr	r3, [r4, #28]
 800d894:	68db      	ldr	r3, [r3, #12]
 800d896:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d89a:	b9b8      	cbnz	r0, 800d8cc <_Balloc+0x68>
 800d89c:	2101      	movs	r1, #1
 800d89e:	fa01 f605 	lsl.w	r6, r1, r5
 800d8a2:	1d72      	adds	r2, r6, #5
 800d8a4:	0092      	lsls	r2, r2, #2
 800d8a6:	4620      	mov	r0, r4
 800d8a8:	f000 fc54 	bl	800e154 <_calloc_r>
 800d8ac:	b160      	cbz	r0, 800d8c8 <_Balloc+0x64>
 800d8ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d8b2:	e00e      	b.n	800d8d2 <_Balloc+0x6e>
 800d8b4:	2221      	movs	r2, #33	@ 0x21
 800d8b6:	2104      	movs	r1, #4
 800d8b8:	4620      	mov	r0, r4
 800d8ba:	f000 fc4b 	bl	800e154 <_calloc_r>
 800d8be:	69e3      	ldr	r3, [r4, #28]
 800d8c0:	60f0      	str	r0, [r6, #12]
 800d8c2:	68db      	ldr	r3, [r3, #12]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d1e4      	bne.n	800d892 <_Balloc+0x2e>
 800d8c8:	2000      	movs	r0, #0
 800d8ca:	bd70      	pop	{r4, r5, r6, pc}
 800d8cc:	6802      	ldr	r2, [r0, #0]
 800d8ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d8d8:	e7f7      	b.n	800d8ca <_Balloc+0x66>
 800d8da:	bf00      	nop
 800d8dc:	0800e7f5 	.word	0x0800e7f5
 800d8e0:	0800e886 	.word	0x0800e886

0800d8e4 <_Bfree>:
 800d8e4:	b570      	push	{r4, r5, r6, lr}
 800d8e6:	69c6      	ldr	r6, [r0, #28]
 800d8e8:	4605      	mov	r5, r0
 800d8ea:	460c      	mov	r4, r1
 800d8ec:	b976      	cbnz	r6, 800d90c <_Bfree+0x28>
 800d8ee:	2010      	movs	r0, #16
 800d8f0:	f7fe fb84 	bl	800bffc <malloc>
 800d8f4:	4602      	mov	r2, r0
 800d8f6:	61e8      	str	r0, [r5, #28]
 800d8f8:	b920      	cbnz	r0, 800d904 <_Bfree+0x20>
 800d8fa:	4b09      	ldr	r3, [pc, #36]	@ (800d920 <_Bfree+0x3c>)
 800d8fc:	4809      	ldr	r0, [pc, #36]	@ (800d924 <_Bfree+0x40>)
 800d8fe:	218f      	movs	r1, #143	@ 0x8f
 800d900:	f000 fc0a 	bl	800e118 <__assert_func>
 800d904:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d908:	6006      	str	r6, [r0, #0]
 800d90a:	60c6      	str	r6, [r0, #12]
 800d90c:	b13c      	cbz	r4, 800d91e <_Bfree+0x3a>
 800d90e:	69eb      	ldr	r3, [r5, #28]
 800d910:	6862      	ldr	r2, [r4, #4]
 800d912:	68db      	ldr	r3, [r3, #12]
 800d914:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d918:	6021      	str	r1, [r4, #0]
 800d91a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d91e:	bd70      	pop	{r4, r5, r6, pc}
 800d920:	0800e7f5 	.word	0x0800e7f5
 800d924:	0800e886 	.word	0x0800e886

0800d928 <__multadd>:
 800d928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d92c:	690d      	ldr	r5, [r1, #16]
 800d92e:	4607      	mov	r7, r0
 800d930:	460c      	mov	r4, r1
 800d932:	461e      	mov	r6, r3
 800d934:	f101 0c14 	add.w	ip, r1, #20
 800d938:	2000      	movs	r0, #0
 800d93a:	f8dc 3000 	ldr.w	r3, [ip]
 800d93e:	b299      	uxth	r1, r3
 800d940:	fb02 6101 	mla	r1, r2, r1, r6
 800d944:	0c1e      	lsrs	r6, r3, #16
 800d946:	0c0b      	lsrs	r3, r1, #16
 800d948:	fb02 3306 	mla	r3, r2, r6, r3
 800d94c:	b289      	uxth	r1, r1
 800d94e:	3001      	adds	r0, #1
 800d950:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d954:	4285      	cmp	r5, r0
 800d956:	f84c 1b04 	str.w	r1, [ip], #4
 800d95a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d95e:	dcec      	bgt.n	800d93a <__multadd+0x12>
 800d960:	b30e      	cbz	r6, 800d9a6 <__multadd+0x7e>
 800d962:	68a3      	ldr	r3, [r4, #8]
 800d964:	42ab      	cmp	r3, r5
 800d966:	dc19      	bgt.n	800d99c <__multadd+0x74>
 800d968:	6861      	ldr	r1, [r4, #4]
 800d96a:	4638      	mov	r0, r7
 800d96c:	3101      	adds	r1, #1
 800d96e:	f7ff ff79 	bl	800d864 <_Balloc>
 800d972:	4680      	mov	r8, r0
 800d974:	b928      	cbnz	r0, 800d982 <__multadd+0x5a>
 800d976:	4602      	mov	r2, r0
 800d978:	4b0c      	ldr	r3, [pc, #48]	@ (800d9ac <__multadd+0x84>)
 800d97a:	480d      	ldr	r0, [pc, #52]	@ (800d9b0 <__multadd+0x88>)
 800d97c:	21ba      	movs	r1, #186	@ 0xba
 800d97e:	f000 fbcb 	bl	800e118 <__assert_func>
 800d982:	6922      	ldr	r2, [r4, #16]
 800d984:	3202      	adds	r2, #2
 800d986:	f104 010c 	add.w	r1, r4, #12
 800d98a:	0092      	lsls	r2, r2, #2
 800d98c:	300c      	adds	r0, #12
 800d98e:	f000 fbb5 	bl	800e0fc <memcpy>
 800d992:	4621      	mov	r1, r4
 800d994:	4638      	mov	r0, r7
 800d996:	f7ff ffa5 	bl	800d8e4 <_Bfree>
 800d99a:	4644      	mov	r4, r8
 800d99c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d9a0:	3501      	adds	r5, #1
 800d9a2:	615e      	str	r6, [r3, #20]
 800d9a4:	6125      	str	r5, [r4, #16]
 800d9a6:	4620      	mov	r0, r4
 800d9a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9ac:	0800e864 	.word	0x0800e864
 800d9b0:	0800e886 	.word	0x0800e886

0800d9b4 <__hi0bits>:
 800d9b4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	bf36      	itet	cc
 800d9bc:	0403      	lslcc	r3, r0, #16
 800d9be:	2000      	movcs	r0, #0
 800d9c0:	2010      	movcc	r0, #16
 800d9c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d9c6:	bf3c      	itt	cc
 800d9c8:	021b      	lslcc	r3, r3, #8
 800d9ca:	3008      	addcc	r0, #8
 800d9cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d9d0:	bf3c      	itt	cc
 800d9d2:	011b      	lslcc	r3, r3, #4
 800d9d4:	3004      	addcc	r0, #4
 800d9d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9da:	bf3c      	itt	cc
 800d9dc:	009b      	lslcc	r3, r3, #2
 800d9de:	3002      	addcc	r0, #2
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	db05      	blt.n	800d9f0 <__hi0bits+0x3c>
 800d9e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d9e8:	f100 0001 	add.w	r0, r0, #1
 800d9ec:	bf08      	it	eq
 800d9ee:	2020      	moveq	r0, #32
 800d9f0:	4770      	bx	lr

0800d9f2 <__lo0bits>:
 800d9f2:	6803      	ldr	r3, [r0, #0]
 800d9f4:	4602      	mov	r2, r0
 800d9f6:	f013 0007 	ands.w	r0, r3, #7
 800d9fa:	d00b      	beq.n	800da14 <__lo0bits+0x22>
 800d9fc:	07d9      	lsls	r1, r3, #31
 800d9fe:	d421      	bmi.n	800da44 <__lo0bits+0x52>
 800da00:	0798      	lsls	r0, r3, #30
 800da02:	bf49      	itett	mi
 800da04:	085b      	lsrmi	r3, r3, #1
 800da06:	089b      	lsrpl	r3, r3, #2
 800da08:	2001      	movmi	r0, #1
 800da0a:	6013      	strmi	r3, [r2, #0]
 800da0c:	bf5c      	itt	pl
 800da0e:	6013      	strpl	r3, [r2, #0]
 800da10:	2002      	movpl	r0, #2
 800da12:	4770      	bx	lr
 800da14:	b299      	uxth	r1, r3
 800da16:	b909      	cbnz	r1, 800da1c <__lo0bits+0x2a>
 800da18:	0c1b      	lsrs	r3, r3, #16
 800da1a:	2010      	movs	r0, #16
 800da1c:	b2d9      	uxtb	r1, r3
 800da1e:	b909      	cbnz	r1, 800da24 <__lo0bits+0x32>
 800da20:	3008      	adds	r0, #8
 800da22:	0a1b      	lsrs	r3, r3, #8
 800da24:	0719      	lsls	r1, r3, #28
 800da26:	bf04      	itt	eq
 800da28:	091b      	lsreq	r3, r3, #4
 800da2a:	3004      	addeq	r0, #4
 800da2c:	0799      	lsls	r1, r3, #30
 800da2e:	bf04      	itt	eq
 800da30:	089b      	lsreq	r3, r3, #2
 800da32:	3002      	addeq	r0, #2
 800da34:	07d9      	lsls	r1, r3, #31
 800da36:	d403      	bmi.n	800da40 <__lo0bits+0x4e>
 800da38:	085b      	lsrs	r3, r3, #1
 800da3a:	f100 0001 	add.w	r0, r0, #1
 800da3e:	d003      	beq.n	800da48 <__lo0bits+0x56>
 800da40:	6013      	str	r3, [r2, #0]
 800da42:	4770      	bx	lr
 800da44:	2000      	movs	r0, #0
 800da46:	4770      	bx	lr
 800da48:	2020      	movs	r0, #32
 800da4a:	4770      	bx	lr

0800da4c <__i2b>:
 800da4c:	b510      	push	{r4, lr}
 800da4e:	460c      	mov	r4, r1
 800da50:	2101      	movs	r1, #1
 800da52:	f7ff ff07 	bl	800d864 <_Balloc>
 800da56:	4602      	mov	r2, r0
 800da58:	b928      	cbnz	r0, 800da66 <__i2b+0x1a>
 800da5a:	4b05      	ldr	r3, [pc, #20]	@ (800da70 <__i2b+0x24>)
 800da5c:	4805      	ldr	r0, [pc, #20]	@ (800da74 <__i2b+0x28>)
 800da5e:	f240 1145 	movw	r1, #325	@ 0x145
 800da62:	f000 fb59 	bl	800e118 <__assert_func>
 800da66:	2301      	movs	r3, #1
 800da68:	6144      	str	r4, [r0, #20]
 800da6a:	6103      	str	r3, [r0, #16]
 800da6c:	bd10      	pop	{r4, pc}
 800da6e:	bf00      	nop
 800da70:	0800e864 	.word	0x0800e864
 800da74:	0800e886 	.word	0x0800e886

0800da78 <__multiply>:
 800da78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da7c:	4617      	mov	r7, r2
 800da7e:	690a      	ldr	r2, [r1, #16]
 800da80:	693b      	ldr	r3, [r7, #16]
 800da82:	429a      	cmp	r2, r3
 800da84:	bfa8      	it	ge
 800da86:	463b      	movge	r3, r7
 800da88:	4689      	mov	r9, r1
 800da8a:	bfa4      	itt	ge
 800da8c:	460f      	movge	r7, r1
 800da8e:	4699      	movge	r9, r3
 800da90:	693d      	ldr	r5, [r7, #16]
 800da92:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800da96:	68bb      	ldr	r3, [r7, #8]
 800da98:	6879      	ldr	r1, [r7, #4]
 800da9a:	eb05 060a 	add.w	r6, r5, sl
 800da9e:	42b3      	cmp	r3, r6
 800daa0:	b085      	sub	sp, #20
 800daa2:	bfb8      	it	lt
 800daa4:	3101      	addlt	r1, #1
 800daa6:	f7ff fedd 	bl	800d864 <_Balloc>
 800daaa:	b930      	cbnz	r0, 800daba <__multiply+0x42>
 800daac:	4602      	mov	r2, r0
 800daae:	4b41      	ldr	r3, [pc, #260]	@ (800dbb4 <__multiply+0x13c>)
 800dab0:	4841      	ldr	r0, [pc, #260]	@ (800dbb8 <__multiply+0x140>)
 800dab2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dab6:	f000 fb2f 	bl	800e118 <__assert_func>
 800daba:	f100 0414 	add.w	r4, r0, #20
 800dabe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800dac2:	4623      	mov	r3, r4
 800dac4:	2200      	movs	r2, #0
 800dac6:	4573      	cmp	r3, lr
 800dac8:	d320      	bcc.n	800db0c <__multiply+0x94>
 800daca:	f107 0814 	add.w	r8, r7, #20
 800dace:	f109 0114 	add.w	r1, r9, #20
 800dad2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800dad6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800dada:	9302      	str	r3, [sp, #8]
 800dadc:	1beb      	subs	r3, r5, r7
 800dade:	3b15      	subs	r3, #21
 800dae0:	f023 0303 	bic.w	r3, r3, #3
 800dae4:	3304      	adds	r3, #4
 800dae6:	3715      	adds	r7, #21
 800dae8:	42bd      	cmp	r5, r7
 800daea:	bf38      	it	cc
 800daec:	2304      	movcc	r3, #4
 800daee:	9301      	str	r3, [sp, #4]
 800daf0:	9b02      	ldr	r3, [sp, #8]
 800daf2:	9103      	str	r1, [sp, #12]
 800daf4:	428b      	cmp	r3, r1
 800daf6:	d80c      	bhi.n	800db12 <__multiply+0x9a>
 800daf8:	2e00      	cmp	r6, #0
 800dafa:	dd03      	ble.n	800db04 <__multiply+0x8c>
 800dafc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800db00:	2b00      	cmp	r3, #0
 800db02:	d055      	beq.n	800dbb0 <__multiply+0x138>
 800db04:	6106      	str	r6, [r0, #16]
 800db06:	b005      	add	sp, #20
 800db08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db0c:	f843 2b04 	str.w	r2, [r3], #4
 800db10:	e7d9      	b.n	800dac6 <__multiply+0x4e>
 800db12:	f8b1 a000 	ldrh.w	sl, [r1]
 800db16:	f1ba 0f00 	cmp.w	sl, #0
 800db1a:	d01f      	beq.n	800db5c <__multiply+0xe4>
 800db1c:	46c4      	mov	ip, r8
 800db1e:	46a1      	mov	r9, r4
 800db20:	2700      	movs	r7, #0
 800db22:	f85c 2b04 	ldr.w	r2, [ip], #4
 800db26:	f8d9 3000 	ldr.w	r3, [r9]
 800db2a:	fa1f fb82 	uxth.w	fp, r2
 800db2e:	b29b      	uxth	r3, r3
 800db30:	fb0a 330b 	mla	r3, sl, fp, r3
 800db34:	443b      	add	r3, r7
 800db36:	f8d9 7000 	ldr.w	r7, [r9]
 800db3a:	0c12      	lsrs	r2, r2, #16
 800db3c:	0c3f      	lsrs	r7, r7, #16
 800db3e:	fb0a 7202 	mla	r2, sl, r2, r7
 800db42:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800db46:	b29b      	uxth	r3, r3
 800db48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db4c:	4565      	cmp	r5, ip
 800db4e:	f849 3b04 	str.w	r3, [r9], #4
 800db52:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800db56:	d8e4      	bhi.n	800db22 <__multiply+0xaa>
 800db58:	9b01      	ldr	r3, [sp, #4]
 800db5a:	50e7      	str	r7, [r4, r3]
 800db5c:	9b03      	ldr	r3, [sp, #12]
 800db5e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800db62:	3104      	adds	r1, #4
 800db64:	f1b9 0f00 	cmp.w	r9, #0
 800db68:	d020      	beq.n	800dbac <__multiply+0x134>
 800db6a:	6823      	ldr	r3, [r4, #0]
 800db6c:	4647      	mov	r7, r8
 800db6e:	46a4      	mov	ip, r4
 800db70:	f04f 0a00 	mov.w	sl, #0
 800db74:	f8b7 b000 	ldrh.w	fp, [r7]
 800db78:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800db7c:	fb09 220b 	mla	r2, r9, fp, r2
 800db80:	4452      	add	r2, sl
 800db82:	b29b      	uxth	r3, r3
 800db84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db88:	f84c 3b04 	str.w	r3, [ip], #4
 800db8c:	f857 3b04 	ldr.w	r3, [r7], #4
 800db90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800db94:	f8bc 3000 	ldrh.w	r3, [ip]
 800db98:	fb09 330a 	mla	r3, r9, sl, r3
 800db9c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800dba0:	42bd      	cmp	r5, r7
 800dba2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dba6:	d8e5      	bhi.n	800db74 <__multiply+0xfc>
 800dba8:	9a01      	ldr	r2, [sp, #4]
 800dbaa:	50a3      	str	r3, [r4, r2]
 800dbac:	3404      	adds	r4, #4
 800dbae:	e79f      	b.n	800daf0 <__multiply+0x78>
 800dbb0:	3e01      	subs	r6, #1
 800dbb2:	e7a1      	b.n	800daf8 <__multiply+0x80>
 800dbb4:	0800e864 	.word	0x0800e864
 800dbb8:	0800e886 	.word	0x0800e886

0800dbbc <__pow5mult>:
 800dbbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbc0:	4615      	mov	r5, r2
 800dbc2:	f012 0203 	ands.w	r2, r2, #3
 800dbc6:	4607      	mov	r7, r0
 800dbc8:	460e      	mov	r6, r1
 800dbca:	d007      	beq.n	800dbdc <__pow5mult+0x20>
 800dbcc:	4c25      	ldr	r4, [pc, #148]	@ (800dc64 <__pow5mult+0xa8>)
 800dbce:	3a01      	subs	r2, #1
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dbd6:	f7ff fea7 	bl	800d928 <__multadd>
 800dbda:	4606      	mov	r6, r0
 800dbdc:	10ad      	asrs	r5, r5, #2
 800dbde:	d03d      	beq.n	800dc5c <__pow5mult+0xa0>
 800dbe0:	69fc      	ldr	r4, [r7, #28]
 800dbe2:	b97c      	cbnz	r4, 800dc04 <__pow5mult+0x48>
 800dbe4:	2010      	movs	r0, #16
 800dbe6:	f7fe fa09 	bl	800bffc <malloc>
 800dbea:	4602      	mov	r2, r0
 800dbec:	61f8      	str	r0, [r7, #28]
 800dbee:	b928      	cbnz	r0, 800dbfc <__pow5mult+0x40>
 800dbf0:	4b1d      	ldr	r3, [pc, #116]	@ (800dc68 <__pow5mult+0xac>)
 800dbf2:	481e      	ldr	r0, [pc, #120]	@ (800dc6c <__pow5mult+0xb0>)
 800dbf4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dbf8:	f000 fa8e 	bl	800e118 <__assert_func>
 800dbfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dc00:	6004      	str	r4, [r0, #0]
 800dc02:	60c4      	str	r4, [r0, #12]
 800dc04:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dc08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dc0c:	b94c      	cbnz	r4, 800dc22 <__pow5mult+0x66>
 800dc0e:	f240 2171 	movw	r1, #625	@ 0x271
 800dc12:	4638      	mov	r0, r7
 800dc14:	f7ff ff1a 	bl	800da4c <__i2b>
 800dc18:	2300      	movs	r3, #0
 800dc1a:	f8c8 0008 	str.w	r0, [r8, #8]
 800dc1e:	4604      	mov	r4, r0
 800dc20:	6003      	str	r3, [r0, #0]
 800dc22:	f04f 0900 	mov.w	r9, #0
 800dc26:	07eb      	lsls	r3, r5, #31
 800dc28:	d50a      	bpl.n	800dc40 <__pow5mult+0x84>
 800dc2a:	4631      	mov	r1, r6
 800dc2c:	4622      	mov	r2, r4
 800dc2e:	4638      	mov	r0, r7
 800dc30:	f7ff ff22 	bl	800da78 <__multiply>
 800dc34:	4631      	mov	r1, r6
 800dc36:	4680      	mov	r8, r0
 800dc38:	4638      	mov	r0, r7
 800dc3a:	f7ff fe53 	bl	800d8e4 <_Bfree>
 800dc3e:	4646      	mov	r6, r8
 800dc40:	106d      	asrs	r5, r5, #1
 800dc42:	d00b      	beq.n	800dc5c <__pow5mult+0xa0>
 800dc44:	6820      	ldr	r0, [r4, #0]
 800dc46:	b938      	cbnz	r0, 800dc58 <__pow5mult+0x9c>
 800dc48:	4622      	mov	r2, r4
 800dc4a:	4621      	mov	r1, r4
 800dc4c:	4638      	mov	r0, r7
 800dc4e:	f7ff ff13 	bl	800da78 <__multiply>
 800dc52:	6020      	str	r0, [r4, #0]
 800dc54:	f8c0 9000 	str.w	r9, [r0]
 800dc58:	4604      	mov	r4, r0
 800dc5a:	e7e4      	b.n	800dc26 <__pow5mult+0x6a>
 800dc5c:	4630      	mov	r0, r6
 800dc5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc62:	bf00      	nop
 800dc64:	0800e928 	.word	0x0800e928
 800dc68:	0800e7f5 	.word	0x0800e7f5
 800dc6c:	0800e886 	.word	0x0800e886

0800dc70 <__lshift>:
 800dc70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc74:	460c      	mov	r4, r1
 800dc76:	6849      	ldr	r1, [r1, #4]
 800dc78:	6923      	ldr	r3, [r4, #16]
 800dc7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dc7e:	68a3      	ldr	r3, [r4, #8]
 800dc80:	4607      	mov	r7, r0
 800dc82:	4691      	mov	r9, r2
 800dc84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dc88:	f108 0601 	add.w	r6, r8, #1
 800dc8c:	42b3      	cmp	r3, r6
 800dc8e:	db0b      	blt.n	800dca8 <__lshift+0x38>
 800dc90:	4638      	mov	r0, r7
 800dc92:	f7ff fde7 	bl	800d864 <_Balloc>
 800dc96:	4605      	mov	r5, r0
 800dc98:	b948      	cbnz	r0, 800dcae <__lshift+0x3e>
 800dc9a:	4602      	mov	r2, r0
 800dc9c:	4b28      	ldr	r3, [pc, #160]	@ (800dd40 <__lshift+0xd0>)
 800dc9e:	4829      	ldr	r0, [pc, #164]	@ (800dd44 <__lshift+0xd4>)
 800dca0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800dca4:	f000 fa38 	bl	800e118 <__assert_func>
 800dca8:	3101      	adds	r1, #1
 800dcaa:	005b      	lsls	r3, r3, #1
 800dcac:	e7ee      	b.n	800dc8c <__lshift+0x1c>
 800dcae:	2300      	movs	r3, #0
 800dcb0:	f100 0114 	add.w	r1, r0, #20
 800dcb4:	f100 0210 	add.w	r2, r0, #16
 800dcb8:	4618      	mov	r0, r3
 800dcba:	4553      	cmp	r3, sl
 800dcbc:	db33      	blt.n	800dd26 <__lshift+0xb6>
 800dcbe:	6920      	ldr	r0, [r4, #16]
 800dcc0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dcc4:	f104 0314 	add.w	r3, r4, #20
 800dcc8:	f019 091f 	ands.w	r9, r9, #31
 800dccc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dcd0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dcd4:	d02b      	beq.n	800dd2e <__lshift+0xbe>
 800dcd6:	f1c9 0e20 	rsb	lr, r9, #32
 800dcda:	468a      	mov	sl, r1
 800dcdc:	2200      	movs	r2, #0
 800dcde:	6818      	ldr	r0, [r3, #0]
 800dce0:	fa00 f009 	lsl.w	r0, r0, r9
 800dce4:	4310      	orrs	r0, r2
 800dce6:	f84a 0b04 	str.w	r0, [sl], #4
 800dcea:	f853 2b04 	ldr.w	r2, [r3], #4
 800dcee:	459c      	cmp	ip, r3
 800dcf0:	fa22 f20e 	lsr.w	r2, r2, lr
 800dcf4:	d8f3      	bhi.n	800dcde <__lshift+0x6e>
 800dcf6:	ebac 0304 	sub.w	r3, ip, r4
 800dcfa:	3b15      	subs	r3, #21
 800dcfc:	f023 0303 	bic.w	r3, r3, #3
 800dd00:	3304      	adds	r3, #4
 800dd02:	f104 0015 	add.w	r0, r4, #21
 800dd06:	4560      	cmp	r0, ip
 800dd08:	bf88      	it	hi
 800dd0a:	2304      	movhi	r3, #4
 800dd0c:	50ca      	str	r2, [r1, r3]
 800dd0e:	b10a      	cbz	r2, 800dd14 <__lshift+0xa4>
 800dd10:	f108 0602 	add.w	r6, r8, #2
 800dd14:	3e01      	subs	r6, #1
 800dd16:	4638      	mov	r0, r7
 800dd18:	612e      	str	r6, [r5, #16]
 800dd1a:	4621      	mov	r1, r4
 800dd1c:	f7ff fde2 	bl	800d8e4 <_Bfree>
 800dd20:	4628      	mov	r0, r5
 800dd22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd26:	f842 0f04 	str.w	r0, [r2, #4]!
 800dd2a:	3301      	adds	r3, #1
 800dd2c:	e7c5      	b.n	800dcba <__lshift+0x4a>
 800dd2e:	3904      	subs	r1, #4
 800dd30:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd34:	f841 2f04 	str.w	r2, [r1, #4]!
 800dd38:	459c      	cmp	ip, r3
 800dd3a:	d8f9      	bhi.n	800dd30 <__lshift+0xc0>
 800dd3c:	e7ea      	b.n	800dd14 <__lshift+0xa4>
 800dd3e:	bf00      	nop
 800dd40:	0800e864 	.word	0x0800e864
 800dd44:	0800e886 	.word	0x0800e886

0800dd48 <__mcmp>:
 800dd48:	690a      	ldr	r2, [r1, #16]
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	6900      	ldr	r0, [r0, #16]
 800dd4e:	1a80      	subs	r0, r0, r2
 800dd50:	b530      	push	{r4, r5, lr}
 800dd52:	d10e      	bne.n	800dd72 <__mcmp+0x2a>
 800dd54:	3314      	adds	r3, #20
 800dd56:	3114      	adds	r1, #20
 800dd58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dd5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dd60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dd64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dd68:	4295      	cmp	r5, r2
 800dd6a:	d003      	beq.n	800dd74 <__mcmp+0x2c>
 800dd6c:	d205      	bcs.n	800dd7a <__mcmp+0x32>
 800dd6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dd72:	bd30      	pop	{r4, r5, pc}
 800dd74:	42a3      	cmp	r3, r4
 800dd76:	d3f3      	bcc.n	800dd60 <__mcmp+0x18>
 800dd78:	e7fb      	b.n	800dd72 <__mcmp+0x2a>
 800dd7a:	2001      	movs	r0, #1
 800dd7c:	e7f9      	b.n	800dd72 <__mcmp+0x2a>
	...

0800dd80 <__mdiff>:
 800dd80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd84:	4689      	mov	r9, r1
 800dd86:	4606      	mov	r6, r0
 800dd88:	4611      	mov	r1, r2
 800dd8a:	4648      	mov	r0, r9
 800dd8c:	4614      	mov	r4, r2
 800dd8e:	f7ff ffdb 	bl	800dd48 <__mcmp>
 800dd92:	1e05      	subs	r5, r0, #0
 800dd94:	d112      	bne.n	800ddbc <__mdiff+0x3c>
 800dd96:	4629      	mov	r1, r5
 800dd98:	4630      	mov	r0, r6
 800dd9a:	f7ff fd63 	bl	800d864 <_Balloc>
 800dd9e:	4602      	mov	r2, r0
 800dda0:	b928      	cbnz	r0, 800ddae <__mdiff+0x2e>
 800dda2:	4b3f      	ldr	r3, [pc, #252]	@ (800dea0 <__mdiff+0x120>)
 800dda4:	f240 2137 	movw	r1, #567	@ 0x237
 800dda8:	483e      	ldr	r0, [pc, #248]	@ (800dea4 <__mdiff+0x124>)
 800ddaa:	f000 f9b5 	bl	800e118 <__assert_func>
 800ddae:	2301      	movs	r3, #1
 800ddb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ddb4:	4610      	mov	r0, r2
 800ddb6:	b003      	add	sp, #12
 800ddb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddbc:	bfbc      	itt	lt
 800ddbe:	464b      	movlt	r3, r9
 800ddc0:	46a1      	movlt	r9, r4
 800ddc2:	4630      	mov	r0, r6
 800ddc4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ddc8:	bfba      	itte	lt
 800ddca:	461c      	movlt	r4, r3
 800ddcc:	2501      	movlt	r5, #1
 800ddce:	2500      	movge	r5, #0
 800ddd0:	f7ff fd48 	bl	800d864 <_Balloc>
 800ddd4:	4602      	mov	r2, r0
 800ddd6:	b918      	cbnz	r0, 800dde0 <__mdiff+0x60>
 800ddd8:	4b31      	ldr	r3, [pc, #196]	@ (800dea0 <__mdiff+0x120>)
 800ddda:	f240 2145 	movw	r1, #581	@ 0x245
 800ddde:	e7e3      	b.n	800dda8 <__mdiff+0x28>
 800dde0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dde4:	6926      	ldr	r6, [r4, #16]
 800dde6:	60c5      	str	r5, [r0, #12]
 800dde8:	f109 0310 	add.w	r3, r9, #16
 800ddec:	f109 0514 	add.w	r5, r9, #20
 800ddf0:	f104 0e14 	add.w	lr, r4, #20
 800ddf4:	f100 0b14 	add.w	fp, r0, #20
 800ddf8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ddfc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800de00:	9301      	str	r3, [sp, #4]
 800de02:	46d9      	mov	r9, fp
 800de04:	f04f 0c00 	mov.w	ip, #0
 800de08:	9b01      	ldr	r3, [sp, #4]
 800de0a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800de0e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800de12:	9301      	str	r3, [sp, #4]
 800de14:	fa1f f38a 	uxth.w	r3, sl
 800de18:	4619      	mov	r1, r3
 800de1a:	b283      	uxth	r3, r0
 800de1c:	1acb      	subs	r3, r1, r3
 800de1e:	0c00      	lsrs	r0, r0, #16
 800de20:	4463      	add	r3, ip
 800de22:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800de26:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800de2a:	b29b      	uxth	r3, r3
 800de2c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800de30:	4576      	cmp	r6, lr
 800de32:	f849 3b04 	str.w	r3, [r9], #4
 800de36:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800de3a:	d8e5      	bhi.n	800de08 <__mdiff+0x88>
 800de3c:	1b33      	subs	r3, r6, r4
 800de3e:	3b15      	subs	r3, #21
 800de40:	f023 0303 	bic.w	r3, r3, #3
 800de44:	3415      	adds	r4, #21
 800de46:	3304      	adds	r3, #4
 800de48:	42a6      	cmp	r6, r4
 800de4a:	bf38      	it	cc
 800de4c:	2304      	movcc	r3, #4
 800de4e:	441d      	add	r5, r3
 800de50:	445b      	add	r3, fp
 800de52:	461e      	mov	r6, r3
 800de54:	462c      	mov	r4, r5
 800de56:	4544      	cmp	r4, r8
 800de58:	d30e      	bcc.n	800de78 <__mdiff+0xf8>
 800de5a:	f108 0103 	add.w	r1, r8, #3
 800de5e:	1b49      	subs	r1, r1, r5
 800de60:	f021 0103 	bic.w	r1, r1, #3
 800de64:	3d03      	subs	r5, #3
 800de66:	45a8      	cmp	r8, r5
 800de68:	bf38      	it	cc
 800de6a:	2100      	movcc	r1, #0
 800de6c:	440b      	add	r3, r1
 800de6e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800de72:	b191      	cbz	r1, 800de9a <__mdiff+0x11a>
 800de74:	6117      	str	r7, [r2, #16]
 800de76:	e79d      	b.n	800ddb4 <__mdiff+0x34>
 800de78:	f854 1b04 	ldr.w	r1, [r4], #4
 800de7c:	46e6      	mov	lr, ip
 800de7e:	0c08      	lsrs	r0, r1, #16
 800de80:	fa1c fc81 	uxtah	ip, ip, r1
 800de84:	4471      	add	r1, lr
 800de86:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800de8a:	b289      	uxth	r1, r1
 800de8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800de90:	f846 1b04 	str.w	r1, [r6], #4
 800de94:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800de98:	e7dd      	b.n	800de56 <__mdiff+0xd6>
 800de9a:	3f01      	subs	r7, #1
 800de9c:	e7e7      	b.n	800de6e <__mdiff+0xee>
 800de9e:	bf00      	nop
 800dea0:	0800e864 	.word	0x0800e864
 800dea4:	0800e886 	.word	0x0800e886

0800dea8 <__d2b>:
 800dea8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800deac:	460f      	mov	r7, r1
 800deae:	2101      	movs	r1, #1
 800deb0:	ec59 8b10 	vmov	r8, r9, d0
 800deb4:	4616      	mov	r6, r2
 800deb6:	f7ff fcd5 	bl	800d864 <_Balloc>
 800deba:	4604      	mov	r4, r0
 800debc:	b930      	cbnz	r0, 800decc <__d2b+0x24>
 800debe:	4602      	mov	r2, r0
 800dec0:	4b23      	ldr	r3, [pc, #140]	@ (800df50 <__d2b+0xa8>)
 800dec2:	4824      	ldr	r0, [pc, #144]	@ (800df54 <__d2b+0xac>)
 800dec4:	f240 310f 	movw	r1, #783	@ 0x30f
 800dec8:	f000 f926 	bl	800e118 <__assert_func>
 800decc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ded0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ded4:	b10d      	cbz	r5, 800deda <__d2b+0x32>
 800ded6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800deda:	9301      	str	r3, [sp, #4]
 800dedc:	f1b8 0300 	subs.w	r3, r8, #0
 800dee0:	d023      	beq.n	800df2a <__d2b+0x82>
 800dee2:	4668      	mov	r0, sp
 800dee4:	9300      	str	r3, [sp, #0]
 800dee6:	f7ff fd84 	bl	800d9f2 <__lo0bits>
 800deea:	e9dd 1200 	ldrd	r1, r2, [sp]
 800deee:	b1d0      	cbz	r0, 800df26 <__d2b+0x7e>
 800def0:	f1c0 0320 	rsb	r3, r0, #32
 800def4:	fa02 f303 	lsl.w	r3, r2, r3
 800def8:	430b      	orrs	r3, r1
 800defa:	40c2      	lsrs	r2, r0
 800defc:	6163      	str	r3, [r4, #20]
 800defe:	9201      	str	r2, [sp, #4]
 800df00:	9b01      	ldr	r3, [sp, #4]
 800df02:	61a3      	str	r3, [r4, #24]
 800df04:	2b00      	cmp	r3, #0
 800df06:	bf0c      	ite	eq
 800df08:	2201      	moveq	r2, #1
 800df0a:	2202      	movne	r2, #2
 800df0c:	6122      	str	r2, [r4, #16]
 800df0e:	b1a5      	cbz	r5, 800df3a <__d2b+0x92>
 800df10:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800df14:	4405      	add	r5, r0
 800df16:	603d      	str	r5, [r7, #0]
 800df18:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800df1c:	6030      	str	r0, [r6, #0]
 800df1e:	4620      	mov	r0, r4
 800df20:	b003      	add	sp, #12
 800df22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df26:	6161      	str	r1, [r4, #20]
 800df28:	e7ea      	b.n	800df00 <__d2b+0x58>
 800df2a:	a801      	add	r0, sp, #4
 800df2c:	f7ff fd61 	bl	800d9f2 <__lo0bits>
 800df30:	9b01      	ldr	r3, [sp, #4]
 800df32:	6163      	str	r3, [r4, #20]
 800df34:	3020      	adds	r0, #32
 800df36:	2201      	movs	r2, #1
 800df38:	e7e8      	b.n	800df0c <__d2b+0x64>
 800df3a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800df3e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800df42:	6038      	str	r0, [r7, #0]
 800df44:	6918      	ldr	r0, [r3, #16]
 800df46:	f7ff fd35 	bl	800d9b4 <__hi0bits>
 800df4a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800df4e:	e7e5      	b.n	800df1c <__d2b+0x74>
 800df50:	0800e864 	.word	0x0800e864
 800df54:	0800e886 	.word	0x0800e886

0800df58 <__sread>:
 800df58:	b510      	push	{r4, lr}
 800df5a:	460c      	mov	r4, r1
 800df5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df60:	f000 f898 	bl	800e094 <_read_r>
 800df64:	2800      	cmp	r0, #0
 800df66:	bfab      	itete	ge
 800df68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800df6a:	89a3      	ldrhlt	r3, [r4, #12]
 800df6c:	181b      	addge	r3, r3, r0
 800df6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800df72:	bfac      	ite	ge
 800df74:	6563      	strge	r3, [r4, #84]	@ 0x54
 800df76:	81a3      	strhlt	r3, [r4, #12]
 800df78:	bd10      	pop	{r4, pc}

0800df7a <__swrite>:
 800df7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df7e:	461f      	mov	r7, r3
 800df80:	898b      	ldrh	r3, [r1, #12]
 800df82:	05db      	lsls	r3, r3, #23
 800df84:	4605      	mov	r5, r0
 800df86:	460c      	mov	r4, r1
 800df88:	4616      	mov	r6, r2
 800df8a:	d505      	bpl.n	800df98 <__swrite+0x1e>
 800df8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df90:	2302      	movs	r3, #2
 800df92:	2200      	movs	r2, #0
 800df94:	f000 f86c 	bl	800e070 <_lseek_r>
 800df98:	89a3      	ldrh	r3, [r4, #12]
 800df9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dfa2:	81a3      	strh	r3, [r4, #12]
 800dfa4:	4632      	mov	r2, r6
 800dfa6:	463b      	mov	r3, r7
 800dfa8:	4628      	mov	r0, r5
 800dfaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dfae:	f000 b883 	b.w	800e0b8 <_write_r>

0800dfb2 <__sseek>:
 800dfb2:	b510      	push	{r4, lr}
 800dfb4:	460c      	mov	r4, r1
 800dfb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfba:	f000 f859 	bl	800e070 <_lseek_r>
 800dfbe:	1c43      	adds	r3, r0, #1
 800dfc0:	89a3      	ldrh	r3, [r4, #12]
 800dfc2:	bf15      	itete	ne
 800dfc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800dfc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800dfca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dfce:	81a3      	strheq	r3, [r4, #12]
 800dfd0:	bf18      	it	ne
 800dfd2:	81a3      	strhne	r3, [r4, #12]
 800dfd4:	bd10      	pop	{r4, pc}

0800dfd6 <__sclose>:
 800dfd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfda:	f000 b87f 	b.w	800e0dc <_close_r>

0800dfde <_realloc_r>:
 800dfde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfe2:	4607      	mov	r7, r0
 800dfe4:	4614      	mov	r4, r2
 800dfe6:	460d      	mov	r5, r1
 800dfe8:	b921      	cbnz	r1, 800dff4 <_realloc_r+0x16>
 800dfea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dfee:	4611      	mov	r1, r2
 800dff0:	f7fe b836 	b.w	800c060 <_malloc_r>
 800dff4:	b92a      	cbnz	r2, 800e002 <_realloc_r+0x24>
 800dff6:	f7ff f9e7 	bl	800d3c8 <_free_r>
 800dffa:	4625      	mov	r5, r4
 800dffc:	4628      	mov	r0, r5
 800dffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e002:	f000 f8cd 	bl	800e1a0 <_malloc_usable_size_r>
 800e006:	4284      	cmp	r4, r0
 800e008:	4606      	mov	r6, r0
 800e00a:	d802      	bhi.n	800e012 <_realloc_r+0x34>
 800e00c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e010:	d8f4      	bhi.n	800dffc <_realloc_r+0x1e>
 800e012:	4621      	mov	r1, r4
 800e014:	4638      	mov	r0, r7
 800e016:	f7fe f823 	bl	800c060 <_malloc_r>
 800e01a:	4680      	mov	r8, r0
 800e01c:	b908      	cbnz	r0, 800e022 <_realloc_r+0x44>
 800e01e:	4645      	mov	r5, r8
 800e020:	e7ec      	b.n	800dffc <_realloc_r+0x1e>
 800e022:	42b4      	cmp	r4, r6
 800e024:	4622      	mov	r2, r4
 800e026:	4629      	mov	r1, r5
 800e028:	bf28      	it	cs
 800e02a:	4632      	movcs	r2, r6
 800e02c:	f000 f866 	bl	800e0fc <memcpy>
 800e030:	4629      	mov	r1, r5
 800e032:	4638      	mov	r0, r7
 800e034:	f7ff f9c8 	bl	800d3c8 <_free_r>
 800e038:	e7f1      	b.n	800e01e <_realloc_r+0x40>

0800e03a <memmove>:
 800e03a:	4288      	cmp	r0, r1
 800e03c:	b510      	push	{r4, lr}
 800e03e:	eb01 0402 	add.w	r4, r1, r2
 800e042:	d902      	bls.n	800e04a <memmove+0x10>
 800e044:	4284      	cmp	r4, r0
 800e046:	4623      	mov	r3, r4
 800e048:	d807      	bhi.n	800e05a <memmove+0x20>
 800e04a:	1e43      	subs	r3, r0, #1
 800e04c:	42a1      	cmp	r1, r4
 800e04e:	d008      	beq.n	800e062 <memmove+0x28>
 800e050:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e054:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e058:	e7f8      	b.n	800e04c <memmove+0x12>
 800e05a:	4402      	add	r2, r0
 800e05c:	4601      	mov	r1, r0
 800e05e:	428a      	cmp	r2, r1
 800e060:	d100      	bne.n	800e064 <memmove+0x2a>
 800e062:	bd10      	pop	{r4, pc}
 800e064:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e068:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e06c:	e7f7      	b.n	800e05e <memmove+0x24>
	...

0800e070 <_lseek_r>:
 800e070:	b538      	push	{r3, r4, r5, lr}
 800e072:	4d07      	ldr	r5, [pc, #28]	@ (800e090 <_lseek_r+0x20>)
 800e074:	4604      	mov	r4, r0
 800e076:	4608      	mov	r0, r1
 800e078:	4611      	mov	r1, r2
 800e07a:	2200      	movs	r2, #0
 800e07c:	602a      	str	r2, [r5, #0]
 800e07e:	461a      	mov	r2, r3
 800e080:	f7f4 f94b 	bl	800231a <_lseek>
 800e084:	1c43      	adds	r3, r0, #1
 800e086:	d102      	bne.n	800e08e <_lseek_r+0x1e>
 800e088:	682b      	ldr	r3, [r5, #0]
 800e08a:	b103      	cbz	r3, 800e08e <_lseek_r+0x1e>
 800e08c:	6023      	str	r3, [r4, #0]
 800e08e:	bd38      	pop	{r3, r4, r5, pc}
 800e090:	20000cb8 	.word	0x20000cb8

0800e094 <_read_r>:
 800e094:	b538      	push	{r3, r4, r5, lr}
 800e096:	4d07      	ldr	r5, [pc, #28]	@ (800e0b4 <_read_r+0x20>)
 800e098:	4604      	mov	r4, r0
 800e09a:	4608      	mov	r0, r1
 800e09c:	4611      	mov	r1, r2
 800e09e:	2200      	movs	r2, #0
 800e0a0:	602a      	str	r2, [r5, #0]
 800e0a2:	461a      	mov	r2, r3
 800e0a4:	f7f4 f8d9 	bl	800225a <_read>
 800e0a8:	1c43      	adds	r3, r0, #1
 800e0aa:	d102      	bne.n	800e0b2 <_read_r+0x1e>
 800e0ac:	682b      	ldr	r3, [r5, #0]
 800e0ae:	b103      	cbz	r3, 800e0b2 <_read_r+0x1e>
 800e0b0:	6023      	str	r3, [r4, #0]
 800e0b2:	bd38      	pop	{r3, r4, r5, pc}
 800e0b4:	20000cb8 	.word	0x20000cb8

0800e0b8 <_write_r>:
 800e0b8:	b538      	push	{r3, r4, r5, lr}
 800e0ba:	4d07      	ldr	r5, [pc, #28]	@ (800e0d8 <_write_r+0x20>)
 800e0bc:	4604      	mov	r4, r0
 800e0be:	4608      	mov	r0, r1
 800e0c0:	4611      	mov	r1, r2
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	602a      	str	r2, [r5, #0]
 800e0c6:	461a      	mov	r2, r3
 800e0c8:	f7f4 f8e4 	bl	8002294 <_write>
 800e0cc:	1c43      	adds	r3, r0, #1
 800e0ce:	d102      	bne.n	800e0d6 <_write_r+0x1e>
 800e0d0:	682b      	ldr	r3, [r5, #0]
 800e0d2:	b103      	cbz	r3, 800e0d6 <_write_r+0x1e>
 800e0d4:	6023      	str	r3, [r4, #0]
 800e0d6:	bd38      	pop	{r3, r4, r5, pc}
 800e0d8:	20000cb8 	.word	0x20000cb8

0800e0dc <_close_r>:
 800e0dc:	b538      	push	{r3, r4, r5, lr}
 800e0de:	4d06      	ldr	r5, [pc, #24]	@ (800e0f8 <_close_r+0x1c>)
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	4604      	mov	r4, r0
 800e0e4:	4608      	mov	r0, r1
 800e0e6:	602b      	str	r3, [r5, #0]
 800e0e8:	f7f4 f8f0 	bl	80022cc <_close>
 800e0ec:	1c43      	adds	r3, r0, #1
 800e0ee:	d102      	bne.n	800e0f6 <_close_r+0x1a>
 800e0f0:	682b      	ldr	r3, [r5, #0]
 800e0f2:	b103      	cbz	r3, 800e0f6 <_close_r+0x1a>
 800e0f4:	6023      	str	r3, [r4, #0]
 800e0f6:	bd38      	pop	{r3, r4, r5, pc}
 800e0f8:	20000cb8 	.word	0x20000cb8

0800e0fc <memcpy>:
 800e0fc:	440a      	add	r2, r1
 800e0fe:	4291      	cmp	r1, r2
 800e100:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800e104:	d100      	bne.n	800e108 <memcpy+0xc>
 800e106:	4770      	bx	lr
 800e108:	b510      	push	{r4, lr}
 800e10a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e10e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e112:	4291      	cmp	r1, r2
 800e114:	d1f9      	bne.n	800e10a <memcpy+0xe>
 800e116:	bd10      	pop	{r4, pc}

0800e118 <__assert_func>:
 800e118:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e11a:	4614      	mov	r4, r2
 800e11c:	461a      	mov	r2, r3
 800e11e:	4b09      	ldr	r3, [pc, #36]	@ (800e144 <__assert_func+0x2c>)
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	4605      	mov	r5, r0
 800e124:	68d8      	ldr	r0, [r3, #12]
 800e126:	b14c      	cbz	r4, 800e13c <__assert_func+0x24>
 800e128:	4b07      	ldr	r3, [pc, #28]	@ (800e148 <__assert_func+0x30>)
 800e12a:	9100      	str	r1, [sp, #0]
 800e12c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e130:	4906      	ldr	r1, [pc, #24]	@ (800e14c <__assert_func+0x34>)
 800e132:	462b      	mov	r3, r5
 800e134:	f000 f83c 	bl	800e1b0 <fiprintf>
 800e138:	f000 f859 	bl	800e1ee <abort>
 800e13c:	4b04      	ldr	r3, [pc, #16]	@ (800e150 <__assert_func+0x38>)
 800e13e:	461c      	mov	r4, r3
 800e140:	e7f3      	b.n	800e12a <__assert_func+0x12>
 800e142:	bf00      	nop
 800e144:	20000054 	.word	0x20000054
 800e148:	0800e8e9 	.word	0x0800e8e9
 800e14c:	0800e8f6 	.word	0x0800e8f6
 800e150:	0800e924 	.word	0x0800e924

0800e154 <_calloc_r>:
 800e154:	b570      	push	{r4, r5, r6, lr}
 800e156:	fba1 5402 	umull	r5, r4, r1, r2
 800e15a:	b934      	cbnz	r4, 800e16a <_calloc_r+0x16>
 800e15c:	4629      	mov	r1, r5
 800e15e:	f7fd ff7f 	bl	800c060 <_malloc_r>
 800e162:	4606      	mov	r6, r0
 800e164:	b928      	cbnz	r0, 800e172 <_calloc_r+0x1e>
 800e166:	4630      	mov	r0, r6
 800e168:	bd70      	pop	{r4, r5, r6, pc}
 800e16a:	220c      	movs	r2, #12
 800e16c:	6002      	str	r2, [r0, #0]
 800e16e:	2600      	movs	r6, #0
 800e170:	e7f9      	b.n	800e166 <_calloc_r+0x12>
 800e172:	462a      	mov	r2, r5
 800e174:	4621      	mov	r1, r4
 800e176:	f7fe fa83 	bl	800c680 <memset>
 800e17a:	e7f4      	b.n	800e166 <_calloc_r+0x12>

0800e17c <__ascii_mbtowc>:
 800e17c:	b082      	sub	sp, #8
 800e17e:	b901      	cbnz	r1, 800e182 <__ascii_mbtowc+0x6>
 800e180:	a901      	add	r1, sp, #4
 800e182:	b142      	cbz	r2, 800e196 <__ascii_mbtowc+0x1a>
 800e184:	b14b      	cbz	r3, 800e19a <__ascii_mbtowc+0x1e>
 800e186:	7813      	ldrb	r3, [r2, #0]
 800e188:	600b      	str	r3, [r1, #0]
 800e18a:	7812      	ldrb	r2, [r2, #0]
 800e18c:	1e10      	subs	r0, r2, #0
 800e18e:	bf18      	it	ne
 800e190:	2001      	movne	r0, #1
 800e192:	b002      	add	sp, #8
 800e194:	4770      	bx	lr
 800e196:	4610      	mov	r0, r2
 800e198:	e7fb      	b.n	800e192 <__ascii_mbtowc+0x16>
 800e19a:	f06f 0001 	mvn.w	r0, #1
 800e19e:	e7f8      	b.n	800e192 <__ascii_mbtowc+0x16>

0800e1a0 <_malloc_usable_size_r>:
 800e1a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e1a4:	1f18      	subs	r0, r3, #4
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	bfbc      	itt	lt
 800e1aa:	580b      	ldrlt	r3, [r1, r0]
 800e1ac:	18c0      	addlt	r0, r0, r3
 800e1ae:	4770      	bx	lr

0800e1b0 <fiprintf>:
 800e1b0:	b40e      	push	{r1, r2, r3}
 800e1b2:	b503      	push	{r0, r1, lr}
 800e1b4:	4601      	mov	r1, r0
 800e1b6:	ab03      	add	r3, sp, #12
 800e1b8:	4805      	ldr	r0, [pc, #20]	@ (800e1d0 <fiprintf+0x20>)
 800e1ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1be:	6800      	ldr	r0, [r0, #0]
 800e1c0:	9301      	str	r3, [sp, #4]
 800e1c2:	f000 f845 	bl	800e250 <_vfiprintf_r>
 800e1c6:	b002      	add	sp, #8
 800e1c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e1cc:	b003      	add	sp, #12
 800e1ce:	4770      	bx	lr
 800e1d0:	20000054 	.word	0x20000054

0800e1d4 <__ascii_wctomb>:
 800e1d4:	4603      	mov	r3, r0
 800e1d6:	4608      	mov	r0, r1
 800e1d8:	b141      	cbz	r1, 800e1ec <__ascii_wctomb+0x18>
 800e1da:	2aff      	cmp	r2, #255	@ 0xff
 800e1dc:	d904      	bls.n	800e1e8 <__ascii_wctomb+0x14>
 800e1de:	228a      	movs	r2, #138	@ 0x8a
 800e1e0:	601a      	str	r2, [r3, #0]
 800e1e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e1e6:	4770      	bx	lr
 800e1e8:	700a      	strb	r2, [r1, #0]
 800e1ea:	2001      	movs	r0, #1
 800e1ec:	4770      	bx	lr

0800e1ee <abort>:
 800e1ee:	b508      	push	{r3, lr}
 800e1f0:	2006      	movs	r0, #6
 800e1f2:	f000 fa63 	bl	800e6bc <raise>
 800e1f6:	2001      	movs	r0, #1
 800e1f8:	f7f4 f824 	bl	8002244 <_exit>

0800e1fc <__sfputc_r>:
 800e1fc:	6893      	ldr	r3, [r2, #8]
 800e1fe:	3b01      	subs	r3, #1
 800e200:	2b00      	cmp	r3, #0
 800e202:	b410      	push	{r4}
 800e204:	6093      	str	r3, [r2, #8]
 800e206:	da08      	bge.n	800e21a <__sfputc_r+0x1e>
 800e208:	6994      	ldr	r4, [r2, #24]
 800e20a:	42a3      	cmp	r3, r4
 800e20c:	db01      	blt.n	800e212 <__sfputc_r+0x16>
 800e20e:	290a      	cmp	r1, #10
 800e210:	d103      	bne.n	800e21a <__sfputc_r+0x1e>
 800e212:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e216:	f000 b933 	b.w	800e480 <__swbuf_r>
 800e21a:	6813      	ldr	r3, [r2, #0]
 800e21c:	1c58      	adds	r0, r3, #1
 800e21e:	6010      	str	r0, [r2, #0]
 800e220:	7019      	strb	r1, [r3, #0]
 800e222:	4608      	mov	r0, r1
 800e224:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e228:	4770      	bx	lr

0800e22a <__sfputs_r>:
 800e22a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e22c:	4606      	mov	r6, r0
 800e22e:	460f      	mov	r7, r1
 800e230:	4614      	mov	r4, r2
 800e232:	18d5      	adds	r5, r2, r3
 800e234:	42ac      	cmp	r4, r5
 800e236:	d101      	bne.n	800e23c <__sfputs_r+0x12>
 800e238:	2000      	movs	r0, #0
 800e23a:	e007      	b.n	800e24c <__sfputs_r+0x22>
 800e23c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e240:	463a      	mov	r2, r7
 800e242:	4630      	mov	r0, r6
 800e244:	f7ff ffda 	bl	800e1fc <__sfputc_r>
 800e248:	1c43      	adds	r3, r0, #1
 800e24a:	d1f3      	bne.n	800e234 <__sfputs_r+0xa>
 800e24c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e250 <_vfiprintf_r>:
 800e250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e254:	460d      	mov	r5, r1
 800e256:	b09d      	sub	sp, #116	@ 0x74
 800e258:	4614      	mov	r4, r2
 800e25a:	4698      	mov	r8, r3
 800e25c:	4606      	mov	r6, r0
 800e25e:	b118      	cbz	r0, 800e268 <_vfiprintf_r+0x18>
 800e260:	6a03      	ldr	r3, [r0, #32]
 800e262:	b90b      	cbnz	r3, 800e268 <_vfiprintf_r+0x18>
 800e264:	f7fe f9d6 	bl	800c614 <__sinit>
 800e268:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e26a:	07d9      	lsls	r1, r3, #31
 800e26c:	d405      	bmi.n	800e27a <_vfiprintf_r+0x2a>
 800e26e:	89ab      	ldrh	r3, [r5, #12]
 800e270:	059a      	lsls	r2, r3, #22
 800e272:	d402      	bmi.n	800e27a <_vfiprintf_r+0x2a>
 800e274:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e276:	f7fe fa46 	bl	800c706 <__retarget_lock_acquire_recursive>
 800e27a:	89ab      	ldrh	r3, [r5, #12]
 800e27c:	071b      	lsls	r3, r3, #28
 800e27e:	d501      	bpl.n	800e284 <_vfiprintf_r+0x34>
 800e280:	692b      	ldr	r3, [r5, #16]
 800e282:	b99b      	cbnz	r3, 800e2ac <_vfiprintf_r+0x5c>
 800e284:	4629      	mov	r1, r5
 800e286:	4630      	mov	r0, r6
 800e288:	f000 f938 	bl	800e4fc <__swsetup_r>
 800e28c:	b170      	cbz	r0, 800e2ac <_vfiprintf_r+0x5c>
 800e28e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e290:	07dc      	lsls	r4, r3, #31
 800e292:	d504      	bpl.n	800e29e <_vfiprintf_r+0x4e>
 800e294:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e298:	b01d      	add	sp, #116	@ 0x74
 800e29a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e29e:	89ab      	ldrh	r3, [r5, #12]
 800e2a0:	0598      	lsls	r0, r3, #22
 800e2a2:	d4f7      	bmi.n	800e294 <_vfiprintf_r+0x44>
 800e2a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e2a6:	f7fe fa2f 	bl	800c708 <__retarget_lock_release_recursive>
 800e2aa:	e7f3      	b.n	800e294 <_vfiprintf_r+0x44>
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2b0:	2320      	movs	r3, #32
 800e2b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e2b6:	f8cd 800c 	str.w	r8, [sp, #12]
 800e2ba:	2330      	movs	r3, #48	@ 0x30
 800e2bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e46c <_vfiprintf_r+0x21c>
 800e2c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e2c4:	f04f 0901 	mov.w	r9, #1
 800e2c8:	4623      	mov	r3, r4
 800e2ca:	469a      	mov	sl, r3
 800e2cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2d0:	b10a      	cbz	r2, 800e2d6 <_vfiprintf_r+0x86>
 800e2d2:	2a25      	cmp	r2, #37	@ 0x25
 800e2d4:	d1f9      	bne.n	800e2ca <_vfiprintf_r+0x7a>
 800e2d6:	ebba 0b04 	subs.w	fp, sl, r4
 800e2da:	d00b      	beq.n	800e2f4 <_vfiprintf_r+0xa4>
 800e2dc:	465b      	mov	r3, fp
 800e2de:	4622      	mov	r2, r4
 800e2e0:	4629      	mov	r1, r5
 800e2e2:	4630      	mov	r0, r6
 800e2e4:	f7ff ffa1 	bl	800e22a <__sfputs_r>
 800e2e8:	3001      	adds	r0, #1
 800e2ea:	f000 80a7 	beq.w	800e43c <_vfiprintf_r+0x1ec>
 800e2ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e2f0:	445a      	add	r2, fp
 800e2f2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e2f4:	f89a 3000 	ldrb.w	r3, [sl]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	f000 809f 	beq.w	800e43c <_vfiprintf_r+0x1ec>
 800e2fe:	2300      	movs	r3, #0
 800e300:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e304:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e308:	f10a 0a01 	add.w	sl, sl, #1
 800e30c:	9304      	str	r3, [sp, #16]
 800e30e:	9307      	str	r3, [sp, #28]
 800e310:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e314:	931a      	str	r3, [sp, #104]	@ 0x68
 800e316:	4654      	mov	r4, sl
 800e318:	2205      	movs	r2, #5
 800e31a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e31e:	4853      	ldr	r0, [pc, #332]	@ (800e46c <_vfiprintf_r+0x21c>)
 800e320:	f7f1 ff56 	bl	80001d0 <memchr>
 800e324:	9a04      	ldr	r2, [sp, #16]
 800e326:	b9d8      	cbnz	r0, 800e360 <_vfiprintf_r+0x110>
 800e328:	06d1      	lsls	r1, r2, #27
 800e32a:	bf44      	itt	mi
 800e32c:	2320      	movmi	r3, #32
 800e32e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e332:	0713      	lsls	r3, r2, #28
 800e334:	bf44      	itt	mi
 800e336:	232b      	movmi	r3, #43	@ 0x2b
 800e338:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e33c:	f89a 3000 	ldrb.w	r3, [sl]
 800e340:	2b2a      	cmp	r3, #42	@ 0x2a
 800e342:	d015      	beq.n	800e370 <_vfiprintf_r+0x120>
 800e344:	9a07      	ldr	r2, [sp, #28]
 800e346:	4654      	mov	r4, sl
 800e348:	2000      	movs	r0, #0
 800e34a:	f04f 0c0a 	mov.w	ip, #10
 800e34e:	4621      	mov	r1, r4
 800e350:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e354:	3b30      	subs	r3, #48	@ 0x30
 800e356:	2b09      	cmp	r3, #9
 800e358:	d94b      	bls.n	800e3f2 <_vfiprintf_r+0x1a2>
 800e35a:	b1b0      	cbz	r0, 800e38a <_vfiprintf_r+0x13a>
 800e35c:	9207      	str	r2, [sp, #28]
 800e35e:	e014      	b.n	800e38a <_vfiprintf_r+0x13a>
 800e360:	eba0 0308 	sub.w	r3, r0, r8
 800e364:	fa09 f303 	lsl.w	r3, r9, r3
 800e368:	4313      	orrs	r3, r2
 800e36a:	9304      	str	r3, [sp, #16]
 800e36c:	46a2      	mov	sl, r4
 800e36e:	e7d2      	b.n	800e316 <_vfiprintf_r+0xc6>
 800e370:	9b03      	ldr	r3, [sp, #12]
 800e372:	1d19      	adds	r1, r3, #4
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	9103      	str	r1, [sp, #12]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	bfbb      	ittet	lt
 800e37c:	425b      	neglt	r3, r3
 800e37e:	f042 0202 	orrlt.w	r2, r2, #2
 800e382:	9307      	strge	r3, [sp, #28]
 800e384:	9307      	strlt	r3, [sp, #28]
 800e386:	bfb8      	it	lt
 800e388:	9204      	strlt	r2, [sp, #16]
 800e38a:	7823      	ldrb	r3, [r4, #0]
 800e38c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e38e:	d10a      	bne.n	800e3a6 <_vfiprintf_r+0x156>
 800e390:	7863      	ldrb	r3, [r4, #1]
 800e392:	2b2a      	cmp	r3, #42	@ 0x2a
 800e394:	d132      	bne.n	800e3fc <_vfiprintf_r+0x1ac>
 800e396:	9b03      	ldr	r3, [sp, #12]
 800e398:	1d1a      	adds	r2, r3, #4
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	9203      	str	r2, [sp, #12]
 800e39e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e3a2:	3402      	adds	r4, #2
 800e3a4:	9305      	str	r3, [sp, #20]
 800e3a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e47c <_vfiprintf_r+0x22c>
 800e3aa:	7821      	ldrb	r1, [r4, #0]
 800e3ac:	2203      	movs	r2, #3
 800e3ae:	4650      	mov	r0, sl
 800e3b0:	f7f1 ff0e 	bl	80001d0 <memchr>
 800e3b4:	b138      	cbz	r0, 800e3c6 <_vfiprintf_r+0x176>
 800e3b6:	9b04      	ldr	r3, [sp, #16]
 800e3b8:	eba0 000a 	sub.w	r0, r0, sl
 800e3bc:	2240      	movs	r2, #64	@ 0x40
 800e3be:	4082      	lsls	r2, r0
 800e3c0:	4313      	orrs	r3, r2
 800e3c2:	3401      	adds	r4, #1
 800e3c4:	9304      	str	r3, [sp, #16]
 800e3c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3ca:	4829      	ldr	r0, [pc, #164]	@ (800e470 <_vfiprintf_r+0x220>)
 800e3cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e3d0:	2206      	movs	r2, #6
 800e3d2:	f7f1 fefd 	bl	80001d0 <memchr>
 800e3d6:	2800      	cmp	r0, #0
 800e3d8:	d03f      	beq.n	800e45a <_vfiprintf_r+0x20a>
 800e3da:	4b26      	ldr	r3, [pc, #152]	@ (800e474 <_vfiprintf_r+0x224>)
 800e3dc:	bb1b      	cbnz	r3, 800e426 <_vfiprintf_r+0x1d6>
 800e3de:	9b03      	ldr	r3, [sp, #12]
 800e3e0:	3307      	adds	r3, #7
 800e3e2:	f023 0307 	bic.w	r3, r3, #7
 800e3e6:	3308      	adds	r3, #8
 800e3e8:	9303      	str	r3, [sp, #12]
 800e3ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3ec:	443b      	add	r3, r7
 800e3ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3f0:	e76a      	b.n	800e2c8 <_vfiprintf_r+0x78>
 800e3f2:	fb0c 3202 	mla	r2, ip, r2, r3
 800e3f6:	460c      	mov	r4, r1
 800e3f8:	2001      	movs	r0, #1
 800e3fa:	e7a8      	b.n	800e34e <_vfiprintf_r+0xfe>
 800e3fc:	2300      	movs	r3, #0
 800e3fe:	3401      	adds	r4, #1
 800e400:	9305      	str	r3, [sp, #20]
 800e402:	4619      	mov	r1, r3
 800e404:	f04f 0c0a 	mov.w	ip, #10
 800e408:	4620      	mov	r0, r4
 800e40a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e40e:	3a30      	subs	r2, #48	@ 0x30
 800e410:	2a09      	cmp	r2, #9
 800e412:	d903      	bls.n	800e41c <_vfiprintf_r+0x1cc>
 800e414:	2b00      	cmp	r3, #0
 800e416:	d0c6      	beq.n	800e3a6 <_vfiprintf_r+0x156>
 800e418:	9105      	str	r1, [sp, #20]
 800e41a:	e7c4      	b.n	800e3a6 <_vfiprintf_r+0x156>
 800e41c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e420:	4604      	mov	r4, r0
 800e422:	2301      	movs	r3, #1
 800e424:	e7f0      	b.n	800e408 <_vfiprintf_r+0x1b8>
 800e426:	ab03      	add	r3, sp, #12
 800e428:	9300      	str	r3, [sp, #0]
 800e42a:	462a      	mov	r2, r5
 800e42c:	4b12      	ldr	r3, [pc, #72]	@ (800e478 <_vfiprintf_r+0x228>)
 800e42e:	a904      	add	r1, sp, #16
 800e430:	4630      	mov	r0, r6
 800e432:	f7fd fbb9 	bl	800bba8 <_printf_float>
 800e436:	4607      	mov	r7, r0
 800e438:	1c78      	adds	r0, r7, #1
 800e43a:	d1d6      	bne.n	800e3ea <_vfiprintf_r+0x19a>
 800e43c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e43e:	07d9      	lsls	r1, r3, #31
 800e440:	d405      	bmi.n	800e44e <_vfiprintf_r+0x1fe>
 800e442:	89ab      	ldrh	r3, [r5, #12]
 800e444:	059a      	lsls	r2, r3, #22
 800e446:	d402      	bmi.n	800e44e <_vfiprintf_r+0x1fe>
 800e448:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e44a:	f7fe f95d 	bl	800c708 <__retarget_lock_release_recursive>
 800e44e:	89ab      	ldrh	r3, [r5, #12]
 800e450:	065b      	lsls	r3, r3, #25
 800e452:	f53f af1f 	bmi.w	800e294 <_vfiprintf_r+0x44>
 800e456:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e458:	e71e      	b.n	800e298 <_vfiprintf_r+0x48>
 800e45a:	ab03      	add	r3, sp, #12
 800e45c:	9300      	str	r3, [sp, #0]
 800e45e:	462a      	mov	r2, r5
 800e460:	4b05      	ldr	r3, [pc, #20]	@ (800e478 <_vfiprintf_r+0x228>)
 800e462:	a904      	add	r1, sp, #16
 800e464:	4630      	mov	r0, r6
 800e466:	f7fd fee9 	bl	800c23c <_printf_i>
 800e46a:	e7e4      	b.n	800e436 <_vfiprintf_r+0x1e6>
 800e46c:	0800e875 	.word	0x0800e875
 800e470:	0800e87f 	.word	0x0800e87f
 800e474:	0800bba9 	.word	0x0800bba9
 800e478:	0800e22b 	.word	0x0800e22b
 800e47c:	0800e87b 	.word	0x0800e87b

0800e480 <__swbuf_r>:
 800e480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e482:	460e      	mov	r6, r1
 800e484:	4614      	mov	r4, r2
 800e486:	4605      	mov	r5, r0
 800e488:	b118      	cbz	r0, 800e492 <__swbuf_r+0x12>
 800e48a:	6a03      	ldr	r3, [r0, #32]
 800e48c:	b90b      	cbnz	r3, 800e492 <__swbuf_r+0x12>
 800e48e:	f7fe f8c1 	bl	800c614 <__sinit>
 800e492:	69a3      	ldr	r3, [r4, #24]
 800e494:	60a3      	str	r3, [r4, #8]
 800e496:	89a3      	ldrh	r3, [r4, #12]
 800e498:	071a      	lsls	r2, r3, #28
 800e49a:	d501      	bpl.n	800e4a0 <__swbuf_r+0x20>
 800e49c:	6923      	ldr	r3, [r4, #16]
 800e49e:	b943      	cbnz	r3, 800e4b2 <__swbuf_r+0x32>
 800e4a0:	4621      	mov	r1, r4
 800e4a2:	4628      	mov	r0, r5
 800e4a4:	f000 f82a 	bl	800e4fc <__swsetup_r>
 800e4a8:	b118      	cbz	r0, 800e4b2 <__swbuf_r+0x32>
 800e4aa:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800e4ae:	4638      	mov	r0, r7
 800e4b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e4b2:	6823      	ldr	r3, [r4, #0]
 800e4b4:	6922      	ldr	r2, [r4, #16]
 800e4b6:	1a98      	subs	r0, r3, r2
 800e4b8:	6963      	ldr	r3, [r4, #20]
 800e4ba:	b2f6      	uxtb	r6, r6
 800e4bc:	4283      	cmp	r3, r0
 800e4be:	4637      	mov	r7, r6
 800e4c0:	dc05      	bgt.n	800e4ce <__swbuf_r+0x4e>
 800e4c2:	4621      	mov	r1, r4
 800e4c4:	4628      	mov	r0, r5
 800e4c6:	f7ff f9a5 	bl	800d814 <_fflush_r>
 800e4ca:	2800      	cmp	r0, #0
 800e4cc:	d1ed      	bne.n	800e4aa <__swbuf_r+0x2a>
 800e4ce:	68a3      	ldr	r3, [r4, #8]
 800e4d0:	3b01      	subs	r3, #1
 800e4d2:	60a3      	str	r3, [r4, #8]
 800e4d4:	6823      	ldr	r3, [r4, #0]
 800e4d6:	1c5a      	adds	r2, r3, #1
 800e4d8:	6022      	str	r2, [r4, #0]
 800e4da:	701e      	strb	r6, [r3, #0]
 800e4dc:	6962      	ldr	r2, [r4, #20]
 800e4de:	1c43      	adds	r3, r0, #1
 800e4e0:	429a      	cmp	r2, r3
 800e4e2:	d004      	beq.n	800e4ee <__swbuf_r+0x6e>
 800e4e4:	89a3      	ldrh	r3, [r4, #12]
 800e4e6:	07db      	lsls	r3, r3, #31
 800e4e8:	d5e1      	bpl.n	800e4ae <__swbuf_r+0x2e>
 800e4ea:	2e0a      	cmp	r6, #10
 800e4ec:	d1df      	bne.n	800e4ae <__swbuf_r+0x2e>
 800e4ee:	4621      	mov	r1, r4
 800e4f0:	4628      	mov	r0, r5
 800e4f2:	f7ff f98f 	bl	800d814 <_fflush_r>
 800e4f6:	2800      	cmp	r0, #0
 800e4f8:	d0d9      	beq.n	800e4ae <__swbuf_r+0x2e>
 800e4fa:	e7d6      	b.n	800e4aa <__swbuf_r+0x2a>

0800e4fc <__swsetup_r>:
 800e4fc:	b538      	push	{r3, r4, r5, lr}
 800e4fe:	4b29      	ldr	r3, [pc, #164]	@ (800e5a4 <__swsetup_r+0xa8>)
 800e500:	4605      	mov	r5, r0
 800e502:	6818      	ldr	r0, [r3, #0]
 800e504:	460c      	mov	r4, r1
 800e506:	b118      	cbz	r0, 800e510 <__swsetup_r+0x14>
 800e508:	6a03      	ldr	r3, [r0, #32]
 800e50a:	b90b      	cbnz	r3, 800e510 <__swsetup_r+0x14>
 800e50c:	f7fe f882 	bl	800c614 <__sinit>
 800e510:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e514:	0719      	lsls	r1, r3, #28
 800e516:	d422      	bmi.n	800e55e <__swsetup_r+0x62>
 800e518:	06da      	lsls	r2, r3, #27
 800e51a:	d407      	bmi.n	800e52c <__swsetup_r+0x30>
 800e51c:	2209      	movs	r2, #9
 800e51e:	602a      	str	r2, [r5, #0]
 800e520:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e524:	81a3      	strh	r3, [r4, #12]
 800e526:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e52a:	e033      	b.n	800e594 <__swsetup_r+0x98>
 800e52c:	0758      	lsls	r0, r3, #29
 800e52e:	d512      	bpl.n	800e556 <__swsetup_r+0x5a>
 800e530:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e532:	b141      	cbz	r1, 800e546 <__swsetup_r+0x4a>
 800e534:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e538:	4299      	cmp	r1, r3
 800e53a:	d002      	beq.n	800e542 <__swsetup_r+0x46>
 800e53c:	4628      	mov	r0, r5
 800e53e:	f7fe ff43 	bl	800d3c8 <_free_r>
 800e542:	2300      	movs	r3, #0
 800e544:	6363      	str	r3, [r4, #52]	@ 0x34
 800e546:	89a3      	ldrh	r3, [r4, #12]
 800e548:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e54c:	81a3      	strh	r3, [r4, #12]
 800e54e:	2300      	movs	r3, #0
 800e550:	6063      	str	r3, [r4, #4]
 800e552:	6923      	ldr	r3, [r4, #16]
 800e554:	6023      	str	r3, [r4, #0]
 800e556:	89a3      	ldrh	r3, [r4, #12]
 800e558:	f043 0308 	orr.w	r3, r3, #8
 800e55c:	81a3      	strh	r3, [r4, #12]
 800e55e:	6923      	ldr	r3, [r4, #16]
 800e560:	b94b      	cbnz	r3, 800e576 <__swsetup_r+0x7a>
 800e562:	89a3      	ldrh	r3, [r4, #12]
 800e564:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e568:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e56c:	d003      	beq.n	800e576 <__swsetup_r+0x7a>
 800e56e:	4621      	mov	r1, r4
 800e570:	4628      	mov	r0, r5
 800e572:	f000 f83f 	bl	800e5f4 <__smakebuf_r>
 800e576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e57a:	f013 0201 	ands.w	r2, r3, #1
 800e57e:	d00a      	beq.n	800e596 <__swsetup_r+0x9a>
 800e580:	2200      	movs	r2, #0
 800e582:	60a2      	str	r2, [r4, #8]
 800e584:	6962      	ldr	r2, [r4, #20]
 800e586:	4252      	negs	r2, r2
 800e588:	61a2      	str	r2, [r4, #24]
 800e58a:	6922      	ldr	r2, [r4, #16]
 800e58c:	b942      	cbnz	r2, 800e5a0 <__swsetup_r+0xa4>
 800e58e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e592:	d1c5      	bne.n	800e520 <__swsetup_r+0x24>
 800e594:	bd38      	pop	{r3, r4, r5, pc}
 800e596:	0799      	lsls	r1, r3, #30
 800e598:	bf58      	it	pl
 800e59a:	6962      	ldrpl	r2, [r4, #20]
 800e59c:	60a2      	str	r2, [r4, #8]
 800e59e:	e7f4      	b.n	800e58a <__swsetup_r+0x8e>
 800e5a0:	2000      	movs	r0, #0
 800e5a2:	e7f7      	b.n	800e594 <__swsetup_r+0x98>
 800e5a4:	20000054 	.word	0x20000054

0800e5a8 <__swhatbuf_r>:
 800e5a8:	b570      	push	{r4, r5, r6, lr}
 800e5aa:	460c      	mov	r4, r1
 800e5ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e5b0:	2900      	cmp	r1, #0
 800e5b2:	b096      	sub	sp, #88	@ 0x58
 800e5b4:	4615      	mov	r5, r2
 800e5b6:	461e      	mov	r6, r3
 800e5b8:	da0d      	bge.n	800e5d6 <__swhatbuf_r+0x2e>
 800e5ba:	89a3      	ldrh	r3, [r4, #12]
 800e5bc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e5c0:	f04f 0100 	mov.w	r1, #0
 800e5c4:	bf14      	ite	ne
 800e5c6:	2340      	movne	r3, #64	@ 0x40
 800e5c8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e5cc:	2000      	movs	r0, #0
 800e5ce:	6031      	str	r1, [r6, #0]
 800e5d0:	602b      	str	r3, [r5, #0]
 800e5d2:	b016      	add	sp, #88	@ 0x58
 800e5d4:	bd70      	pop	{r4, r5, r6, pc}
 800e5d6:	466a      	mov	r2, sp
 800e5d8:	f000 f89c 	bl	800e714 <_fstat_r>
 800e5dc:	2800      	cmp	r0, #0
 800e5de:	dbec      	blt.n	800e5ba <__swhatbuf_r+0x12>
 800e5e0:	9901      	ldr	r1, [sp, #4]
 800e5e2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e5e6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e5ea:	4259      	negs	r1, r3
 800e5ec:	4159      	adcs	r1, r3
 800e5ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e5f2:	e7eb      	b.n	800e5cc <__swhatbuf_r+0x24>

0800e5f4 <__smakebuf_r>:
 800e5f4:	898b      	ldrh	r3, [r1, #12]
 800e5f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e5f8:	079d      	lsls	r5, r3, #30
 800e5fa:	4606      	mov	r6, r0
 800e5fc:	460c      	mov	r4, r1
 800e5fe:	d507      	bpl.n	800e610 <__smakebuf_r+0x1c>
 800e600:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e604:	6023      	str	r3, [r4, #0]
 800e606:	6123      	str	r3, [r4, #16]
 800e608:	2301      	movs	r3, #1
 800e60a:	6163      	str	r3, [r4, #20]
 800e60c:	b003      	add	sp, #12
 800e60e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e610:	ab01      	add	r3, sp, #4
 800e612:	466a      	mov	r2, sp
 800e614:	f7ff ffc8 	bl	800e5a8 <__swhatbuf_r>
 800e618:	9f00      	ldr	r7, [sp, #0]
 800e61a:	4605      	mov	r5, r0
 800e61c:	4639      	mov	r1, r7
 800e61e:	4630      	mov	r0, r6
 800e620:	f7fd fd1e 	bl	800c060 <_malloc_r>
 800e624:	b948      	cbnz	r0, 800e63a <__smakebuf_r+0x46>
 800e626:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e62a:	059a      	lsls	r2, r3, #22
 800e62c:	d4ee      	bmi.n	800e60c <__smakebuf_r+0x18>
 800e62e:	f023 0303 	bic.w	r3, r3, #3
 800e632:	f043 0302 	orr.w	r3, r3, #2
 800e636:	81a3      	strh	r3, [r4, #12]
 800e638:	e7e2      	b.n	800e600 <__smakebuf_r+0xc>
 800e63a:	89a3      	ldrh	r3, [r4, #12]
 800e63c:	6020      	str	r0, [r4, #0]
 800e63e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e642:	81a3      	strh	r3, [r4, #12]
 800e644:	9b01      	ldr	r3, [sp, #4]
 800e646:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e64a:	b15b      	cbz	r3, 800e664 <__smakebuf_r+0x70>
 800e64c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e650:	4630      	mov	r0, r6
 800e652:	f000 f83b 	bl	800e6cc <_isatty_r>
 800e656:	b128      	cbz	r0, 800e664 <__smakebuf_r+0x70>
 800e658:	89a3      	ldrh	r3, [r4, #12]
 800e65a:	f023 0303 	bic.w	r3, r3, #3
 800e65e:	f043 0301 	orr.w	r3, r3, #1
 800e662:	81a3      	strh	r3, [r4, #12]
 800e664:	89a3      	ldrh	r3, [r4, #12]
 800e666:	431d      	orrs	r5, r3
 800e668:	81a5      	strh	r5, [r4, #12]
 800e66a:	e7cf      	b.n	800e60c <__smakebuf_r+0x18>

0800e66c <_raise_r>:
 800e66c:	291f      	cmp	r1, #31
 800e66e:	b538      	push	{r3, r4, r5, lr}
 800e670:	4605      	mov	r5, r0
 800e672:	460c      	mov	r4, r1
 800e674:	d904      	bls.n	800e680 <_raise_r+0x14>
 800e676:	2316      	movs	r3, #22
 800e678:	6003      	str	r3, [r0, #0]
 800e67a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e67e:	bd38      	pop	{r3, r4, r5, pc}
 800e680:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e682:	b112      	cbz	r2, 800e68a <_raise_r+0x1e>
 800e684:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e688:	b94b      	cbnz	r3, 800e69e <_raise_r+0x32>
 800e68a:	4628      	mov	r0, r5
 800e68c:	f000 f840 	bl	800e710 <_getpid_r>
 800e690:	4622      	mov	r2, r4
 800e692:	4601      	mov	r1, r0
 800e694:	4628      	mov	r0, r5
 800e696:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e69a:	f000 b827 	b.w	800e6ec <_kill_r>
 800e69e:	2b01      	cmp	r3, #1
 800e6a0:	d00a      	beq.n	800e6b8 <_raise_r+0x4c>
 800e6a2:	1c59      	adds	r1, r3, #1
 800e6a4:	d103      	bne.n	800e6ae <_raise_r+0x42>
 800e6a6:	2316      	movs	r3, #22
 800e6a8:	6003      	str	r3, [r0, #0]
 800e6aa:	2001      	movs	r0, #1
 800e6ac:	e7e7      	b.n	800e67e <_raise_r+0x12>
 800e6ae:	2100      	movs	r1, #0
 800e6b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e6b4:	4620      	mov	r0, r4
 800e6b6:	4798      	blx	r3
 800e6b8:	2000      	movs	r0, #0
 800e6ba:	e7e0      	b.n	800e67e <_raise_r+0x12>

0800e6bc <raise>:
 800e6bc:	4b02      	ldr	r3, [pc, #8]	@ (800e6c8 <raise+0xc>)
 800e6be:	4601      	mov	r1, r0
 800e6c0:	6818      	ldr	r0, [r3, #0]
 800e6c2:	f7ff bfd3 	b.w	800e66c <_raise_r>
 800e6c6:	bf00      	nop
 800e6c8:	20000054 	.word	0x20000054

0800e6cc <_isatty_r>:
 800e6cc:	b538      	push	{r3, r4, r5, lr}
 800e6ce:	4d06      	ldr	r5, [pc, #24]	@ (800e6e8 <_isatty_r+0x1c>)
 800e6d0:	2300      	movs	r3, #0
 800e6d2:	4604      	mov	r4, r0
 800e6d4:	4608      	mov	r0, r1
 800e6d6:	602b      	str	r3, [r5, #0]
 800e6d8:	f7f3 fe14 	bl	8002304 <_isatty>
 800e6dc:	1c43      	adds	r3, r0, #1
 800e6de:	d102      	bne.n	800e6e6 <_isatty_r+0x1a>
 800e6e0:	682b      	ldr	r3, [r5, #0]
 800e6e2:	b103      	cbz	r3, 800e6e6 <_isatty_r+0x1a>
 800e6e4:	6023      	str	r3, [r4, #0]
 800e6e6:	bd38      	pop	{r3, r4, r5, pc}
 800e6e8:	20000cb8 	.word	0x20000cb8

0800e6ec <_kill_r>:
 800e6ec:	b538      	push	{r3, r4, r5, lr}
 800e6ee:	4d07      	ldr	r5, [pc, #28]	@ (800e70c <_kill_r+0x20>)
 800e6f0:	2300      	movs	r3, #0
 800e6f2:	4604      	mov	r4, r0
 800e6f4:	4608      	mov	r0, r1
 800e6f6:	4611      	mov	r1, r2
 800e6f8:	602b      	str	r3, [r5, #0]
 800e6fa:	f7f3 fd93 	bl	8002224 <_kill>
 800e6fe:	1c43      	adds	r3, r0, #1
 800e700:	d102      	bne.n	800e708 <_kill_r+0x1c>
 800e702:	682b      	ldr	r3, [r5, #0]
 800e704:	b103      	cbz	r3, 800e708 <_kill_r+0x1c>
 800e706:	6023      	str	r3, [r4, #0]
 800e708:	bd38      	pop	{r3, r4, r5, pc}
 800e70a:	bf00      	nop
 800e70c:	20000cb8 	.word	0x20000cb8

0800e710 <_getpid_r>:
 800e710:	f7f3 bd80 	b.w	8002214 <_getpid>

0800e714 <_fstat_r>:
 800e714:	b538      	push	{r3, r4, r5, lr}
 800e716:	4d07      	ldr	r5, [pc, #28]	@ (800e734 <_fstat_r+0x20>)
 800e718:	2300      	movs	r3, #0
 800e71a:	4604      	mov	r4, r0
 800e71c:	4608      	mov	r0, r1
 800e71e:	4611      	mov	r1, r2
 800e720:	602b      	str	r3, [r5, #0]
 800e722:	f7f3 fddf 	bl	80022e4 <_fstat>
 800e726:	1c43      	adds	r3, r0, #1
 800e728:	d102      	bne.n	800e730 <_fstat_r+0x1c>
 800e72a:	682b      	ldr	r3, [r5, #0]
 800e72c:	b103      	cbz	r3, 800e730 <_fstat_r+0x1c>
 800e72e:	6023      	str	r3, [r4, #0]
 800e730:	bd38      	pop	{r3, r4, r5, pc}
 800e732:	bf00      	nop
 800e734:	20000cb8 	.word	0x20000cb8

0800e738 <_init>:
 800e738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e73a:	bf00      	nop
 800e73c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e73e:	bc08      	pop	{r3}
 800e740:	469e      	mov	lr, r3
 800e742:	4770      	bx	lr

0800e744 <_fini>:
 800e744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e746:	bf00      	nop
 800e748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e74a:	bc08      	pop	{r3}
 800e74c:	469e      	mov	lr, r3
 800e74e:	4770      	bx	lr
