WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2735680 heartbeat IPC: 3.655 cumulative IPC: 3.655 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5462859 heartbeat IPC: 3.667 cumulative IPC: 3.661 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6832553 cumulative IPC: 3.659 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6832553 cumulative IPC: 3.659 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 15522084 heartbeat IPC: 0.9941 cumulative IPC: 0.5754 (Simulation time: 00 hr 01 min 36 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_39.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 32810484 heartbeat IPC: 0.5784 cumulative IPC: 0.5774 (Simulation time: 00 hr 02 min 51 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 50172186 heartbeat IPC: 0.576 cumulative IPC: 0.5768 (Simulation time: 00 hr 04 min 07 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 67665156 heartbeat IPC: 0.5717 cumulative IPC: 0.5753 (Simulation time: 00 hr 05 min 23 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_39.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 84908489 heartbeat IPC: 0.5799 cumulative IPC: 0.5764 (Simulation time: 00 hr 06 min 39 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 102383684 heartbeat IPC: 0.5722 cumulative IPC: 0.5756 (Simulation time: 00 hr 07 min 56 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 119506240 heartbeat IPC: 0.584 cumulative IPC: 0.5769 (Simulation time: 00 hr 09 min 12 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_39.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 136706833 heartbeat IPC: 0.5814 cumulative IPC: 0.5775 (Simulation time: 00 hr 10 min 28 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 154276632 heartbeat IPC: 0.5692 cumulative IPC: 0.5765 (Simulation time: 00 hr 11 min 45 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 171522655 heartbeat IPC: 0.5798 cumulative IPC: 0.5768 (Simulation time: 00 hr 13 min 01 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 173401004 cumulative IPC: 0.5767 (Simulation time: 00 hr 13 min 39 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 173401004 cumulative IPC: 0.5767 (Simulation time: 00 hr 13 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_39.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5767 instructions: 100000002 cycles: 173401004
CPU 0 Branch Prediction Accuracy: 91.58% MPKI: 12.85 Average ROB Occupancy at Mispredict: 31.06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 8.36
BRANCH_CONDITIONAL: 3.85
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.643
BRANCH_RETURN: 0.00036

L1D TOTAL        ACCESS:   34660568 HIT:   22873924 MISS:   11786644
L1D LOAD         ACCESS:   17536834 HIT:   13581307 MISS:    3955527
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   17080694 HIT:    9278547 MISS:    7802147
L1D TRANSLATION  ACCESS:      43040 HIT:      14070 MISS:      28970
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 96.86 cycles
L1I TOTAL        ACCESS:   11653562 HIT:    7637663 MISS:    4015899
L1I LOAD         ACCESS:   11653562 HIT:    7637663 MISS:    4015899
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 11.2 cycles
L2C TOTAL        ACCESS:    8620560 HIT:    4928543 MISS:    3692017
L2C LOAD         ACCESS:    4588347 HIT:    2943169 MISS:    1645178
L2C RFO          ACCESS:    1840716 HIT:     126089 MISS:    1714627
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    2162611 HIT:    1849560 MISS:     313051
L2C TRANSLATION  ACCESS:      28886 HIT:       9725 MISS:      19161
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 314.3 cycles
LLC TOTAL        ACCESS:    5367473 HIT:    2375673 MISS:    2991800
LLC LOAD         ACCESS:    1645178 HIT:     869454 MISS:     775724
LLC RFO          ACCESS:    1714627 HIT:     438654 MISS:    1275973
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    1988507 HIT:    1064789 MISS:     923718
LLC TRANSLATION  ACCESS:      19161 HIT:       2776 MISS:      16385
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 364.5 cycles
cpu0_DTLB TOTAL        ACCESS:   25692283 HIT:   24288548 MISS:    1403735
cpu0_DTLB LOAD         ACCESS:   25692283 HIT:   24288548 MISS:    1403735
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.582 cycles
cpu0_ITLB TOTAL        ACCESS:   10112392 HIT:    8086083 MISS:    2026309
cpu0_ITLB LOAD         ACCESS:   10112392 HIT:    8086083 MISS:    2026309
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.806 cycles
cpu0_STLB TOTAL        ACCESS:    1463009 HIT:    1423909 MISS:      39100
cpu0_STLB LOAD         ACCESS:    1463009 HIT:    1423909 MISS:      39100
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 216.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    1012325
  ROW_BUFFER_MISS:    1055384
 AVG DBUS CONGESTED CYCLE: 3.974
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      69025
  FULL:    1269420
