//
// File created by:  xrun
// Do not modify this file
//
/cad/FOUNDRY/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v
/home/ISDL_UG_105/kshitij/Final_Draft_ASIC/tb_postlayout.v
/home/ISDL_UG_105/kshitij/Final_Draft_ASIC/final_netlist.v
/home/ISDL_UG_105/kshitij/Final_Draft_ASIC/stdcell_stubs.v
