Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 11:20:43 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                                Path #1                                                                                                                                                                                                | WorstPath from Dst |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                                                                25.000 |             25.000 |
| Path Delay                |                0.435 |                                                                                                                                                                                                                                                                                                                                                                                                37.914 |              0.624 |
| Logic Delay               | 0.093(22%)           | 9.330(25%)                                                                                                                                                                                                                                                                                                                                                                                            | 0.096(16%)         |
| Net Delay                 | 0.342(78%)           | 28.584(75%)                                                                                                                                                                                                                                                                                                                                                                                           | 0.528(84%)         |
| Clock Skew                |               -0.055 |                                                                                                                                                                                                                                                                                                                                                                                                 0.252 |             -0.362 |
| Slack                     |               24.501 |                                                                                                                                                                                                                                                                                                                                                                                               -12.670 |             24.005 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                       |                    |
| Bounding Box Size         | 0% x 0%              | 25% x 9%                                                                                                                                                                                                                                                                                                                                                                                              | 0% x 0%            |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                   482 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                          | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                    76 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                    76 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT2 LUT3 LUT6 LUT3 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                   | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                   | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                    49 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[325]/C    | muon_cand_20.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_20.pt[1]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                                                                                                                                                      | sr_p.sr_2[255]/D   |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                                             Path #2                                                                                                                                                                                                            | WorstPath from Dst |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                                                                                         25.000 |             25.000 |
| Path Delay                |                0.435 |                                                                                                                                                                                                                                                                                                                                                                                                                         37.780 |              0.584 |
| Logic Delay               | 0.093(22%)           | 9.263(25%)                                                                                                                                                                                                                                                                                                                                                                                                                     | 0.094(17%)         |
| Net Delay                 | 0.342(78%)           | 28.517(75%)                                                                                                                                                                                                                                                                                                                                                                                                                    | 0.490(83%)         |
| Clock Skew                |               -0.055 |                                                                                                                                                                                                                                                                                                                                                                                                                          0.155 |             -0.250 |
| Slack                     |               24.501 |                                                                                                                                                                                                                                                                                                                                                                                                                        -12.633 |             24.158 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 0% x 0%              | 23% x 9%                                                                                                                                                                                                                                                                                                                                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                            458 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                             81 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                             81 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT4 LUT5 LUT2 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                             49 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[325]/C    | muon_cand_20.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_20.pt[1]/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_2[243]/D   |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                                   Path #3                                                                                                                                                                                                  | WorstPath from Dst |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                                                                     25.000 |             25.000 |
| Path Delay                |                0.435 |                                                                                                                                                                                                                                                                                                                                                                                                     37.867 |              0.636 |
| Logic Delay               | 0.093(22%)           | 9.322(25%)                                                                                                                                                                                                                                                                                                                                                                                                 | 0.096(16%)         |
| Net Delay                 | 0.342(78%)           | 28.545(75%)                                                                                                                                                                                                                                                                                                                                                                                                | 0.540(84%)         |
| Clock Skew                |               -0.055 |                                                                                                                                                                                                                                                                                                                                                                                                      0.245 |             -0.357 |
| Slack                     |               24.501 |                                                                                                                                                                                                                                                                                                                                                                                                    -12.630 |             23.999 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 0% x 0%              | 24% x 8%                                                                                                                                                                                                                                                                                                                                                                                                   | 2% x 0%            |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                        462 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                         77 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                         77 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT2 LUT6 LUT5 LUT5 LUT5 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                         49 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[325]/C    | muon_cand_20.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_20.pt[1]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[241]/D   |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                                        Path #4                                                                                                                                                                                                       | WorstPath from Dst |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                                                                               25.000 |             25.000 |
| Path Delay                |                0.435 |                                                                                                                                                                                                                                                                                                                                                                                                               37.769 |              0.454 |
| Logic Delay               | 0.093(22%)           | 9.540(26%)                                                                                                                                                                                                                                                                                                                                                                                                           | 0.096(22%)         |
| Net Delay                 | 0.342(78%)           | 28.229(74%)                                                                                                                                                                                                                                                                                                                                                                                                          | 0.358(78%)         |
| Clock Skew                |               -0.055 |                                                                                                                                                                                                                                                                                                                                                                                                                0.149 |             -0.243 |
| Slack                     |               24.501 |                                                                                                                                                                                                                                                                                                                                                                                                              -12.628 |             24.295 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 0%              | 26% x 8%                                                                                                                                                                                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                  457 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                   79 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                   79 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                   49 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[325]/C    | muon_cand_20.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_20.pt[1]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_2[248]/D   |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                              Path #5                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                                                           25.000 |             25.000 |
| Path Delay                |                0.435 |                                                                                                                                                                                                                                                                                                                                                                                           37.873 |              0.230 |
| Logic Delay               | 0.093(22%)           | 9.211(25%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.096(42%)         |
| Net Delay                 | 0.342(78%)           | 28.662(75%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.134(58%)         |
| Clock Skew                |               -0.055 |                                                                                                                                                                                                                                                                                                                                                                                            0.254 |             -0.011 |
| Slack                     |               24.501 |                                                                                                                                                                                                                                                                                                                                                                                          -12.627 |             24.751 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 0% x 0%              | 25% x 8%                                                                                                                                                                                                                                                                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                              470 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT2 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                               49 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[325]/C    | muon_cand_20.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_20.pt[1]/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[251]/D   |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                              Path #6                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                                                           25.000 |             25.000 |
| Path Delay                |                0.435 |                                                                                                                                                                                                                                                                                                                                                                                           37.626 |              0.642 |
| Logic Delay               | 0.093(22%)           | 8.849(24%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.096(15%)         |
| Net Delay                 | 0.342(78%)           | 28.777(76%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.546(85%)         |
| Clock Skew                |               -0.055 |                                                                                                                                                                                                                                                                                                                                                                                            0.014 |             -0.081 |
| Slack                     |               24.501 |                                                                                                                                                                                                                                                                                                                                                                                          -12.620 |             24.269 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 0% x 0%              | 25% x 9%                                                                                                                                                                                                                                                                                                                                                                                         | 2% x 0%            |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                              479 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                               49 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[325]/C    | muon_cand_20.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_20.pt[1]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[253]/D   |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                                        Path #7                                                                                                                                                                                                       | WorstPath from Dst |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                                                                               25.000 |             25.000 |
| Path Delay                |                0.435 |                                                                                                                                                                                                                                                                                                                                                                                                               37.848 |              0.568 |
| Logic Delay               | 0.093(22%)           | 9.448(25%)                                                                                                                                                                                                                                                                                                                                                                                                           | 0.096(17%)         |
| Net Delay                 | 0.342(78%)           | 28.400(75%)                                                                                                                                                                                                                                                                                                                                                                                                          | 0.472(83%)         |
| Clock Skew                |               -0.055 |                                                                                                                                                                                                                                                                                                                                                                                                                0.245 |             -0.360 |
| Slack                     |               24.501 |                                                                                                                                                                                                                                                                                                                                                                                                              -12.611 |             24.064 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 0%              | 25% x 9%                                                                                                                                                                                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                  458 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                   79 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                   79 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT3 LUT6 LUT3 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                   49 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[325]/C    | muon_cand_20.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_20.pt[1]/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_2[246]/D   |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                              Path #8                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                                                           25.000 |             25.000 |
| Path Delay                |                0.435 |                                                                                                                                                                                                                                                                                                                                                                                           37.759 |              0.362 |
| Logic Delay               | 0.093(22%)           | 8.920(24%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.096(27%)         |
| Net Delay                 | 0.342(78%)           | 28.839(76%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.266(73%)         |
| Clock Skew                |               -0.055 |                                                                                                                                                                                                                                                                                                                                                                                            0.156 |             -0.253 |
| Slack                     |               24.501 |                                                                                                                                                                                                                                                                                                                                                                                          -12.611 |             24.377 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 0% x 0%              | 23% x 8%                                                                                                                                                                                                                                                                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                              468 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                               49 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[325]/C    | muon_cand_20.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_20.pt[1]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[250]/D   |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                           Path #9                                                                                                                                                                                           | WorstPath from Dst |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                                                      25.000 |             25.000 |
| Path Delay                |                0.435 |                                                                                                                                                                                                                                                                                                                                                                                      37.748 |              0.386 |
| Logic Delay               | 0.093(22%)           | 8.969(24%)                                                                                                                                                                                                                                                                                                                                                                                  | 0.096(25%)         |
| Net Delay                 | 0.342(78%)           | 28.779(76%)                                                                                                                                                                                                                                                                                                                                                                                 | 0.290(75%)         |
| Clock Skew                |               -0.055 |                                                                                                                                                                                                                                                                                                                                                                                       0.151 |             -0.252 |
| Slack                     |               24.501 |                                                                                                                                                                                                                                                                                                                                                                                     -12.605 |             24.354 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                             |                    |
| Bounding Box Size         | 0% x 0%              | 26% x 8%                                                                                                                                                                                                                                                                                                                                                                                    | 0% x 0%            |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                      | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                         472 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                          74 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                          74 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                         | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                         | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                        | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                        | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                          49 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                      | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                      | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[325]/C    | muon_cand_20.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[244]/C   |
| End Point Pin             | muon_cand_20.pt[1]/D | sr_p.sr_1[244]/D                                                                                                                                                                                                                                                                                                                                                                            | sr_p.sr_2[244]/D   |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                           Path #10                                                                                                                                                                                          | WorstPath from Dst |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                                                      25.000 |             25.000 |
| Path Delay                |                0.435 |                                                                                                                                                                                                                                                                                                                                                                                      37.624 |              0.237 |
| Logic Delay               | 0.093(22%)           | 8.950(24%)                                                                                                                                                                                                                                                                                                                                                                                  | 0.097(41%)         |
| Net Delay                 | 0.342(78%)           | 28.674(76%)                                                                                                                                                                                                                                                                                                                                                                                 | 0.140(59%)         |
| Clock Skew                |               -0.055 |                                                                                                                                                                                                                                                                                                                                                                                       0.027 |             -0.011 |
| Slack                     |               24.501 |                                                                                                                                                                                                                                                                                                                                                                                     -12.605 |             24.744 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                             |                    |
| Bounding Box Size         | 0% x 0%              | 25% x 9%                                                                                                                                                                                                                                                                                                                                                                                    | 0% x 0%            |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                      | (0, 0)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                         469 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                          74 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                          74 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT2 LUT6 LUT4 LUT4 LUT3 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                         | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                         | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                        | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                        | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                          49 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                      | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                      | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[325]/C    | muon_cand_20.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_20.pt[1]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                                                                                                                                            | sr_p.sr_2[240]/D   |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 |  7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 28 | 29 | 30 | 31 | 34 | 35 | 38 | 39 | 40 | 42 | 43 | 44 | 45 | 46 | 48 | 49 | 51 | 52 | 53 | 55 | 56 | 58 | 59 | 60 | 61 | 63 | 64 | 67 | 70 | 72 | 74 | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 |
+-----------------+-------------+-----+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 1 | 10 | 4 | 1 |  3 |  7 |  6 |  4 |  6 |  3 |  2 |  1 |  7 |  5 |  7 |  1 |  5 |  4 |  1 |  1 |  1 | 15 |  2 |  1 | 11 |  3 |  2 |  8 |  6 |  4 |  3 |  4 |  5 |  1 |  9 |  6 |  2 |  2 |  8 |  8 |  3 |  4 |  6 |  5 |  2 |  2 |  6 |  3 | 13 | 12 |  2 |  4 |  5 |  2 |  1 |  2 |  1 |  2 |  1 |
+-----------------+-------------+-----+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                     | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                         wrapper | 0.68 |           3.76 |           36132 | 0(0.0%) | 454(2.0%) | 1135(4.9%) | 2810(12.1%) | 5424(23.4%) | 13399(57.7%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D000-freq40retfan16_rev_1 |   -^ |           4.69 |           23001 | 0(0.0%) | 443(1.9%) | 1127(4.9%) | 2696(11.7%) | 5384(23.4%) | 13351(58.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                             shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                             shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small
**** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+--------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |     Cell Names     | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+--------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       118% | (CLEL_R_X79Y447,CLEL_R_X94Y478) | muon_sorter_1(95%) |            0% |       4.53557 | 84%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                5 |       109% | (CLEL_R_X81Y451,CLEM_X96Y482)   | muon_sorter_1(94%) |            0% |       4.45703 | 83%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                4 |       143% | (CLEL_R_X79Y419,CLEL_R_X86Y434) | muon_sorter_1(94%) |            0% |       5.21042 | 99%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                4 |       101% | (CLEM_X80Y450,CLEM_X87Y465)     | muon_sorter_1(97%) |            0% |       4.89219 | 90%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+--------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+----------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |         Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+----------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.373% | (CLEM_X80Y418,CLEM_X95Y449)      | muon_sorter_1(89%),wrapper(10%) |            0% |       4.27093 | 82%          | 0%         |   4% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Global |                6 |           1.157% | (CLEM_X65Y420,CLEM_X96Y483)      | muon_sorter_1(75%),wrapper(24%) |            0% |       2.93429 | 55%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                6 |           1.281% | (CLEM_X64Y420,CLEM_X95Y483)      | muon_sorter_1(74%),wrapper(25%) |            0% |       2.83045 | 53%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.869% | (CLEL_R_X74Y430,CLEM_R_X105Y477) | muon_sorter_1(83%),wrapper(16%) |            0% |       3.57343 | 67%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                4 |           0.139% | (CLEM_X80Y425,CLEM_X95Y440)      | muon_sorter_1(90%),wrapper(9%)  |            0% |       4.29994 | 84%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.679% | (CLEM_X75Y417,CLEM_R_X106Y480)   | muon_sorter_1(86%),wrapper(13%) |            0% |       3.70351 | 69%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.857% | (CLEL_R_X74Y459,CLEM_R_X105Y490) | muon_sorter_1(78%),wrapper(21%) |            0% |       3.81572 | 71%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.377% | (CLEM_X80Y442,CLEM_X95Y473)      | muon_sorter_1(92%),wrapper(7%)  |            0% |       4.22224 | 78%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Short  |                5 |           0.790% | (CLEM_X64Y420,CLEM_X95Y451)      | muon_sorter_1(68%),wrapper(31%) |            0% |       2.74346 | 52%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.464% | (CLEM_X70Y405,CLEM_R_X101Y500)   | muon_sorter_1(63%),wrapper(36%) |            0% |        2.8764 | 53%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.529% | (CLEM_X64Y409,CLEM_X95Y504)      | muon_sorter_1(60%),wrapper(39%) |            0% |       2.28981 | 43%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.353% | (CLEM_X70Y415,CLEM_R_X101Y494)   | muon_sorter_1(68%),wrapper(31%) |            0% |       3.35683 | 62%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+----------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |        88% | (CLEM_X80Y428,CLEM_X87Y435) | muon_sorter_1(92%),wrapper(7%)  |            0% |       5.08125 | 98%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |        85% | (CLEM_X80Y468,CLEM_X87Y475) | muon_sorter_1(98%)              |            0% |       5.11875 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |        88% | (CLEM_X88Y468,CLEM_X95Y475) | muon_sorter_1(96%)              |            0% |       5.06731 | 94%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X80Y468,CLEM_X83Y471) | muon_sorter_1(99%)              |            0% |       5.08036 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        87% | (CLEM_X80Y464,CLEM_X83Y467) | muon_sorter_1(94%)              |            0% |       5.11161 | 98%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X80Y460,CLEM_X83Y463) | muon_sorter_1(99%)              |            0% |       5.08482 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        85% | (CLEM_X84Y452,CLEM_X87Y455) | muon_sorter_1(99%)              |            0% |       5.11607 | 93%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        87% | (CLEM_X84Y448,CLEM_X87Y451) | muon_sorter_1(88%),wrapper(11%) |            0% |       3.86607 | 70%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        87% | (CLEM_X84Y460,CLEM_X87Y463) | muon_sorter_1(99%)              |            0% |       5.05804 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        86% | (CLEM_X84Y456,CLEM_X87Y459) | muon_sorter_1(98%)              |            0% |       5.30357 | 96%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEM_X92Y446   | 547             | 470          | 70%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X91Y446 | 546             | 470          | 68%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X92Y448   | 547             | 468          | 68%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X92Y445   | 547             | 471          | 68%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X92Y447   | 547             | 469          | 68%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X91Y447 | 546             | 469          | 66%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X93Y447   | 552             | 469          | 66%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X92Y446 | 549             | 470          | 66%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X92Y447 | 549             | 469          | 66%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X92Y448 | 549             | 468          | 66%                  | muon_sorter_1(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X94Y474   | 555             | 441          | 72%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X93Y475   | 552             | 440          | 72%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X92Y474 | 549             | 441          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X93Y474   | 552             | 441          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X94Y473   | 555             | 442          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X94Y475   | 555             | 440          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X92Y475 | 549             | 440          | 70%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X93Y474 | 554             | 441          | 70%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X93Y475 | 554             | 440          | 70%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X94Y476   | 555             | 439          | 70%                  | muon_sorter_1(75%),wrapper(25%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


