{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 20:37:03 2019 " "Info: Processing started: Mon Oct 14 20:37:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET Control_Unit.v(11) " "Info (10281): Verilog HDL Declaration information at Control_Unit.v(11): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "overflow OVERFLOW Control_Unit.v(10) " "Info (10281): Verilog HDL Declaration information at Control_Unit.v(10): object \"overflow\" differs only in case from object \"OVERFLOW\" in the same scope" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info: Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux10 " "Info: Found entity 1: mux10" {  } { { "mux10.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Info: Found entity 1: uc" {  } { { "uc.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Info: Found entity 1: mux8" {  } { { "Mux8.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux9.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux9 " "Info: Found entity 1: mux9" {  } { { "Mux9.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "Mux2.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Info: Found entity 1: mux6" {  } { { "Mux6.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Info: Found entity 1: mux7" {  } { { "Mux7.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Info: Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control_Unit " "Info: Elaborating entity \"Control_Unit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter Control_Unit.v(41) " "Warning (10036): Verilog HDL or VHDL warning at Control_Unit.v(41): object \"counter\" assigned a value but never read" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stateOverflow Control_Unit.v(44) " "Warning (10036): Verilog HDL or VHDL warning at Control_Unit.v(44): object \"stateOverflow\" assigned a value but never read" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Control_Unit.v(148) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(148): truncated value with size 3 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(150) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(150): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(151) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(151): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Control_Unit.v(178) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(178): truncated value with size 3 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(180) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(180): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(181) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(181): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Control_Unit.v(208) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(208): truncated value with size 3 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(210) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(210): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(211) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(211): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Control_Unit.v(238) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(238): truncated value with size 3 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(240) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(240): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "mux_1\[0\] GND " "Warning (13410): Pin \"mux_1\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_1\[1\] GND " "Warning (13410): Pin \"mux_1\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_2\[0\] GND " "Warning (13410): Pin \"mux_2\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_2\[1\] GND " "Warning (13410): Pin \"mux_2\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_3 GND " "Warning (13410): Pin \"mux_3\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_4 GND " "Warning (13410): Pin \"mux_4\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_6\[0\] GND " "Warning (13410): Pin \"mux_6\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_6\[1\] GND " "Warning (13410): Pin \"mux_6\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_7\[3\] GND " "Warning (13410): Pin \"mux_7\[3\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_8\[0\] GND " "Warning (13410): Pin \"mux_8\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_8\[1\] GND " "Warning (13410): Pin \"mux_8\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_9\[1\] GND " "Warning (13410): Pin \"mux_9\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_9\[2\] GND " "Warning (13410): Pin \"mux_9\[2\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_10\[0\] GND " "Warning (13410): Pin \"mux_10\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_10\[1\] GND " "Warning (13410): Pin \"mux_10\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_10\[2\] GND " "Warning (13410): Pin \"mux_10\[2\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_11\[0\] GND " "Warning (13410): Pin \"mux_11\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_11\[1\] GND " "Warning (13410): Pin \"mux_11\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "shift_control GND " "Warning (13410): Pin \"shift_control\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ss_control GND " "Warning (13410): Pin \"ss_control\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_write GND " "Warning (13410): Pin \"mem_write\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mult_div\[0\] GND " "Warning (13410): Pin \"mult_div\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mult_div\[1\] GND " "Warning (13410): Pin \"mult_div\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hi_lo GND " "Warning (13410): Pin \"hi_lo\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPC_CONTROL GND " "Warning (13410): Pin \"EPC_CONTROL\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDR_CONTROL GND " "Warning (13410): Pin \"MDR_CONTROL\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LOAD_SIZE GND " "Warning (13410): Pin \"LOAD_SIZE\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ALU_OUT GND " "Warning (13410): Pin \"ALU_OUT\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "REG_A GND " "Warning (13410): Pin \"REG_A\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "REG_B GND " "Warning (13410): Pin \"REG_B\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "XCH_CONTROL GND " "Warning (13410): Pin \"XCH_CONTROL\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 16 " "Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.WAIT " "Info: Register \"state.WAIT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state~3 " "Info: Register \"next_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state~4 " "Info: Register \"next_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state~5 " "Info: Register \"next_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state~6 " "Info: Register \"next_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state~7 " "Info: Register \"next_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state~8 " "Info: Register \"next_state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~4 " "Info: Register \"state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~5 " "Info: Register \"state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state.WAIT " "Info: Register \"next_state.WAIT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~6 " "Info: Register \"state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~7 " "Info: Register \"state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~8 " "Info: Register \"state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~9 " "Info: Register \"state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~10 " "Info: Register \"state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~11 " "Info: Register \"state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg " "Info: Generated suppressed messages file Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Warning: Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "equal " "Warning (15610): No output dependent on input pin \"equal\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "less " "Warning (15610): No output dependent on input pin \"less\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "greater " "Warning (15610): No output dependent on input pin \"greater\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[0\] " "Warning (15610): No output dependent on input pin \"opcode\[0\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[1\] " "Warning (15610): No output dependent on input pin \"opcode\[1\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[2\] " "Warning (15610): No output dependent on input pin \"opcode\[2\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[3\] " "Warning (15610): No output dependent on input pin \"opcode\[3\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[4\] " "Warning (15610): No output dependent on input pin \"opcode\[4\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[5\] " "Warning (15610): No output dependent on input pin \"opcode\[5\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[0\] " "Warning (15610): No output dependent on input pin \"funct\[0\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[1\] " "Warning (15610): No output dependent on input pin \"funct\[1\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[2\] " "Warning (15610): No output dependent on input pin \"funct\[2\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[3\] " "Warning (15610): No output dependent on input pin \"funct\[3\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[4\] " "Warning (15610): No output dependent on input pin \"funct\[4\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[5\] " "Warning (15610): No output dependent on input pin \"funct\[5\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "div0 " "Warning (15610): No output dependent on input pin \"div0\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "overflow " "Warning (15610): No output dependent on input pin \"overflow\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "negative " "Warning (15610): No output dependent on input pin \"negative\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Info: Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Info: Implemented 40 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 20:37:08 2019 " "Info: Processing ended: Mon Oct 14 20:37:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 20:37:13 2019 " "Info: Processing started: Mon Oct 14 20:37:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DedoNoQuartusEGritaria EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design DedoNoQuartusEGritaria" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 60 " "Critical Warning: No exact pin location assignment(s) for 60 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "equal " "Info: Pin equal not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { equal } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 4 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { equal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "less " "Info: Pin less not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { less } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 5 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { less } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "greater " "Info: Pin greater not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { greater } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 6 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { greater } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[0\] " "Info: Pin opcode\[0\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { opcode[0] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[1\] " "Info: Pin opcode\[1\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { opcode[1] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[2\] " "Info: Pin opcode\[2\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { opcode[2] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[3\] " "Info: Pin opcode\[3\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { opcode[3] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[4\] " "Info: Pin opcode\[4\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { opcode[4] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[5\] " "Info: Pin opcode\[5\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { opcode[5] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[0\] " "Info: Pin funct\[0\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { funct[0] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[1\] " "Info: Pin funct\[1\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { funct[1] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[2\] " "Info: Pin funct\[2\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { funct[2] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[3\] " "Info: Pin funct\[3\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { funct[3] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[4\] " "Info: Pin funct\[4\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { funct[4] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[5\] " "Info: Pin funct\[5\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { funct[5] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "div0 " "Info: Pin div0 not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { div0 } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 9 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { div0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "overflow " "Info: Pin overflow not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { overflow } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 10 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { overflow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negative " "Info: Pin negative not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { negative } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 12 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { negative } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_write " "Info: Pin pc_write not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { pc_write } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 13 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_1\[0\] " "Info: Pin mux_1\[0\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_1[0] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_1\[1\] " "Info: Pin mux_1\[1\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_1[1] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_2\[0\] " "Info: Pin mux_2\[0\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_2[0] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_2\[1\] " "Info: Pin mux_2\[1\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_2[1] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_3 " "Info: Pin mux_3 not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_3 } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 16 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_4 " "Info: Pin mux_4 not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_4 } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 17 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_6\[0\] " "Info: Pin mux_6\[0\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_6[0] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_6\[1\] " "Info: Pin mux_6\[1\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_6[1] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_6\[2\] " "Info: Pin mux_6\[2\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_6[2] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_7\[0\] " "Info: Pin mux_7\[0\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_7[0] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_7\[1\] " "Info: Pin mux_7\[1\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_7[1] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_7\[2\] " "Info: Pin mux_7\[2\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_7[2] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_7\[3\] " "Info: Pin mux_7\[3\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_7[3] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_8\[0\] " "Info: Pin mux_8\[0\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_8[0] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_8\[1\] " "Info: Pin mux_8\[1\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_8[1] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_9\[0\] " "Info: Pin mux_9\[0\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_9[0] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_9\[1\] " "Info: Pin mux_9\[1\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_9[1] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_9\[2\] " "Info: Pin mux_9\[2\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_9[2] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_10\[0\] " "Info: Pin mux_10\[0\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_10[0] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_10\[1\] " "Info: Pin mux_10\[1\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_10[1] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_10\[2\] " "Info: Pin mux_10\[2\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_10[2] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_10[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_11\[0\] " "Info: Pin mux_11\[0\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_11[0] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_11[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_11\[1\] " "Info: Pin mux_11\[1\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mux_11[1] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_11[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shift_control " "Info: Pin shift_control not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { shift_control } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 24 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_control } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ss_control " "Info: Pin ss_control not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { ss_control } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 25 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss_control } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_write " "Info: Pin mem_write not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mem_write } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 26 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mult_div\[0\] " "Info: Pin mult_div\[0\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mult_div[0] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult_div[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mult_div\[1\] " "Info: Pin mult_div\[1\] not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { mult_div[1] } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mult_div[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_write " "Info: Pin ir_write not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { ir_write } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 28 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hi_lo " "Info: Pin hi_lo not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { hi_lo } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 29 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { hi_lo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPC_CONTROL " "Info: Pin EPC_CONTROL not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { EPC_CONTROL } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 30 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPC_CONTROL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDR_CONTROL " "Info: Pin MDR_CONTROL not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { MDR_CONTROL } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 31 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDR_CONTROL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD_SIZE " "Info: Pin LOAD_SIZE not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { LOAD_SIZE } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 32 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD_SIZE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_CONTROL " "Info: Pin ALU_CONTROL not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { ALU_CONTROL } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 33 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_CONTROL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT " "Info: Pin ALU_OUT not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { ALU_OUT } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 34 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_A " "Info: Pin REG_A not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { REG_A } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 35 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_B " "Info: Pin REG_B not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { REG_B } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 36 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_WRITE " "Info: Pin REG_WRITE not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { REG_WRITE } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XCH_CONTROL " "Info: Pin XCH_CONTROL not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { XCH_CONTROL } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 39 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { XCH_CONTROL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { clock } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 11 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { clock } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/marconi/documents/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 11 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "58 unused 3.3V 18 40 0 " "Info: Number of I/O pins in group: 58 (unused VREF, 3.3V VCCIO, 18 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.558 ns register register " "Info: Estimated most critical path is register to register delay of 0.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.00000000 1 REG LAB_X38_Y3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X38_Y3; Fanout = 7; REG Node = 'state.00000000'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.00000000 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.025 ns) + CELL(0.378 ns) 0.403 ns next_state.FETCH~0 2 COMB LAB_X38_Y3 1 " "Info: 2: + IC(0.025 ns) + CELL(0.378 ns) = 0.403 ns; Loc. = LAB_X38_Y3; Fanout = 1; COMB Node = 'next_state.FETCH~0'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { state.00000000 next_state.FETCH~0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.558 ns next_state.FETCH 3 REG LAB_X38_Y3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.558 ns; Loc. = LAB_X38_Y3; Fanout = 1; REG Node = 'next_state.FETCH'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { next_state.FETCH~0 next_state.FETCH } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 95.52 % ) " "Info: Total cell delay = 0.533 ns ( 95.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.025 ns ( 4.48 % ) " "Info: Total interconnect delay = 0.025 ns ( 4.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { state.00000000 next_state.FETCH~0 next_state.FETCH } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "40 " "Warning: Found 40 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_write 0 " "Info: Pin \"pc_write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_1\[0\] 0 " "Info: Pin \"mux_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_1\[1\] 0 " "Info: Pin \"mux_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_2\[0\] 0 " "Info: Pin \"mux_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_2\[1\] 0 " "Info: Pin \"mux_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_3 0 " "Info: Pin \"mux_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_4 0 " "Info: Pin \"mux_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_6\[0\] 0 " "Info: Pin \"mux_6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_6\[1\] 0 " "Info: Pin \"mux_6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_6\[2\] 0 " "Info: Pin \"mux_6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_7\[0\] 0 " "Info: Pin \"mux_7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_7\[1\] 0 " "Info: Pin \"mux_7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_7\[2\] 0 " "Info: Pin \"mux_7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_7\[3\] 0 " "Info: Pin \"mux_7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_8\[0\] 0 " "Info: Pin \"mux_8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_8\[1\] 0 " "Info: Pin \"mux_8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_9\[0\] 0 " "Info: Pin \"mux_9\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_9\[1\] 0 " "Info: Pin \"mux_9\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_9\[2\] 0 " "Info: Pin \"mux_9\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_10\[0\] 0 " "Info: Pin \"mux_10\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_10\[1\] 0 " "Info: Pin \"mux_10\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_10\[2\] 0 " "Info: Pin \"mux_10\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_11\[0\] 0 " "Info: Pin \"mux_11\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_11\[1\] 0 " "Info: Pin \"mux_11\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shift_control 0 " "Info: Pin \"shift_control\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ss_control 0 " "Info: Pin \"ss_control\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_write 0 " "Info: Pin \"mem_write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mult_div\[0\] 0 " "Info: Pin \"mult_div\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mult_div\[1\] 0 " "Info: Pin \"mult_div\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_write 0 " "Info: Pin \"ir_write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hi_lo 0 " "Info: Pin \"hi_lo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPC_CONTROL 0 " "Info: Pin \"EPC_CONTROL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDR_CONTROL 0 " "Info: Pin \"MDR_CONTROL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD_SIZE 0 " "Info: Pin \"LOAD_SIZE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_CONTROL 0 " "Info: Pin \"ALU_CONTROL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT 0 " "Info: Pin \"ALU_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_A 0 " "Info: Pin \"REG_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_B 0 " "Info: Pin \"REG_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_WRITE 0 " "Info: Pin \"REG_WRITE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XCH_CONTROL 0 " "Info: Pin \"XCH_CONTROL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 20:37:24 2019 " "Info: Processing ended: Mon Oct 14 20:37:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 20:37:29 2019 " "Info: Processing started: Mon Oct 14 20:37:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 20:37:32 2019 " "Info: Processing ended: Mon Oct 14 20:37:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 20:37:37 2019 " "Info: Processing started: Mon Oct 14 20:37:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } } { "z:/home/marconi/documents/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/marconi/documents/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register state.FETCH_2 pc_write~reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"state.FETCH_2\" and destination register \"pc_write~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.522 ns + Longest register register " "Info: + Longest register to register delay is 0.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.FETCH_2 1 REG LCFF_X38_Y3_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y3_N7; Fanout = 2; REG Node = 'state.FETCH_2'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.FETCH_2 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.309 ns) 0.522 ns pc_write~reg0 2 REG LCFF_X38_Y3_N3 1 " "Info: 2: + IC(0.213 ns) + CELL(0.309 ns) = 0.522 ns; Loc. = LCFF_X38_Y3_N3; Fanout = 1; REG Node = 'pc_write~reg0'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { state.FETCH_2 pc_write~reg0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 59.20 % ) " "Info: Total cell delay = 0.309 ns ( 59.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.213 ns ( 40.80 % ) " "Info: Total interconnect delay = 0.213 ns ( 40.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { state.FETCH_2 pc_write~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "0.522 ns" { state.FETCH_2 {} pc_write~reg0 {} } { 0.000ns 0.213ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.497 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns pc_write~reg0 3 REG LCFF_X38_Y3_N3 1 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X38_Y3_N3; Fanout = 1; REG Node = 'pc_write~reg0'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clock~clkctrl pc_write~reg0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl pc_write~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} pc_write~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.497 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns state.FETCH_2 3 REG LCFF_X38_Y3_N7 2 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X38_Y3_N7; Fanout = 2; REG Node = 'state.FETCH_2'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clock~clkctrl state.FETCH_2 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl state.FETCH_2 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} state.FETCH_2 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl pc_write~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} pc_write~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl state.FETCH_2 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} state.FETCH_2 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { state.FETCH_2 pc_write~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "0.522 ns" { state.FETCH_2 {} pc_write~reg0 {} } { 0.000ns 0.213ns } { 0.000ns 0.309ns } "" } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl pc_write~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} pc_write~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl state.FETCH_2 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} state.FETCH_2 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_write~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { pc_write~reg0 {} } {  } {  } "" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock mux_7\[2\] mux_7\[2\]~reg0 6.686 ns register " "Info: tco from clock \"clock\" to destination pin \"mux_7\[2\]\" through register \"mux_7\[2\]~reg0\" is 6.686 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.497 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns mux_7\[2\]~reg0 3 REG LCFF_X38_Y3_N15 1 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X38_Y3_N15; Fanout = 1; REG Node = 'mux_7\[2\]~reg0'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clock~clkctrl mux_7[2]~reg0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl mux_7[2]~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} mux_7[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.095 ns + Longest register pin " "Info: + Longest register to pin delay is 4.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_7\[2\]~reg0 1 REG LCFF_X38_Y3_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y3_N15; Fanout = 1; REG Node = 'mux_7\[2\]~reg0'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_7[2]~reg0 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(2.154 ns) 4.095 ns mux_7\[2\] 2 PIN PIN_V21 0 " "Info: 2: + IC(1.941 ns) + CELL(2.154 ns) = 4.095 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'mux_7\[2\]'" {  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.095 ns" { mux_7[2]~reg0 mux_7[2] } "NODE_NAME" } } { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 52.60 % ) " "Info: Total cell delay = 2.154 ns ( 52.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.941 ns ( 47.40 % ) " "Info: Total interconnect delay = 1.941 ns ( 47.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.095 ns" { mux_7[2]~reg0 mux_7[2] } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "4.095 ns" { mux_7[2]~reg0 {} mux_7[2] {} } { 0.000ns 1.941ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clock clock~clkctrl mux_7[2]~reg0 } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clock {} clock~combout {} clock~clkctrl {} mux_7[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/marconi/documents/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.095 ns" { mux_7[2]~reg0 mux_7[2] } "NODE_NAME" } } { "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/marconi/documents/quartus/quartus/bin/Technology_Viewer.qrui" "4.095 ns" { mux_7[2]~reg0 {} mux_7[2] {} } { 0.000ns 1.941ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 20:37:37 2019 " "Info: Processing ended: Mon Oct 14 20:37:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Info: Quartus II Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
