{
  "nav": {
    "project": "Project",
    "flow": "Flow",
    "settings": "Settings"
  },
  "menu": {
    "file": "File",
    "project": "Project",
    "new_project": "New Project",
    "open_project": "Open Project",
    "save_project": "Save Project",
    "save_project_as": "Save Project As",
    "close_project": "Close Project"
  },
  "settings": {
    "language": "Language",
    "general": "General"
  },
  "project": {
    "create_a_new_project": "Let's create a new project!",
    "new_project": "New Project",
    "open_project": "Open Project",
    "open_project_failed_title": "Open project failed.",
    "close_project_no_project_title": "No project is currently open.",
    "close_project_no_project_content": "Please open a project first.",
    "basic_info": "Basic Information",
    "project_name": "Project Name",
    "project_path": "Project Path",
    "file_name": "File Name",
    "file_path": "File Path",
    "file_type": "File Type",
    "source_files": "Source Files",
    "no_files": "No File Found",
    "double_click_to_open": "Double click to open file",
    "delete_files": "Delete Files",
    "import_files": "Import Files",
    "generate_constraint": "Generate Constraint",
    "delete_files_confirm": "Are you sure you want to delete the selected files?",
    "modified_close_project_confirm": "The project has been modified, do you still want to close it? (Unsaved changes will be lost)",
    "close_project": "Close Project"
  },
  "create_project": {
    "basic_info": "Basic Information",
    "import_files": "File Import",
    "target_device": "Target Device",
    "project_name": "Project Name",
    "project_name_placeholder": "Enter project name",
    "project_path": "Project Path",
    "project_path_placeholder": "Enter project path",
    "create_sub_dir": "Create subdirectory",
    "source_files": "Source Files",
    "file_name": "File Name",
    "file_path": "File Path",
    "file_type": "File Type",
    "finish_hint": "All settings are complete, click Finish to create the project.",
    "empty_project_name_error": "Project name cannot be empty!",
    "invalid_project_name_error": "Project name contains invalid characters!",
    "empty_project_path_error": "Project path cannot be empty!",
    "create_new_failed_title": "Create new project failed.",
    "check_dir": "Please check the permissions of the program or project path.",
    "create_new_success_title": "Successfully created new project."
  },
  "constraint": {
    "module": "Module",
    "direction": "Input/Output",
    "port_name": "Port Name",
    "pin": "Pin",
    "select_module": "Select Module",
    "generate": "Generate",
    "select_pin": "Select Pin",
    "auto_assign": "Auto Assign"
  },
  "common": {
    "first_step": "First Step",
    "second_step": "Second Step",
    "third_step": "Third Step",
    "next": "Next",
    "back": "Back",
    "finish": "Finish",
    "confirm_no": "No",
    "confirm_yes": "Yes"
  },
  "startup": {
    "welcome_head": "Welcome to",
    "welcome_tail": "!",
    "intro": "UFDE+ is a new generation of FPGA integrated design environment from synthesis to implementation for Fudan University's self-developed FPGAs.",
    "tag1": {
      "title": "Based on Tauri",
      "content": "Tauri is an Electron-like framework written in Rust. Compared to Electron, it is smaller and has a faster startup."
    },
    "tag2": {
      "title": "Open Source",
      "content": "UFDE+ is open source under the MIT license. You can view the source code on GitHub and use it freely."
    },
    "recent_projects": "Recent Projects",
    "no_recent_projects": "No recent projects",
    "remove_recent_projects": "Remove recent projects"
  },
  "program": {
    "program": "Program",
    "failed": "Program Failed",
    "error": {
      "device open failed": "Open device failed. Please check the connection status.",
      "device not opened": "Device is not opened. This may be caused by the device is currently running or the device is not connected."
    },
    "success": "Program Successful"
  },
  "sourcefile": {
    "verilog": "Verilog File",
    "systemverilog": "SystemVerilog File",
    "constraint": "Constraint File"
  },
  "flow": {
    "settings": "Settings",
    "no-settings-available": "No settings available",
    "mode": "Mode",
    "run_all": "Run All",
    "dc": {
      "import": {
        "title": "Import",
        "description": "Import circuit netlist from RTL file and convert to XML format."
      },
      "map": {
        "title": "Map",
        "description": "Map the logical netlist to the target device's native language."
      },
      "pack": {
        "title": "Pack",
        "description": "Pack LUTs into logical blocks."
      },
      "place": {
        "title": "Place",
        "description": "Place logical Blocks to target devices"
      },
      "route": {
        "title": "Route",
        "description": "Route the placed netlist on the target device."
      },
      "genbit": {
        "title": "Generate Bitstream",
        "description": "Generate bitstream file for the target device."
      }
    },
    "notify": {
      "running": {
        "title": "Runing",
        "message_prefix": "Running ",
        "message_suffix": ", Please wait."
      },
      "success": {
        "title": "Running Successfully",
        "message_prefix": "",
        "message_suffix": " runs successfully."
      },
      "failed": {
        "title": "Running Failed",
        "message_prefix": "",
        "message_suffix": " runs failed. ",
        "reason": {
          "constraint_file_not_found": "Constraint file not found."
        }
      }
    }
  },
  "other": {
    "vscode_not_found": "VSCode not found, please install it and add it to the environment variable and retry!"
  }
}