library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;

entity synth_question is
   port (
      clk               : in std_logic;
      reset_n           : in std_logic;
