Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/root/Desktop/USB_Research/usb1.1/Physical_Transfer_TEST_isim_beh.exe -prj C:/Users/root/Desktop/USB_Research/usb1.1/Physical_Transfer_TEST_beh.prj work.Physical_Transfer_TEST work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/usb1.1/physical_transfer.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/root/Desktop/USB_Research/usb1.1/physical_transfer.v" Line 38: Redeclaration of ansi port byte_i is not allowed
WARNING:HDLCompiler:329 - "C:/Users/root/Desktop/USB_Research/usb1.1/physical_transfer.v" Line 47: Target <rx_d> of concurrent assignment or output port connection should be a net type.
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/usb1.1/Physical_Transfer_TEST.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/root/Desktop/USB_Research/usb1.1/physical_transfer.v" Line 47: Target <rx_d> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module physical_transfer
Compiling module Physical_Transfer_TEST
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/root/Desktop/USB_Research/usb1.1/Physical_Transfer_TEST_isim_beh.exe
Fuse Memory Usage: 26712 KB
Fuse CPU Usage: 826 ms
