[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegisterFile|RegisterFile>io_readVal",
    "sources":[
      "~RegisterFile|RegisterFile>io_adr"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Verilog"
  }
]