// Seed: 4118456336
module module_0;
  assign id_1 = id_1;
  wor id_2, id_3 = 1, id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1
);
  supply0 id_3, id_4;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6, id_7, id_8;
endprogram
module module_2 (
    output tri1 id_0,
    input wand id_1,
    id_15,
    input wor id_2,
    output logic id_3,
    output tri1 id_4,
    output wand id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri1 id_8,
    input wire id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri id_12,
    input wor id_13
);
  initial id_3 <= id_15;
  tri1 id_16 = id_2 == -1;
  wand id_17 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
