Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe -debug typical -top tb -snapshot duv_tb_snapshot 
Multi-threading is on. Using 20 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4953] event edge negedge has no meaning when used with a clocking block and will be ignored [C:/Users/carib/OneDrive/Desktop/CST456/MIDTERM/SRC/monitor.sv:28]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/9999.0_0820_0302/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.$unit_duv_sv_1875363929
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module work.cb
Compiling module work.des_if
Compiling module work.duv
Compiling module work.tb
Built simulation snapshot duv_tb_snapshot
