xpm_memory.sv,systemverilog,xpm,D:/AMD/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/AMD/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,
main_Pipelining_Controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_Pipelining_Controller_0_0/sim/main_Pipelining_Controller_0_0.vhd,
main_ProgramCounter_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_ProgramCounter_0_0/sim/main_ProgramCounter_0_0.vhd,
main_CU_Decoder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_CU_Decoder_0_0/sim/main_CU_Decoder_0_0.vhd,
main_Decoder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_Decoder_0_0/sim/main_Decoder_0_0.vhd,
main_RegFile_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_RegFile_0_0/sim/main_RegFile_0_0.vhd,
main_Pipelining_Forwarder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_Pipelining_Forwarder_0_0/sim/main_Pipelining_Forwarder_0_0.vhd,
main_Pipelining_Execution_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_Pipelining_Execution_0_0/sim/main_Pipelining_Execution_0_0.vhd,
main_CU_RAMAddressControl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_CU_RAMAddressControl_0_0/sim/main_CU_RAMAddressControl_0_0.vhd,
main_ALU_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_ALU_0_0/sim/main_ALU_0_0.vhd,
main_CU_ImmediateManipula_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_CU_ImmediateManipula_0_0/sim/main_CU_ImmediateManipula_0_0.vhd,
main_CU_JumpDestinationSe_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_CU_JumpDestinationSe_0_0/sim/main_CU_JumpDestinationSe_0_0.vhd,
main_CU_JumpController_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_CU_JumpController_0_0/sim/main_CU_JumpController_0_0.vhd,
main_CU_WriteSelector_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_CU_WriteSelector_0_0/sim/main_CU_WriteSelector_0_0.vhd,
main_Pipelining_WriteBack_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_Pipelining_WriteBack_0_0/sim/main_Pipelining_WriteBack_0_0.vhd,
main_ALU_FLAG_PACKER_0_1.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_ALU_FLAG_PACKER_0_1/sim/main_ALU_FLAG_PACKER_0_1.vhd,
main_clockcontroller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_clockcontroller_0_0/sim/main_clockcontroller_0_0.vhd,
main_mmu_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_mmu_0_0/sim/main_mmu_0_0.vhd,
main_mmio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_mmio_0_0/sim/main_mmio_0_0.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_8,../../../../Integration.gen/sources_1/bd/main/ipshared/09bd/simulation/blk_mem_gen_v8_4.v,
main_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/main/ip/main_blk_mem_gen_0_0/sim/main_blk_mem_gen_0_0.v,
main_Debugger_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_Debugger_0_0/sim/main_Debugger_0_0.vhd,
main_RX_UART_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_RX_UART_0_0/sim/main_RX_UART_0_0.vhd,
main_TX_UART_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_TX_UART_0_0/sim/main_TX_UART_0_0.vhd,
main_VGA_CPU_Bridge_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_VGA_CPU_Bridge_0_0/sim/main_VGA_CPU_Bridge_0_0.vhd,
main_GPU_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_GPU_0_0/sim/main_GPU_0_0.vhd,
main_VGA_Controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_VGA_Controller_0_0/sim/main_VGA_Controller_0_0.vhd,
main_FPU_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_FPU_0_0/sim/main_FPU_0_0.vhd,
main_ALU_FLAG_PACKER_1_0.vhd,vhdl,xil_defaultlib,../../../bd/main/ip/main_ALU_FLAG_PACKER_1_0/sim/main_ALU_FLAG_PACKER_1_0.vhd,
main.vhd,vhdl,xil_defaultlib,../../../bd/main/sim/main.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
