Found 1 solution(s) in ./myproject_prj.
Reports for solution "solution1":

C SIMULATION RESULT:
INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
INFO: Unable to open input/predictions file, using default input.
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************

SYNTHESIS REPORT:
================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Feb  2 01:55:01 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.374|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-----+-------+----------+
    |    Latency    |   Interval  | Pipeline |
    |  min  |  max  | min |  max  |   Type   |
    +-------+-------+-----+-------+----------+
    |  31957|  32020|  801|  32001| dataflow |
    +-------+-------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-----------------------------------------------------+-----+-------+-----+-------+---------+
        |                                                      |                                                     |   Latency   |   Interval  | Pipeline|
        |                       Instance                       |                        Module                       | min |  max  | min |  max  |   Type  |
        +------------------------------------------------------+-----------------------------------------------------+-----+-------+-----+-------+---------+
        |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0  |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s  |   86|     87|   86|     87|   none  |
        |conv_2d_cl_array_array_ap_fixed_128u_config11_U0      |conv_2d_cl_array_array_ap_fixed_128u_config11_s      |  200|   7800|  200|   7800|   none  |
        |conv_2d_cl_array_array_ap_fixed_128u_config7_U0       |conv_2d_cl_array_array_ap_fixed_128u_config7_s       |  200|   7800|  200|   7800|   none  |
        |pooling2d_cl_array_array_ap_fixed_128u_config15_U0    |pooling2d_cl_array_array_ap_fixed_128u_config15_s    |   69|     69|   69|     69|   none  |
        |pooling2d_cl_array_array_ap_fixed_64u_config6_U0      |pooling2d_cl_array_array_ap_fixed_64u_config6_s      |  261|    261|  261|    261|   none  |
        |conv_2d_cl_array_array_ap_fixed_64u_config2_U0        |conv_2d_cl_array_array_ap_fixed_64u_config2_s        |  800|  32000|  800|  32000|   none  |
        |leaky_relu_array_array_LeakyReLU_config10_256_U0      |leaky_relu_array_array_LeakyReLU_config10_256        |   67|     67|   67|     67|   none  |
        |leaky_relu_array_array_LeakyReLU_config14_257_U0      |leaky_relu_array_array_LeakyReLU_config14_257        |   67|     67|   67|     67|   none  |
        |leaky_relu_array_array_LeakyReLU_config5_255_U0       |leaky_relu_array_array_LeakyReLU_config5_255         |  259|    259|  259|    259|   none  |
        |zeropad2d_cl_array_array_ap_fixed_128u_config20_U0    |zeropad2d_cl_array_array_ap_fixed_128u_config20_s    |  103|    103|  103|    103|   none  |
        |zeropad2d_cl_array_array_ap_fixed_64u_config19_U0     |zeropad2d_cl_array_array_ap_fixed_64u_config19_s     |  103|    103|  103|    103|   none  |
        |softmax_array_array_ap_fixed_8u_softmax_config17_U0   |softmax_array_array_ap_fixed_8u_softmax_config17_s   |   17|     17|   17|     17|   none  |
        |zeropad2d_cl_array_array_ap_fixed_3u_config18_U0      |zeropad2d_cl_array_array_ap_fixed_3u_config18_s      |  731|    731|  731|    731|   none  |
        |Block_ap_fixed_base_exit493_proc_U0                   |Block_ap_fixed_base_exit493_proc                     |    0|      0|    0|      0|   none  |
        +------------------------------------------------------+-----------------------------------------------------+-----+-------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|       45|    -|
|FIFO             |      899|      -|    33385|    42815|    -|
|Instance         |      220|   3713|   372177|   440179|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|       54|    -|
|Register         |        -|      -|        9|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |     1119|   3713|   405571|   483093|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |       25|     54|       17|       40|    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+--------+--------+
    |                       Instance                       |                        Module                       | BRAM_18K| DSP48E|   FF   |   LUT  |
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+--------+--------+
    |Block_ap_fixed_base_exit493_proc_U0                   |Block_ap_fixed_base_exit493_proc                     |        0|      0|       2|      11|
    |conv_2d_cl_array_array_ap_fixed_128u_config11_U0      |conv_2d_cl_array_array_ap_fixed_128u_config11_s      |        0|   2048|  163113|  173503|
    |conv_2d_cl_array_array_ap_fixed_128u_config7_U0       |conv_2d_cl_array_array_ap_fixed_128u_config7_s       |        0|   1024|   83689|   88127|
    |conv_2d_cl_array_array_ap_fixed_64u_config2_U0        |conv_2d_cl_array_array_ap_fixed_64u_config2_s        |      104|     64|    7059|    6748|
    |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0  |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s  |      114|    256|  103946|  104376|
    |leaky_relu_array_array_LeakyReLU_config10_256_U0      |leaky_relu_array_array_LeakyReLU_config10_256        |        0|    128|    2065|    6124|
    |leaky_relu_array_array_LeakyReLU_config14_257_U0      |leaky_relu_array_array_LeakyReLU_config14_257        |        0|    128|    2065|    6124|
    |leaky_relu_array_array_LeakyReLU_config5_255_U0       |leaky_relu_array_array_LeakyReLU_config5_255         |        0|     64|    1043|    3119|
    |pooling2d_cl_array_array_ap_fixed_128u_config15_U0    |pooling2d_cl_array_array_ap_fixed_128u_config15_s    |        0|      0|    5283|   28542|
    |pooling2d_cl_array_array_ap_fixed_64u_config6_U0      |pooling2d_cl_array_array_ap_fixed_64u_config6_s      |        0|      0|    2984|   15177|
    |softmax_array_array_ap_fixed_8u_softmax_config17_U0   |softmax_array_array_ap_fixed_8u_softmax_config17_s   |        2|      1|     714|    1095|
    |zeropad2d_cl_array_array_ap_fixed_128u_config20_U0    |zeropad2d_cl_array_array_ap_fixed_128u_config20_s    |        0|      0|      26|    4404|
    |zeropad2d_cl_array_array_ap_fixed_3u_config18_U0      |zeropad2d_cl_array_array_ap_fixed_3u_config18_s      |        0|      0|     162|     537|
    |zeropad2d_cl_array_array_ap_fixed_64u_config19_U0     |zeropad2d_cl_array_array_ap_fixed_64u_config19_s     |        0|      0|      26|    2292|
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+--------+--------+
    |Total                                                 |                                                     |      220|   3713|  372177|  440179|
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+--------+--------+

CO-SIMULATION RESULT:
Report time       : Tue Feb  2 03:59:30 CST 2021.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|          22859|          22859|          22859|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+

