<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>NVPTXGenSubtargetInfo.inc source code [llvm/build/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>NVPTX</a>/<a href='NVPTXGenSubtargetInfo.inc.html'>NVPTXGenSubtargetInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Subtarget Enumeration Source Fragment                                      *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCTargetDesc.h.html#26" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCTargetDesc.h.html#26" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="14">14</th><td><b>namespace</b> <span class="namespace">NVPTX</span> {</td></tr>
<tr><th id="15">15</th><td><b>enum</b> {</td></tr>
<tr><th id="16">16</th><td>  <dfn class="enum" id="llvm::NVPTX::PTX32" title='llvm::NVPTX::PTX32' data-ref="llvm::NVPTX::PTX32" data-ref-filename="llvm..NVPTX..PTX32">PTX32</dfn> = <var>0</var>,</td></tr>
<tr><th id="17">17</th><td>  <dfn class="enum" id="llvm::NVPTX::PTX40" title='llvm::NVPTX::PTX40' data-ref="llvm::NVPTX::PTX40" data-ref-filename="llvm..NVPTX..PTX40">PTX40</dfn> = <var>1</var>,</td></tr>
<tr><th id="18">18</th><td>  <dfn class="enum" id="llvm::NVPTX::PTX41" title='llvm::NVPTX::PTX41' data-ref="llvm::NVPTX::PTX41" data-ref-filename="llvm..NVPTX..PTX41">PTX41</dfn> = <var>2</var>,</td></tr>
<tr><th id="19">19</th><td>  <dfn class="enum" id="llvm::NVPTX::PTX42" title='llvm::NVPTX::PTX42' data-ref="llvm::NVPTX::PTX42" data-ref-filename="llvm..NVPTX..PTX42">PTX42</dfn> = <var>3</var>,</td></tr>
<tr><th id="20">20</th><td>  <dfn class="enum" id="llvm::NVPTX::PTX43" title='llvm::NVPTX::PTX43' data-ref="llvm::NVPTX::PTX43" data-ref-filename="llvm..NVPTX..PTX43">PTX43</dfn> = <var>4</var>,</td></tr>
<tr><th id="21">21</th><td>  <dfn class="enum" id="llvm::NVPTX::PTX50" title='llvm::NVPTX::PTX50' data-ref="llvm::NVPTX::PTX50" data-ref-filename="llvm..NVPTX..PTX50">PTX50</dfn> = <var>5</var>,</td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::NVPTX::PTX60" title='llvm::NVPTX::PTX60' data-ref="llvm::NVPTX::PTX60" data-ref-filename="llvm..NVPTX..PTX60">PTX60</dfn> = <var>6</var>,</td></tr>
<tr><th id="23">23</th><td>  <dfn class="enum" id="llvm::NVPTX::PTX61" title='llvm::NVPTX::PTX61' data-ref="llvm::NVPTX::PTX61" data-ref-filename="llvm..NVPTX..PTX61">PTX61</dfn> = <var>7</var>,</td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::NVPTX::PTX63" title='llvm::NVPTX::PTX63' data-ref="llvm::NVPTX::PTX63" data-ref-filename="llvm..NVPTX..PTX63">PTX63</dfn> = <var>8</var>,</td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::NVPTX::PTX64" title='llvm::NVPTX::PTX64' data-ref="llvm::NVPTX::PTX64" data-ref-filename="llvm..NVPTX..PTX64">PTX64</dfn> = <var>9</var>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::NVPTX::PTX65" title='llvm::NVPTX::PTX65' data-ref="llvm::NVPTX::PTX65" data-ref-filename="llvm..NVPTX..PTX65">PTX65</dfn> = <var>10</var>,</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::NVPTX::PTX70" title='llvm::NVPTX::PTX70' data-ref="llvm::NVPTX::PTX70" data-ref-filename="llvm..NVPTX..PTX70">PTX70</dfn> = <var>11</var>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::NVPTX::SM20" title='llvm::NVPTX::SM20' data-ref="llvm::NVPTX::SM20" data-ref-filename="llvm..NVPTX..SM20">SM20</dfn> = <var>12</var>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::NVPTX::SM21" title='llvm::NVPTX::SM21' data-ref="llvm::NVPTX::SM21" data-ref-filename="llvm..NVPTX..SM21">SM21</dfn> = <var>13</var>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::NVPTX::SM30" title='llvm::NVPTX::SM30' data-ref="llvm::NVPTX::SM30" data-ref-filename="llvm..NVPTX..SM30">SM30</dfn> = <var>14</var>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::NVPTX::SM32" title='llvm::NVPTX::SM32' data-ref="llvm::NVPTX::SM32" data-ref-filename="llvm..NVPTX..SM32">SM32</dfn> = <var>15</var>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::NVPTX::SM35" title='llvm::NVPTX::SM35' data-ref="llvm::NVPTX::SM35" data-ref-filename="llvm..NVPTX..SM35">SM35</dfn> = <var>16</var>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::NVPTX::SM37" title='llvm::NVPTX::SM37' data-ref="llvm::NVPTX::SM37" data-ref-filename="llvm..NVPTX..SM37">SM37</dfn> = <var>17</var>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::NVPTX::SM50" title='llvm::NVPTX::SM50' data-ref="llvm::NVPTX::SM50" data-ref-filename="llvm..NVPTX..SM50">SM50</dfn> = <var>18</var>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::NVPTX::SM52" title='llvm::NVPTX::SM52' data-ref="llvm::NVPTX::SM52" data-ref-filename="llvm..NVPTX..SM52">SM52</dfn> = <var>19</var>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::NVPTX::SM53" title='llvm::NVPTX::SM53' data-ref="llvm::NVPTX::SM53" data-ref-filename="llvm..NVPTX..SM53">SM53</dfn> = <var>20</var>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::NVPTX::SM60" title='llvm::NVPTX::SM60' data-ref="llvm::NVPTX::SM60" data-ref-filename="llvm..NVPTX..SM60">SM60</dfn> = <var>21</var>,</td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::NVPTX::SM61" title='llvm::NVPTX::SM61' data-ref="llvm::NVPTX::SM61" data-ref-filename="llvm..NVPTX..SM61">SM61</dfn> = <var>22</var>,</td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::NVPTX::SM62" title='llvm::NVPTX::SM62' data-ref="llvm::NVPTX::SM62" data-ref-filename="llvm..NVPTX..SM62">SM62</dfn> = <var>23</var>,</td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::NVPTX::SM70" title='llvm::NVPTX::SM70' data-ref="llvm::NVPTX::SM70" data-ref-filename="llvm..NVPTX..SM70">SM70</dfn> = <var>24</var>,</td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::NVPTX::SM72" title='llvm::NVPTX::SM72' data-ref="llvm::NVPTX::SM72" data-ref-filename="llvm..NVPTX..SM72">SM72</dfn> = <var>25</var>,</td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::NVPTX::SM75" title='llvm::NVPTX::SM75' data-ref="llvm::NVPTX::SM75" data-ref-filename="llvm..NVPTX..SM75">SM75</dfn> = <var>26</var>,</td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::NVPTX::SM80" title='llvm::NVPTX::SM80' data-ref="llvm::NVPTX::SM80" data-ref-filename="llvm..NVPTX..SM80">SM80</dfn> = <var>27</var>,</td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::NVPTX::NumSubtargetFeatures" title='llvm::NVPTX::NumSubtargetFeatures' data-ref="llvm::NVPTX::NumSubtargetFeatures" data-ref-filename="llvm..NVPTX..NumSubtargetFeatures">NumSubtargetFeatures</dfn> = <var>28</var></td></tr>
<tr><th id="45">45</th><td>};</td></tr>
<tr><th id="46">46</th><td>} <i>// end namespace NVPTX</i></td></tr>
<tr><th id="47">47</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#<span data-ppcond="10">endif</span> // GET_SUBTARGETINFO_ENUM</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#<span data-ppcond="52">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_MC_DESC">GET_SUBTARGETINFO_MC_DESC</span></u></td></tr>
<tr><th id="53">53</th><td><u>#undef GET_SUBTARGETINFO_MC_DESC</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="56">56</th><td><i>// Sorted (by key) array of values for CPU features.</i></td></tr>
<tr><th id="57">57</th><td><b>extern</b> <em>const</em> llvm::SubtargetFeatureKV NVPTXFeatureKV[] = {</td></tr>
<tr><th id="58">58</th><td>  { <q>"ptx32"</q>, <q>"Use PTX version 3.2"</q>, NVPTX::PTX32, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="59">59</th><td>  { <q>"ptx40"</q>, <q>"Use PTX version 4.0"</q>, NVPTX::PTX40, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="60">60</th><td>  { <q>"ptx41"</q>, <q>"Use PTX version 4.1"</q>, NVPTX::PTX41, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="61">61</th><td>  { <q>"ptx42"</q>, <q>"Use PTX version 4.2"</q>, NVPTX::PTX42, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="62">62</th><td>  { <q>"ptx43"</q>, <q>"Use PTX version 4.3"</q>, NVPTX::PTX43, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="63">63</th><td>  { <q>"ptx50"</q>, <q>"Use PTX version 5.0"</q>, NVPTX::PTX50, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="64">64</th><td>  { <q>"ptx60"</q>, <q>"Use PTX version 6.0"</q>, NVPTX::PTX60, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="65">65</th><td>  { <q>"ptx61"</q>, <q>"Use PTX version 6.1"</q>, NVPTX::PTX61, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="66">66</th><td>  { <q>"ptx63"</q>, <q>"Use PTX version 6.3"</q>, NVPTX::PTX63, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="67">67</th><td>  { <q>"ptx64"</q>, <q>"Use PTX version 6.4"</q>, NVPTX::PTX64, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="68">68</th><td>  { <q>"ptx65"</q>, <q>"Use PTX version 6.5"</q>, NVPTX::PTX65, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="69">69</th><td>  { <q>"ptx70"</q>, <q>"Use PTX version 7.0"</q>, NVPTX::PTX70, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="70">70</th><td>  { <q>"sm_20"</q>, <q>"Target SM 2.0"</q>, NVPTX::SM20, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="71">71</th><td>  { <q>"sm_21"</q>, <q>"Target SM 2.1"</q>, NVPTX::SM21, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="72">72</th><td>  { <q>"sm_30"</q>, <q>"Target SM 3.0"</q>, NVPTX::SM30, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="73">73</th><td>  { <q>"sm_32"</q>, <q>"Target SM 3.2"</q>, NVPTX::SM32, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="74">74</th><td>  { <q>"sm_35"</q>, <q>"Target SM 3.5"</q>, NVPTX::SM35, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="75">75</th><td>  { <q>"sm_37"</q>, <q>"Target SM 3.7"</q>, NVPTX::SM37, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="76">76</th><td>  { <q>"sm_50"</q>, <q>"Target SM 5.0"</q>, NVPTX::SM50, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="77">77</th><td>  { <q>"sm_52"</q>, <q>"Target SM 5.2"</q>, NVPTX::SM52, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="78">78</th><td>  { <q>"sm_53"</q>, <q>"Target SM 5.3"</q>, NVPTX::SM53, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="79">79</th><td>  { <q>"sm_60"</q>, <q>"Target SM 6.0"</q>, NVPTX::SM60, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="80">80</th><td>  { <q>"sm_61"</q>, <q>"Target SM 6.1"</q>, NVPTX::SM61, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="81">81</th><td>  { <q>"sm_62"</q>, <q>"Target SM 6.2"</q>, NVPTX::SM62, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="82">82</th><td>  { <q>"sm_70"</q>, <q>"Target SM 7.0"</q>, NVPTX::SM70, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="83">83</th><td>  { <q>"sm_72"</q>, <q>"Target SM 7.2"</q>, NVPTX::SM72, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="84">84</th><td>  { <q>"sm_75"</q>, <q>"Target SM 7.5"</q>, NVPTX::SM75, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="85">85</th><td>  { <q>"sm_80"</q>, <q>"Target SM 8.0"</q>, NVPTX::SM80, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="86">86</th><td>};</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#ifdef DBGFIELD</u></td></tr>
<tr><th id="89">89</th><td><u>#error "&lt;target&gt;GenSubtargetInfo.inc requires a DBGFIELD macro"</u></td></tr>
<tr><th id="90">90</th><td><u>#endif</u></td></tr>
<tr><th id="91">91</th><td><u>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</u></td></tr>
<tr><th id="92">92</th><td><u>#define DBGFIELD(x) x,</u></td></tr>
<tr><th id="93">93</th><td><u>#else</u></td></tr>
<tr><th id="94">94</th><td><u>#define DBGFIELD(x)</u></td></tr>
<tr><th id="95">95</th><td><u>#endif</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>// ===============================================================</i></td></tr>
<tr><th id="98">98</th><td><i>// Data tables for the new per-operand machine model.</i></td></tr>
<tr><th id="99">99</th><td><i></i></td></tr>
<tr><th id="100">100</th><td><i>// {ProcResourceIdx, Cycles}</i></td></tr>
<tr><th id="101">101</th><td><b>extern</b> <em>const</em> llvm::MCWriteProcResEntry NVPTXWriteProcResTable[] = {</td></tr>
<tr><th id="102">102</th><td>  { <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="103">103</th><td>}; <i>// NVPTXWriteProcResTable</i></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>// {Cycles, WriteResourceID}</i></td></tr>
<tr><th id="106">106</th><td><b>extern</b> <em>const</em> llvm::MCWriteLatencyEntry NVPTXWriteLatencyTable[] = {</td></tr>
<tr><th id="107">107</th><td>  { <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="108">108</th><td>}; <i>// NVPTXWriteLatencyTable</i></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>// {UseIdx, WriteResourceID, Cycles}</i></td></tr>
<tr><th id="111">111</th><td><b>extern</b> <em>const</em> llvm::MCReadAdvanceEntry NVPTXReadAdvanceTable[] = {</td></tr>
<tr><th id="112">112</th><td>  {<var>0</var>,  <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="113">113</th><td>}; <i>// NVPTXReadAdvanceTable</i></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#undef DBGFIELD</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><em>static</em> <em>const</em> llvm::MCSchedModel NoSchedModel = {</td></tr>
<tr><th id="118">118</th><td>  MCSchedModel::DefaultIssueWidth,</td></tr>
<tr><th id="119">119</th><td>  MCSchedModel::DefaultMicroOpBufferSize,</td></tr>
<tr><th id="120">120</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="121">121</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="122">122</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="123">123</th><td>  MCSchedModel::DefaultMispredictPenalty,</td></tr>
<tr><th id="124">124</th><td>  <b>false</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="125">125</th><td>  <b>false</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="126">126</th><td>  <var>0</var>, <i>// Processor ID</i></td></tr>
<tr><th id="127">127</th><td>  <b>nullptr</b>, <b>nullptr</b>, <var>0</var>, <var>0</var>, <i>// No instruction-level machine model.</i></td></tr>
<tr><th id="128">128</th><td>  <b>nullptr</b>, <i>// No Itinerary</i></td></tr>
<tr><th id="129">129</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="130">130</th><td>};</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>// Sorted (by key) array of values for CPU subtype.</i></td></tr>
<tr><th id="133">133</th><td><b>extern</b> <em>const</em> llvm::SubtargetSubTypeKV NVPTXSubTypeKV[] = {</td></tr>
<tr><th id="134">134</th><td> { <q>"sm_20"</q>, { { { <var>0x1000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="135">135</th><td> { <q>"sm_21"</q>, { { { <var>0x2000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="136">136</th><td> { <q>"sm_30"</q>, { { { <var>0x4000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="137">137</th><td> { <q>"sm_32"</q>, { { { <var>0x8002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="138">138</th><td> { <q>"sm_35"</q>, { { { <var>0x10000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="139">139</th><td> { <q>"sm_37"</q>, { { { <var>0x20004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="140">140</th><td> { <q>"sm_50"</q>, { { { <var>0x40002ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="141">141</th><td> { <q>"sm_52"</q>, { { { <var>0x80004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="142">142</th><td> { <q>"sm_53"</q>, { { { <var>0x100008ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="143">143</th><td> { <q>"sm_60"</q>, { { { <var>0x200020ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="144">144</th><td> { <q>"sm_61"</q>, { { { <var>0x400020ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="145">145</th><td> { <q>"sm_62"</q>, { { { <var>0x800020ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="146">146</th><td> { <q>"sm_70"</q>, { { { <var>0x1000040ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="147">147</th><td> { <q>"sm_72"</q>, { { { <var>0x2000080ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="148">148</th><td> { <q>"sm_75"</q>, { { { <var>0x4000100ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="149">149</th><td> { <q>"sm_80"</q>, { { { <var>0x8000800ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;NoSchedModel },</td></tr>
<tr><th id="150">150</th><td>};</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><b>namespace</b> NVPTX_MC {</td></tr>
<tr><th id="153">153</th><td><em>unsigned</em> resolveVariantSchedClassImpl(<em>unsigned</em> SchedClass,</td></tr>
<tr><th id="154">154</th><td>    <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) {</td></tr>
<tr><th id="155">155</th><td>  <i>// Don't know how to resolve this scheduling class.</i></td></tr>
<tr><th id="156">156</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="157">157</th><td>}</td></tr>
<tr><th id="158">158</th><td>} <i>// end namespace NVPTX_MC</i></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><b>struct</b> NVPTXGenMCSubtargetInfo : <b>public</b> MCSubtargetInfo {</td></tr>
<tr><th id="161">161</th><td>  NVPTXGenMCSubtargetInfo(<em>const</em> Triple &amp;TT,</td></tr>
<tr><th id="162">162</th><td>    StringRef CPU, StringRef TuneCPU, StringRef FS,</td></tr>
<tr><th id="163">163</th><td>    ArrayRef&lt;SubtargetFeatureKV&gt; PF,</td></tr>
<tr><th id="164">164</th><td>    ArrayRef&lt;SubtargetSubTypeKV&gt; PD,</td></tr>
<tr><th id="165">165</th><td>    <em>const</em> MCWriteProcResEntry *WPR,</td></tr>
<tr><th id="166">166</th><td>    <em>const</em> MCWriteLatencyEntry *WL,</td></tr>
<tr><th id="167">167</th><td>    <em>const</em> MCReadAdvanceEntry *RA, <em>const</em> InstrStage *IS,</td></tr>
<tr><th id="168">168</th><td>    <em>const</em> <em>unsigned</em> *OC, <em>const</em> <em>unsigned</em> *FP) :</td></tr>
<tr><th id="169">169</th><td>      MCSubtargetInfo(TT, CPU, TuneCPU, FS, PF, PD,</td></tr>
<tr><th id="170">170</th><td>                      WPR, WL, RA, IS, OC, FP) { }</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>unsigned</em> resolveVariantSchedClass(<em>unsigned</em> SchedClass,</td></tr>
<tr><th id="173">173</th><td>      <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII,</td></tr>
<tr><th id="174">174</th><td>      <em>unsigned</em> CPUID) <em>const</em> override {</td></tr>
<tr><th id="175">175</th><td>    <b>return</b> NVPTX_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</td></tr>
<tr><th id="176">176</th><td>  }</td></tr>
<tr><th id="177">177</th><td>};</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><em>static</em> <b>inline</b> MCSubtargetInfo *createNVPTXMCSubtargetInfoImpl(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS) {</td></tr>
<tr><th id="180">180</th><td>  <b>return</b> <b>new</b> NVPTXGenMCSubtargetInfo(TT, CPU, TuneCPU, FS, NVPTXFeatureKV, NVPTXSubTypeKV, </td></tr>
<tr><th id="181">181</th><td>                      NVPTXWriteProcResTable, NVPTXWriteLatencyTable, NVPTXReadAdvanceTable, </td></tr>
<tr><th id="182">182</th><td>                      <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b>);</td></tr>
<tr><th id="183">183</th><td>}</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#<span data-ppcond="52">endif</span> // GET_SUBTARGETINFO_MC_DESC</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><u>#<span data-ppcond="190">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_TARGET_DESC">GET_SUBTARGETINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="191">191</th><td><u>#undef GET_SUBTARGETINFO_TARGET_DESC</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><u>#include "llvm/Support/Debug.h"</u></td></tr>
<tr><th id="194">194</th><td><u>#include "llvm/Support/raw_ostream.h"</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><i>// ParseSubtargetFeatures - Parses features string setting specified</i></td></tr>
<tr><th id="197">197</th><td><i>// subtarget options.</i></td></tr>
<tr><th id="198">198</th><td><em>void</em> llvm::NVPTXSubtarget::ParseSubtargetFeatures(StringRef CPU, StringRef TuneCPU, StringRef FS) {</td></tr>
<tr><th id="199">199</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nFeatures:"</q> &lt;&lt; FS);</td></tr>
<tr><th id="200">200</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nCPU:"</q> &lt;&lt; CPU);</td></tr>
<tr><th id="201">201</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nTuneCPU:"</q> &lt;&lt; TuneCPU &lt;&lt; <q>"\n\n"</q>);</td></tr>
<tr><th id="202">202</th><td>  InitMCProcessorInfo(CPU, TuneCPU, FS);</td></tr>
<tr><th id="203">203</th><td>  <em>const</em> FeatureBitset &amp;Bits = getFeatureBits();</td></tr>
<tr><th id="204">204</th><td>  <b>if</b> (Bits[NVPTX::PTX32] &amp;&amp; PTXVersion &lt; <var>32</var>) PTXVersion = <var>32</var>;</td></tr>
<tr><th id="205">205</th><td>  <b>if</b> (Bits[NVPTX::PTX40] &amp;&amp; PTXVersion &lt; <var>40</var>) PTXVersion = <var>40</var>;</td></tr>
<tr><th id="206">206</th><td>  <b>if</b> (Bits[NVPTX::PTX41] &amp;&amp; PTXVersion &lt; <var>41</var>) PTXVersion = <var>41</var>;</td></tr>
<tr><th id="207">207</th><td>  <b>if</b> (Bits[NVPTX::PTX42] &amp;&amp; PTXVersion &lt; <var>42</var>) PTXVersion = <var>42</var>;</td></tr>
<tr><th id="208">208</th><td>  <b>if</b> (Bits[NVPTX::PTX43] &amp;&amp; PTXVersion &lt; <var>43</var>) PTXVersion = <var>43</var>;</td></tr>
<tr><th id="209">209</th><td>  <b>if</b> (Bits[NVPTX::PTX50] &amp;&amp; PTXVersion &lt; <var>50</var>) PTXVersion = <var>50</var>;</td></tr>
<tr><th id="210">210</th><td>  <b>if</b> (Bits[NVPTX::PTX60] &amp;&amp; PTXVersion &lt; <var>60</var>) PTXVersion = <var>60</var>;</td></tr>
<tr><th id="211">211</th><td>  <b>if</b> (Bits[NVPTX::PTX61] &amp;&amp; PTXVersion &lt; <var>61</var>) PTXVersion = <var>61</var>;</td></tr>
<tr><th id="212">212</th><td>  <b>if</b> (Bits[NVPTX::PTX63] &amp;&amp; PTXVersion &lt; <var>63</var>) PTXVersion = <var>63</var>;</td></tr>
<tr><th id="213">213</th><td>  <b>if</b> (Bits[NVPTX::PTX64] &amp;&amp; PTXVersion &lt; <var>64</var>) PTXVersion = <var>64</var>;</td></tr>
<tr><th id="214">214</th><td>  <b>if</b> (Bits[NVPTX::PTX65] &amp;&amp; PTXVersion &lt; <var>65</var>) PTXVersion = <var>65</var>;</td></tr>
<tr><th id="215">215</th><td>  <b>if</b> (Bits[NVPTX::PTX70] &amp;&amp; PTXVersion &lt; <var>70</var>) PTXVersion = <var>70</var>;</td></tr>
<tr><th id="216">216</th><td>  <b>if</b> (Bits[NVPTX::SM20] &amp;&amp; SmVersion &lt; <var>20</var>) SmVersion = <var>20</var>;</td></tr>
<tr><th id="217">217</th><td>  <b>if</b> (Bits[NVPTX::SM21] &amp;&amp; SmVersion &lt; <var>21</var>) SmVersion = <var>21</var>;</td></tr>
<tr><th id="218">218</th><td>  <b>if</b> (Bits[NVPTX::SM30] &amp;&amp; SmVersion &lt; <var>30</var>) SmVersion = <var>30</var>;</td></tr>
<tr><th id="219">219</th><td>  <b>if</b> (Bits[NVPTX::SM32] &amp;&amp; SmVersion &lt; <var>32</var>) SmVersion = <var>32</var>;</td></tr>
<tr><th id="220">220</th><td>  <b>if</b> (Bits[NVPTX::SM35] &amp;&amp; SmVersion &lt; <var>35</var>) SmVersion = <var>35</var>;</td></tr>
<tr><th id="221">221</th><td>  <b>if</b> (Bits[NVPTX::SM37] &amp;&amp; SmVersion &lt; <var>37</var>) SmVersion = <var>37</var>;</td></tr>
<tr><th id="222">222</th><td>  <b>if</b> (Bits[NVPTX::SM50] &amp;&amp; SmVersion &lt; <var>50</var>) SmVersion = <var>50</var>;</td></tr>
<tr><th id="223">223</th><td>  <b>if</b> (Bits[NVPTX::SM52] &amp;&amp; SmVersion &lt; <var>52</var>) SmVersion = <var>52</var>;</td></tr>
<tr><th id="224">224</th><td>  <b>if</b> (Bits[NVPTX::SM53] &amp;&amp; SmVersion &lt; <var>53</var>) SmVersion = <var>53</var>;</td></tr>
<tr><th id="225">225</th><td>  <b>if</b> (Bits[NVPTX::SM60] &amp;&amp; SmVersion &lt; <var>60</var>) SmVersion = <var>60</var>;</td></tr>
<tr><th id="226">226</th><td>  <b>if</b> (Bits[NVPTX::SM61] &amp;&amp; SmVersion &lt; <var>61</var>) SmVersion = <var>61</var>;</td></tr>
<tr><th id="227">227</th><td>  <b>if</b> (Bits[NVPTX::SM62] &amp;&amp; SmVersion &lt; <var>62</var>) SmVersion = <var>62</var>;</td></tr>
<tr><th id="228">228</th><td>  <b>if</b> (Bits[NVPTX::SM70] &amp;&amp; SmVersion &lt; <var>70</var>) SmVersion = <var>70</var>;</td></tr>
<tr><th id="229">229</th><td>  <b>if</b> (Bits[NVPTX::SM72] &amp;&amp; SmVersion &lt; <var>72</var>) SmVersion = <var>72</var>;</td></tr>
<tr><th id="230">230</th><td>  <b>if</b> (Bits[NVPTX::SM75] &amp;&amp; SmVersion &lt; <var>75</var>) SmVersion = <var>75</var>;</td></tr>
<tr><th id="231">231</th><td>  <b>if</b> (Bits[NVPTX::SM80] &amp;&amp; SmVersion &lt; <var>80</var>) SmVersion = <var>80</var>;</td></tr>
<tr><th id="232">232</th><td>}</td></tr>
<tr><th id="233">233</th><td><u>#<span data-ppcond="190">endif</span> // GET_SUBTARGETINFO_TARGET_DESC</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><u>#<span data-ppcond="236">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</span></u></td></tr>
<tr><th id="237">237</th><td><u>#undef GET_SUBTARGETINFO_HEADER</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="240">240</th><td><b>class</b> DFAPacketizer;</td></tr>
<tr><th id="241">241</th><td><b>namespace</b> NVPTX_MC {</td></tr>
<tr><th id="242">242</th><td><em>unsigned</em> resolveVariantSchedClassImpl(<em>unsigned</em> SchedClass, <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID);</td></tr>
<tr><th id="243">243</th><td>} <i>// end namespace NVPTX_MC</i></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><b>struct</b> NVPTXGenSubtargetInfo : <b>public</b> TargetSubtargetInfo {</td></tr>
<tr><th id="246">246</th><td>  <b>explicit</b> NVPTXGenSubtargetInfo(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS);</td></tr>
<tr><th id="247">247</th><td><b>public</b>:</td></tr>
<tr><th id="248">248</th><td>  <em>unsigned</em> resolveSchedClass(<em>unsigned</em> SchedClass,  <em>const</em> MachineInstr *DefMI, <em>const</em> TargetSchedModel *SchedModel) <em>const</em> override;</td></tr>
<tr><th id="249">249</th><td>  <em>unsigned</em> resolveVariantSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) <em>const</em> override;</td></tr>
<tr><th id="250">250</th><td>  DFAPacketizer *createDFAPacketizer(<em>const</em> InstrItineraryData *IID) <em>const</em>;</td></tr>
<tr><th id="251">251</th><td>};</td></tr>
<tr><th id="252">252</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><u>#<span data-ppcond="236">endif</span> // GET_SUBTARGETINFO_HEADER</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><u>#<span data-ppcond="257">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_CTOR">GET_SUBTARGETINFO_CTOR</span></u></td></tr>
<tr><th id="258">258</th><td><u>#undef GET_SUBTARGETINFO_CTOR</u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#include "llvm/CodeGen/TargetSchedule.h"</u></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="263">263</th><td><b>extern</b> <em>const</em> llvm::SubtargetFeatureKV NVPTXFeatureKV[];</td></tr>
<tr><th id="264">264</th><td><b>extern</b> <em>const</em> llvm::SubtargetSubTypeKV NVPTXSubTypeKV[];</td></tr>
<tr><th id="265">265</th><td><b>extern</b> <em>const</em> llvm::MCWriteProcResEntry NVPTXWriteProcResTable[];</td></tr>
<tr><th id="266">266</th><td><b>extern</b> <em>const</em> llvm::MCWriteLatencyEntry NVPTXWriteLatencyTable[];</td></tr>
<tr><th id="267">267</th><td><b>extern</b> <em>const</em> llvm::MCReadAdvanceEntry NVPTXReadAdvanceTable[];</td></tr>
<tr><th id="268">268</th><td>NVPTXGenSubtargetInfo::NVPTXGenSubtargetInfo(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS)</td></tr>
<tr><th id="269">269</th><td>  : TargetSubtargetInfo(TT, CPU, TuneCPU, FS, makeArrayRef(NVPTXFeatureKV, <var>28</var>), makeArrayRef(NVPTXSubTypeKV, <var>16</var>), </td></tr>
<tr><th id="270">270</th><td>                        NVPTXWriteProcResTable, NVPTXWriteLatencyTable, NVPTXReadAdvanceTable, </td></tr>
<tr><th id="271">271</th><td>                        <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b>) {}</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><em>unsigned</em> NVPTXGenSubtargetInfo</td></tr>
<tr><th id="274">274</th><td>::resolveSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MachineInstr *MI, <em>const</em> TargetSchedModel *SchedModel) <em>const</em> {</td></tr>
<tr><th id="275">275</th><td>  report_fatal_error(<q>"Expected a variant SchedClass"</q>);</td></tr>
<tr><th id="276">276</th><td>} <i>// NVPTXGenSubtargetInfo::resolveSchedClass</i></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><em>unsigned</em> NVPTXGenSubtargetInfo</td></tr>
<tr><th id="279">279</th><td>::resolveVariantSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) <em>const</em> {</td></tr>
<tr><th id="280">280</th><td>  <b>return</b> NVPTX_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</td></tr>
<tr><th id="281">281</th><td>} <i>// NVPTXGenSubtargetInfo::resolveVariantSchedClass</i></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><u>#<span data-ppcond="257">endif</span> // GET_SUBTARGETINFO_CTOR</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#<span data-ppcond="288">ifdef</span> <span class="macro" data-ref="_M/GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</span></u></td></tr>
<tr><th id="289">289</th><td><u>#undef GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><u>#<span data-ppcond="288">endif</span> // GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#<span data-ppcond="294">ifdef</span> <span class="macro" data-ref="_M/GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</span></u></td></tr>
<tr><th id="295">295</th><td><u>#undef GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#<span data-ppcond="294">endif</span> // GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCTargetDesc.cpp.html'>llvm/llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCTargetDesc.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>