<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Nut/OS: include/arch/arm/atmel/at91_tc.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="nutos_logo.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Nut/OS
   &#160;<span id="projectnumber">4.10.3</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
  
  
  
   
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
   
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.5.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('at91__tc_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">at91_tc.h File Reference</div>  </div>
</div>
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="at91__tc_8h__dep__incl.png" border="0" usemap="#include_2arch_2arm_2atmel_2at91__tc_8hdep" alt=""/></div>
<map name="include_2arch_2arm_2atmel_2at91__tc_8hdep" id="include_2arch_2arm_2atmel_2at91__tc_8hdep">
<area shape="rect" id="node3" href="at91sam7s_8h.html" title="include/arch/arm/atmel/at91sam7s.h" alt="" coords="5,81,229,106"/><area shape="rect" id="node5" href="at91sam7se_8h.html" title="include/arch/arm/atmel/at91sam7se.h" alt="" coords="254,81,484,106"/><area shape="rect" id="node7" href="at91sam7x_8h.html" title="include/arch/arm/atmel/at91sam7x.h" alt="" coords="509,81,731,106"/><area shape="rect" id="node9" href="at91sam9260_8h.html" title="include/arch/arm/atmel/at91sam9260.h" alt="" coords="755,81,993,106"/><area shape="rect" id="node11" href="at91sam9g45_8h.html" title="include/arch/arm/atmel/at91sam9g45.h" alt="" coords="1018,81,1256,106"/><area shape="rect" id="node13" href="at91sam9xe_8h.html" title="include/arch/arm/atmel/at91sam9xe.h" alt="" coords="1281,81,1511,106"/><area shape="rect" id="node15" href="at91x40_8h.html" title="include/arch/arm/atmel/at91x40.h" alt="" coords="1535,81,1739,106"/></map>
</div>
</div>
<p><a href="at91__tc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="member-group"></a>
Timer Counter Base Addresses</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga0c9f094312e3bf6b83d4eeb249d60f43">TC0_BASE</a>&#160;&#160;&#160;(TC_BASE + 0x00)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 base address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga0c9f094312e3bf6b83d4eeb249d60f43"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga2d62fe9948cf5e8baf5d2da973f0eff1">TC1_BASE</a>&#160;&#160;&#160;(TC_BASE + 0x40)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 base address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga2d62fe9948cf5e8baf5d2da973f0eff1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gad72ddf977879046db1fe1ca17a8c3af7">TC2_BASE</a>&#160;&#160;&#160;(TC_BASE + 0x80)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 base address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gad72ddf977879046db1fe1ca17a8c3af7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gac877885031e0ce8c5b4cfc653e371bc9">TC3_BASE</a>&#160;&#160;&#160;(TC_BLK1_BASE + 0x00)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 base address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gac877885031e0ce8c5b4cfc653e371bc9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gae26f11df12af9b4f3763c0adc1410df2">TC4_BASE</a>&#160;&#160;&#160;(TC_BLK1_BASE + 0x40)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 base address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gae26f11df12af9b4f3763c0adc1410df2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga3935863a6d1ec36104ae1ae6b37b12e9">TC5_BASE</a>&#160;&#160;&#160;(TC_BLK1_BASE + 0x80)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 base address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga3935863a6d1ec36104ae1ae6b37b12e9"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Timer Counter Control Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gad3b1a1000b895d145ef64c43f3709df5">TC_CCR_OFF</a>&#160;&#160;&#160;0x00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register offset.  <a href="group__xg_nut_arch_arm_at91_tc.html#gad3b1a1000b895d145ef64c43f3709df5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga2c1d0ffaa22b887b397b6d2cd45a7f56">TC0_CCR</a>&#160;&#160;&#160;(TC0_BASE + TC_CCR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 control register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga2c1d0ffaa22b887b397b6d2cd45a7f56"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga7880ff5ddcc25e149a53a0a035d8197f">TC1_CCR</a>&#160;&#160;&#160;(TC1_BASE + TC_CCR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 control register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga7880ff5ddcc25e149a53a0a035d8197f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga8815563e4922ca09713e4409a762908b">TC2_CCR</a>&#160;&#160;&#160;(TC2_BASE + TC_CCR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 control register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga8815563e4922ca09713e4409a762908b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga214630152fbcbd441fe5e093afb0b309">TC3_CCR</a>&#160;&#160;&#160;(TC3_BASE + TC_CCR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 control register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga214630152fbcbd441fe5e093afb0b309"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga30b2d1785b81dd1f47f820d68f4b83c3">TC4_CCR</a>&#160;&#160;&#160;(TC4_BASE + TC_CCR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 control register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga30b2d1785b81dd1f47f820d68f4b83c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gacede6b4ba29b381a05730daf65e2d3bd">TC5_CCR</a>&#160;&#160;&#160;(TC5_BASE + TC_CCR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 control register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gacede6b4ba29b381a05730daf65e2d3bd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga528d19caa388df147ca8fae91be193d5">TC_CLKEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock enable command.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga528d19caa388df147ca8fae91be193d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga3df09901adc358c3af7a72843af1c24e">TC_CLKDIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock disable command.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga3df09901adc358c3af7a72843af1c24e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gafcebd8f6e7bef145922d447059a1554b">TC_SWTRG</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger command.  <a href="group__xg_nut_arch_arm_at91_tc.html#gafcebd8f6e7bef145922d447059a1554b"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Timer Counter Channel Mode Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga0ef2467384ea165b1481815e7f462b47">TC_CMR_OFF</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode register offset.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga0ef2467384ea165b1481815e7f462b47"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gafd104aa8e4ef862f390414010a688269">TC0_CMR</a>&#160;&#160;&#160;(TC0_BASE + TC_CMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 mode register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gafd104aa8e4ef862f390414010a688269"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga3aae40bd5ffe69026c675780f7bad660">TC1_CMR</a>&#160;&#160;&#160;(TC1_BASE + TC_CMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 mode register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga3aae40bd5ffe69026c675780f7bad660"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga681e8a768f7e5f653f1ec977ece0d9d2">TC2_CMR</a>&#160;&#160;&#160;(TC2_BASE + TC_CMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 mode register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga681e8a768f7e5f653f1ec977ece0d9d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga11a25d67ce86e1a05ca3fcc5bd8a9b87">TC3_CMR</a>&#160;&#160;&#160;(TC3_BASE + TC_CMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 mode register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga11a25d67ce86e1a05ca3fcc5bd8a9b87"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga49226a46d975afabbe1d5d64db7930f0">TC4_CMR</a>&#160;&#160;&#160;(TC4_BASE + TC_CMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 mode register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga49226a46d975afabbe1d5d64db7930f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga8dbfcc99f20489d053743ab645d8cb88">TC5_CMR</a>&#160;&#160;&#160;(TC5_BASE + TC_CMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 mode register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga8dbfcc99f20489d053743ab645d8cb88"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaac64030a327b5b5ca4e57e720cb162fa">TC_CLKS</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock selection mask.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaac64030a327b5b5ca4e57e720cb162fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gac73e65150a98c042edb318f624886b6b">TC_CLKS_TIMER_CLOCK1</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects timer clock 1.  <a href="group__xg_nut_arch_arm_at91_tc.html#gac73e65150a98c042edb318f624886b6b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga941d65c427a054ebad1d3b824dbcef54">TC_CLKS_MCK2</a>&#160;&#160;&#160;TC_CLKS_TIMER_CLOCK1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects MCK / 2.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga941d65c427a054ebad1d3b824dbcef54"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga3d765ae0095d98cee57d6bab6b61e587">TC_CLKS_TIMER_CLOCK2</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects timer clock 2.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga3d765ae0095d98cee57d6bab6b61e587"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gabbf6a3c1652968c7c86b2d20c7412b4f">TC_CLKS_MCK8</a>&#160;&#160;&#160;TC_CLKS_TIMER_CLOCK2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects MCK / 8.  <a href="group__xg_nut_arch_arm_at91_tc.html#gabbf6a3c1652968c7c86b2d20c7412b4f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gac2268ca9c9da9584a0c09729f5911b41">TC_CLKS_TIMER_CLOCK3</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects timer clock 3.  <a href="group__xg_nut_arch_arm_at91_tc.html#gac2268ca9c9da9584a0c09729f5911b41"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaa9e71234b842c1b0e5da21c435f1159e">TC_CLKS_MCK32</a>&#160;&#160;&#160;TC_CLKS_TIMER_CLOCK3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects MCK / 32.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaa9e71234b842c1b0e5da21c435f1159e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga21b83b22022faf15705cbc8a8b0c881a">TC_CLKS_TIMER_CLOCK4</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects timer clock 4.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga21b83b22022faf15705cbc8a8b0c881a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga09aa88fce6c18f46687cb56d48aac040">TC_CLKS_MCK128</a>&#160;&#160;&#160;TC_CLKS_TIMER_CLOCK4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects MCK / 128.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga09aa88fce6c18f46687cb56d48aac040"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gafc0b0fd8d60f6f104c8c9b89c0af1c80">TC_CLKS_TIMER_CLOCK5</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects timer clock 5.  <a href="group__xg_nut_arch_arm_at91_tc.html#gafc0b0fd8d60f6f104c8c9b89c0af1c80"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga0bd3ab7cfaffea6fa2400a62220f955f">TC_CLKS_MCK1024</a>&#160;&#160;&#160;TC_CLKS_TIMER_CLOCK5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects MCK / 1024 on older CPUs.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga0bd3ab7cfaffea6fa2400a62220f955f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaf31a82269992e7a545681b1b5083bb25">TC_CLKS_SLCK</a>&#160;&#160;&#160;TC_CLKS_TIMER_CLOCK5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects slow clock on newer CPUs.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaf31a82269992e7a545681b1b5083bb25"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga8265eb15aeddddef13913e6c6e2c8154">TC_CLKS_XC0</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects external clock 0.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga8265eb15aeddddef13913e6c6e2c8154"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga2a5ff49ef1cfbe4ad9a46a74a93fd27a">TC_CLKS_XC1</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects external clock 1.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga2a5ff49ef1cfbe4ad9a46a74a93fd27a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga3eb08c0556324e90a25e572d045af9e1">TC_CLKS_XC2</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects external clock 2.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga3eb08c0556324e90a25e572d045af9e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga31a846b69120016726e82256ae096410">TC_CLKI</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Increments on falling edge.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga31a846b69120016726e82256ae096410"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga5cda7aab048af6aceff14d8f3207200f">TC_BURST</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst signal selection mask.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga5cda7aab048af6aceff14d8f3207200f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaaf333e67e5707ae849d75d0e8649a189">TC_BURST_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is not gated by an external signal.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaaf333e67e5707ae849d75d0e8649a189"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga519b9e275a6c6a732f32a8a2ef75671e">TC_BUSRT_XC0</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ANDed with external clock 0.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga519b9e275a6c6a732f32a8a2ef75671e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga88ca4e8418298a379d1faedfc144b6e8">TC_BURST_XC1</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ANDed with external clock 1.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga88ca4e8418298a379d1faedfc144b6e8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga2b9fa6d6ac7635947ba23b000be259b4">TC_BURST_XC2</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ANDed with external clock 2.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga2b9fa6d6ac7635947ba23b000be259b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gab0a7259eb672292357f2d785c532a208">TC_CPCTRG</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC Compare Enable Trigger Enable.  <a href="group__xg_nut_arch_arm_at91_tc.html#gab0a7259eb672292357f2d785c532a208"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gab25fc25035091fc7a07bdd50485ca2b4">TC_WAVE</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects waveform mode.  <a href="group__xg_nut_arch_arm_at91_tc.html#gab25fc25035091fc7a07bdd50485ca2b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga80c1b7686f48f2718c73f5c8f1d5051d">TC_CAPT</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects capture mode.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga80c1b7686f48f2718c73f5c8f1d5051d"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Capture Mode</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga088edefc37abff9c284e672a66ef76eb">TC_LDBSTOP</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> clock stopped on RB loading.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga088edefc37abff9c284e672a66ef76eb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga09b4664f86e7813c687dc751c85864cb">TC_LDBDIS</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> clock disabled on RB loading.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga09b4664f86e7813c687dc751c85864cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga51876cc0346f75f689501ea818adb811">TC_ETRGEDG</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External trigger edge selection mask.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga51876cc0346f75f689501ea818adb811"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga56ee27a31ae7aafd122c4e8cfaa49fe1">TC_ETRGEDG_RISING_EDGE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger on external rising edge.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga56ee27a31ae7aafd122c4e8cfaa49fe1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga2ae0f2a736a19284a64110e296e04773">TC_ETRGEDG_FALLING_EDGE</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger on external falling edge.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga2ae0f2a736a19284a64110e296e04773"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gab9f64d9bd7363c2e77dbe6b91424e5b4">TC_ETRGEDG_BOTH_EDGE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger on both external edges.  <a href="group__xg_nut_arch_arm_at91_tc.html#gab9f64d9bd7363c2e77dbe6b91424e5b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gafb42b4bc05eae4983ba1c3ae219fb2eb">TC_ABETRG</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOA or TIOB external trigger selection mask.  <a href="group__xg_nut_arch_arm_at91_tc.html#gafb42b4bc05eae4983ba1c3ae219fb2eb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga4d229fddd07959b2156bc8110521de40">TC_ABETRG_TIOB</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOB used as an external trigger.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga4d229fddd07959b2156bc8110521de40"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gac2d0fec0f219cd53d5769819b2319dc0">TC_ABETRG_TIOA</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOA used as an external trigger.  <a href="group__xg_nut_arch_arm_at91_tc.html#gac2d0fec0f219cd53d5769819b2319dc0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga9087be3499dcade8067fd0806e079bb7">TC_LDRA</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA loading selection mask.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga9087be3499dcade8067fd0806e079bb7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga408ad9ed9da660d83dd57218f7af8b69">TC_LDRA_RISING_EDGE</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load RA on rising edge of TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga408ad9ed9da660d83dd57218f7af8b69"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga271dd1de942568d0bb5683b6658439b4">TC_LDRA_FALLING_EDGE</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load RA on falling edge of TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga271dd1de942568d0bb5683b6658439b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga4e51acb5ec17355218ad63feb2c3abd6">TC_LDRA_BOTH_EDGE</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load RA on any edge of TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga4e51acb5ec17355218ad63feb2c3abd6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga77f45c1e453e156afc817ff014ba1310">TC_LDRB</a>&#160;&#160;&#160;0x000C0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RB loading selection mask.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga77f45c1e453e156afc817ff014ba1310"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaccac9ce4af8eb16deb317609b8cbfee0">TC_LDRB_RISING_EDGE</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load RB on rising edge of TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaccac9ce4af8eb16deb317609b8cbfee0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga4f9bd1cbcedb00b0fc1c1ded1bbcbfe9">TC_LDRB_FALLING_EDGE</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load RB on falling edge of TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga4f9bd1cbcedb00b0fc1c1ded1bbcbfe9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga1c321a7fed9f6594fdfd88ab4a3b055f">TC_LDRB_BOTH_EDGE</a>&#160;&#160;&#160;0x000C0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load RB on any edge of TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga1c321a7fed9f6594fdfd88ab4a3b055f"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Waveform Mode</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gabe526cfe3b70c882f890a6468924ad92">TC_CPCSTOP</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> clock stopped on RC compare.  <a href="group__xg_nut_arch_arm_at91_tc.html#gabe526cfe3b70c882f890a6468924ad92"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga5f7304bb7f01f11c8bc02087024dd224">TC_CPCDIS</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> clock disabled on RC compare.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga5f7304bb7f01f11c8bc02087024dd224"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga2bc60460986874718ff1baaa33f230f9">TC_EEVTEDG</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event edge selection mask.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga2bc60460986874718ff1baaa33f230f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaeb6f81f26bcbe78092109d5e9328a597">TC_EEVTEDG_RISING_EDGE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event on rising edge..  <a href="group__xg_nut_arch_arm_at91_tc.html#gaeb6f81f26bcbe78092109d5e9328a597"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaa19f4bded415ee4e061b05b13579507c">TC_EEVTEDG_FALLING_EDGE</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event on falling edge..  <a href="group__xg_nut_arch_arm_at91_tc.html#gaa19f4bded415ee4e061b05b13579507c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga7e981d0c0e61d12bc4588da7f127e7b3">TC_EEVTEDG_BOTH_EDGE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event on any edge..  <a href="group__xg_nut_arch_arm_at91_tc.html#ga7e981d0c0e61d12bc4588da7f127e7b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga6c544b89d9779a8e41bdcb0b9df6aa2f">TC_EEVT</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event selection mask.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga6c544b89d9779a8e41bdcb0b9df6aa2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gabcc6e138e1705c6ff63ed1a23cc9af24">TC_EEVT_TIOB</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOB selected as external event.  <a href="group__xg_nut_arch_arm_at91_tc.html#gabcc6e138e1705c6ff63ed1a23cc9af24"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gac2c44e05bc7ec5f00ee3f8dd1bab804c">TC_EEVT_XC0</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">XC0 selected as external event.  <a href="group__xg_nut_arch_arm_at91_tc.html#gac2c44e05bc7ec5f00ee3f8dd1bab804c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaf820ac80bf91228524d334d1e8991b80">TC_EEVT_XC1</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">XC1 selected as external event.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaf820ac80bf91228524d334d1e8991b80"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga821482af6b9edc7269dfdff98d2f1a27">TC_EEVT_XC2</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">XC2 selected as external event.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga821482af6b9edc7269dfdff98d2f1a27"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga8d32cfd981f834979ecf368cc338c9b9">TC_ENETRG</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event trigger enable.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga8d32cfd981f834979ecf368cc338c9b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gab7420861722288d6a2122bd969cdc9b3">TC_WAVSEL_UPDOWN</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Count up and down.  <a href="group__xg_nut_arch_arm_at91_tc.html#gab7420861722288d6a2122bd969cdc9b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga216e296b58c5ffc47765100d74efdddf">TC_WAVSEL_RCTRIG</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatic trigger on RC compare.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga216e296b58c5ffc47765100d74efdddf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga594bb7f5d1b69d96684a3f7163571eb8">TC_ACPA</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks RA compare effect on TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga594bb7f5d1b69d96684a3f7163571eb8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga6ab34dfcaa2463c8ed389d3eeaf3e052">TC_ACPA_SET_OUTPUT</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA compare sets TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga6ab34dfcaa2463c8ed389d3eeaf3e052"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga9ad68f250d389d72c285bd7dfb1019b4">TC_ACPA_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA compare clears TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga9ad68f250d389d72c285bd7dfb1019b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga91a880c53b5143d2d46cb31973eca225">TC_ACPA_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA compare toggles TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga91a880c53b5143d2d46cb31973eca225"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga6e4a9c63821abac33fc0d5953a87784d">TC_ACPC</a>&#160;&#160;&#160;0x000C0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks RC compare effect on TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga6e4a9c63821abac33fc0d5953a87784d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga9d49a30eb9168715e677d53331589b0e">TC_ACPC_SET_OUTPUT</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare sets TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga9d49a30eb9168715e677d53331589b0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gafa0654fdf4b55998c2b167c4a5eb8532">TC_ACPC_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare clears TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#gafa0654fdf4b55998c2b167c4a5eb8532"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gac1a2cf8828d4800f1b2407a2a3135f54">TC_ACPC_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x000C0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare toggles TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#gac1a2cf8828d4800f1b2407a2a3135f54"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga1f3ac8268cfb1c8dc3298481e1a86350">TC_AEEVT</a>&#160;&#160;&#160;0x00300000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks external event effect on TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga1f3ac8268cfb1c8dc3298481e1a86350"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gae0479d00893ee8bf84c394ba39ccb47c">TC_AEEVT_SET_OUTPUT</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event sets TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#gae0479d00893ee8bf84c394ba39ccb47c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaecc260c74b3abf84279f91568dbdc09d">TC_AEEVT_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event clears TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaecc260c74b3abf84279f91568dbdc09d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga42c313df4ae35e4a45af3cfef4da2757">TC_AEEVT_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x00300000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event toggles TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga42c313df4ae35e4a45af3cfef4da2757"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaf3bd66833a5803d4098583ecd9d52aef">TC_ASWTRG</a>&#160;&#160;&#160;0x00C00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks software trigger effect on TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaf3bd66833a5803d4098583ecd9d52aef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gade42948c4eb0bc4bbb808377f10e736e">TC_ASWTRG_SET_OUTPUT</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger sets TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#gade42948c4eb0bc4bbb808377f10e736e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaa7bb7c1ddbf7a60dcabb964b35d869d5">TC_ASWTRG_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger clears TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaa7bb7c1ddbf7a60dcabb964b35d869d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga99066e8b0519bba62a85aa1722077b81">TC_ASWTRG_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x00C00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger toggles TIOA.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga99066e8b0519bba62a85aa1722077b81"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga9c37975ceb4076248096972ab3e3521d">TC_BCPB</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks RB compare effect on TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga9c37975ceb4076248096972ab3e3521d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gabd30aee9d4b9f97b4e84c7fe6bfcdd17">TC_BCPB_SET_OUTPUT</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RB compare sets TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#gabd30aee9d4b9f97b4e84c7fe6bfcdd17"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga49369f4ae22ef83ddc1676eb3622e097">TC_BCPB_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RB compare clears TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga49369f4ae22ef83ddc1676eb3622e097"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga07e40e5513e4492195c5c80027000565">TC_BCPB_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RB compare toggles TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga07e40e5513e4492195c5c80027000565"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga86d3e74c330c1742ef409ed6cff684b8">TC_BCPC</a>&#160;&#160;&#160;0x0C000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks RC compare effect on TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga86d3e74c330c1742ef409ed6cff684b8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga79bd65eef6b5277417e16f71c849c34a">TC_BCPC_SET_OUTPUT</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare sets TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga79bd65eef6b5277417e16f71c849c34a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga053dd3a6b6eb6ad7abf797e228ca6b78">TC_BCPC_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare clears TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga053dd3a6b6eb6ad7abf797e228ca6b78"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga2726a72fbf1227fc8211dc418a8bdb39">TC_BCPC_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x0C000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare toggles TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga2726a72fbf1227fc8211dc418a8bdb39"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga752cc9a10ddd2af7a79469f098376734">TC_BEEVT</a>&#160;&#160;&#160;0x30000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks external event effect on TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga752cc9a10ddd2af7a79469f098376734"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaec4f787260a19c3ebe25e4045615f9ed">TC_BEEVT_SET_OUTPUT</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event sets TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaec4f787260a19c3ebe25e4045615f9ed"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga3440f056127721afdaf74e7ad302dedc">TC_BEEVT_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event clears TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga3440f056127721afdaf74e7ad302dedc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga523694b0755c13ef85eca42a5dd03d5d">TC_BEEVT_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x30000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event toggles TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga523694b0755c13ef85eca42a5dd03d5d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga6df9fed80b2b70ba5ea283ca36b63cc2">TC_BSWTRG</a>&#160;&#160;&#160;0xC0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks software trigger effect on TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga6df9fed80b2b70ba5ea283ca36b63cc2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga8f008aee54d297602281980da3244ff4">TC_BSWTRG_SET_OUTPUT</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger sets TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga8f008aee54d297602281980da3244ff4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaba5d993f0ec5c9949bc562030a7c3387">TC_BSWTRG_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger clears TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaba5d993f0ec5c9949bc562030a7c3387"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaeac70928941f499b680cb997aa081fd8">TC_BSWTRG_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0xC0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger toggles TIOB.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaeac70928941f499b680cb997aa081fd8"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Counter Value Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga4fb21a28aefaa006cc22a0e00c441582">TC_CV_OFF</a>&#160;&#160;&#160;0x10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> value register offset.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga4fb21a28aefaa006cc22a0e00c441582"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga7f05011d7ea53b11cf02b3005bc9a276">TC0_CV</a>&#160;&#160;&#160;(TC0_BASE + TC_CV_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> 0 value.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga7f05011d7ea53b11cf02b3005bc9a276"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gacd8406f722c377f4315f9398c56b607c">TC1_CV</a>&#160;&#160;&#160;(TC1_BASE + TC_CV_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> 1 value.  <a href="group__xg_nut_arch_arm_at91_tc.html#gacd8406f722c377f4315f9398c56b607c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gae438eedfb6a64902a10bb4bf075d491a">TC2_CV</a>&#160;&#160;&#160;(TC2_BASE + TC_CV_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> 2 value.  <a href="group__xg_nut_arch_arm_at91_tc.html#gae438eedfb6a64902a10bb4bf075d491a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga564362d9f092090cb234c1614caf3975">TC3_CV</a>&#160;&#160;&#160;(TC3_BASE + TC_CV_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> 3 value.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga564362d9f092090cb234c1614caf3975"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gafbe9d05cceb098e63d91d25a837e13c5">TC4_CV</a>&#160;&#160;&#160;(TC4_BASE + TC_CV_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> 4 value.  <a href="group__xg_nut_arch_arm_at91_tc.html#gafbe9d05cceb098e63d91d25a837e13c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga83a91f851559da2420f53408a3c1cf8a">TC5_CV</a>&#160;&#160;&#160;(TC5_BASE + TC_CV_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> 5 value.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga83a91f851559da2420f53408a3c1cf8a"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Timer Counter Register A</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga54c91e872b4559f2055c26e8d5bf432f">TC_RA_OFF</a>&#160;&#160;&#160;0x14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register A offset.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga54c91e872b4559f2055c26e8d5bf432f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gad6d4dab4d2c04f8d402fa8b3ea997b15">TC0_RA</a>&#160;&#160;&#160;(TC0_BASE + TC_RA_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 register A.  <a href="group__xg_nut_arch_arm_at91_tc.html#gad6d4dab4d2c04f8d402fa8b3ea997b15"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga37125536e069f75ec0013dd5d7e4033f">TC1_RA</a>&#160;&#160;&#160;(TC1_BASE + TC_RA_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 register A.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga37125536e069f75ec0013dd5d7e4033f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gac07909cdb0848d29daa1c25c046e41a0">TC2_RA</a>&#160;&#160;&#160;(TC2_BASE + TC_RA_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 register A.  <a href="group__xg_nut_arch_arm_at91_tc.html#gac07909cdb0848d29daa1c25c046e41a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gac4ac7f9e15bbd67a40dee6f35ec5d22d">TC3_RA</a>&#160;&#160;&#160;(TC3_BASE + TC_RA_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 register A.  <a href="group__xg_nut_arch_arm_at91_tc.html#gac4ac7f9e15bbd67a40dee6f35ec5d22d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gac0039f3b628ef1c5cb56932702df1b5b">TC4_RA</a>&#160;&#160;&#160;(TC4_BASE + TC_RA_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 register A.  <a href="group__xg_nut_arch_arm_at91_tc.html#gac0039f3b628ef1c5cb56932702df1b5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gafe51332ae6a36157d9e4566e909488de">TC5_RA</a>&#160;&#160;&#160;(TC5_BASE + TC_RA_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 register A.  <a href="group__xg_nut_arch_arm_at91_tc.html#gafe51332ae6a36157d9e4566e909488de"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Timer Counter Register B</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaf874c0e64c449b0a8b66ba5eb42289bb">TC_RB_OFF</a>&#160;&#160;&#160;0x18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register B offset.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaf874c0e64c449b0a8b66ba5eb42289bb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gac8451bd635659492e4264db81a47da0c">TC0_RB</a>&#160;&#160;&#160;(TC0_BASE + TC_RB_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 register B.  <a href="group__xg_nut_arch_arm_at91_tc.html#gac8451bd635659492e4264db81a47da0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaf847dc59e9cf41857114d3adab51d94b">TC1_RB</a>&#160;&#160;&#160;(TC1_BASE + TC_RB_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 register B.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaf847dc59e9cf41857114d3adab51d94b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga09aad00548e63a9b2ab6889f1d3e5b68">TC2_RB</a>&#160;&#160;&#160;(TC2_BASE + TC_RB_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 register B.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga09aad00548e63a9b2ab6889f1d3e5b68"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaca9e0f9683352b56c6bab51f75d20bd8">TC3_RB</a>&#160;&#160;&#160;(TC3_BASE + TC_RB_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 register B.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaca9e0f9683352b56c6bab51f75d20bd8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga21ad167b6944251584614b8d72fc9b4f">TC4_RB</a>&#160;&#160;&#160;(TC4_BASE + TC_RB_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 register B.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga21ad167b6944251584614b8d72fc9b4f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga591d021d083be4c7e7786750a557f65b">TC5_RB</a>&#160;&#160;&#160;(TC5_BASE + TC_RB_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 register B.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga591d021d083be4c7e7786750a557f65b"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Timer Counter Register C</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga6e0b9d3a99b6f15d563a7cd025f5fbe3">TC_RC_OFF</a>&#160;&#160;&#160;0x1C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register C offset.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga6e0b9d3a99b6f15d563a7cd025f5fbe3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga1f4aefb52238435df4b05fa1c8101c94">TC0_RC</a>&#160;&#160;&#160;(TC0_BASE + TC_RC_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 register C.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga1f4aefb52238435df4b05fa1c8101c94"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gac2c24256f3f737eb6a3ad5de658a730c">TC1_RC</a>&#160;&#160;&#160;(TC1_BASE + TC_RC_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 register C.  <a href="group__xg_nut_arch_arm_at91_tc.html#gac2c24256f3f737eb6a3ad5de658a730c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gadc2403d7e71edd71fbd313a8d5be3a91">TC2_RC</a>&#160;&#160;&#160;(TC2_BASE + TC_RC_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 register C.  <a href="group__xg_nut_arch_arm_at91_tc.html#gadc2403d7e71edd71fbd313a8d5be3a91"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gadf84baaace496e07148c87d57b91c6e6">TC3_RC</a>&#160;&#160;&#160;(TC3_BASE + TC_RC_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 register C.  <a href="group__xg_nut_arch_arm_at91_tc.html#gadf84baaace496e07148c87d57b91c6e6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaaceb7402e419a76f3939c7a8ced47ac1">TC4_RC</a>&#160;&#160;&#160;(TC4_BASE + TC_RC_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 register C.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaaceb7402e419a76f3939c7a8ced47ac1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga0ed05601f88de0d6df4e2ab1f7f2596f">TC5_RC</a>&#160;&#160;&#160;(TC5_BASE + TC_RC_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 register C.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga0ed05601f88de0d6df4e2ab1f7f2596f"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Timer Counter Status and Interrupt Registers</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga5cdb73d9b3fc3d7c278a483d2664475b">TC_SR_OFF</a>&#160;&#160;&#160;0x20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register offset.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga5cdb73d9b3fc3d7c278a483d2664475b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga7ccb259fe381a24f1a902c91a9a293b5">TC0_SR</a>&#160;&#160;&#160;(TC0_BASE + TC_SR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 status register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga7ccb259fe381a24f1a902c91a9a293b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaa7aa7a13c96bab9c8720974c7231ed26">TC1_SR</a>&#160;&#160;&#160;(TC1_BASE + TC_SR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 status register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaa7aa7a13c96bab9c8720974c7231ed26"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gae0bbdbd2f1cccfd0a6a23e6cfbb39c2b">TC2_SR</a>&#160;&#160;&#160;(TC2_BASE + TC_SR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 status register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gae0bbdbd2f1cccfd0a6a23e6cfbb39c2b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga18456387cc6449ee6fd5169e70b67935">TC3_SR</a>&#160;&#160;&#160;(TC3_BASE + TC_SR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 status register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga18456387cc6449ee6fd5169e70b67935"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga6638724e304029e03214338ebdffb203">TC4_SR</a>&#160;&#160;&#160;(TC4_BASE + TC_SR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 status register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga6638724e304029e03214338ebdffb203"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gab9643bfdc621ee9504520a671f53abc0">TC5_SR</a>&#160;&#160;&#160;(TC5_BASE + TC_SR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 status register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gab9643bfdc621ee9504520a671f53abc0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gad578d93059661ad485b6d3048e2eb837">TC_IER_OFF</a>&#160;&#160;&#160;0x24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register offset.  <a href="group__xg_nut_arch_arm_at91_tc.html#gad578d93059661ad485b6d3048e2eb837"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gad7b164be3c1aa338f8a84ea883037213">TC0_IER</a>&#160;&#160;&#160;(TC0_BASE + TC_IER_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gad7b164be3c1aa338f8a84ea883037213"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gad516a66a1f02f5ca823e273fc0e01db8">TC1_IER</a>&#160;&#160;&#160;(TC1_BASE + TC_IER_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gad516a66a1f02f5ca823e273fc0e01db8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga421fb19b947ab50cb578c43043e2a95e">TC2_IER</a>&#160;&#160;&#160;(TC2_BASE + TC_IER_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga421fb19b947ab50cb578c43043e2a95e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga175886eec96b49e5911795f2615255af">TC3_IER</a>&#160;&#160;&#160;(TC3_BASE + TC_IER_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga175886eec96b49e5911795f2615255af"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gacce3162ff44b0c35f051eb1f6a9ce231">TC4_IER</a>&#160;&#160;&#160;(TC4_BASE + TC_IER_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gacce3162ff44b0c35f051eb1f6a9ce231"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaf262157cd5aeb4d6f076789cd985bded">TC5_IER</a>&#160;&#160;&#160;(TC5_BASE + TC_IER_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaf262157cd5aeb4d6f076789cd985bded"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gac173d2337860574eb3b9e22825937f0c">TC_IDR_OFF</a>&#160;&#160;&#160;0x28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register offset.  <a href="group__xg_nut_arch_arm_at91_tc.html#gac173d2337860574eb3b9e22825937f0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga7d2680fbbfe6e5c38ee43ba03947220b">TC0_IDR</a>&#160;&#160;&#160;(TC0_BASE + TC_IDR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga7d2680fbbfe6e5c38ee43ba03947220b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gafc20046b89a2828fdaa0b35408cf1040">TC1_IDR</a>&#160;&#160;&#160;(TC1_BASE + TC_IDR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gafc20046b89a2828fdaa0b35408cf1040"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga911aeca9cc239b954aa5c3f2ab100c06">TC2_IDR</a>&#160;&#160;&#160;(TC2_BASE + TC_IDR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga911aeca9cc239b954aa5c3f2ab100c06"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga859db9e2118251c61d5ab7e84b9e5180">TC3_IDR</a>&#160;&#160;&#160;(TC3_BASE + TC_IDR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga859db9e2118251c61d5ab7e84b9e5180"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gae5898720e0ecc862da69599f4d7d007a">TC4_IDR</a>&#160;&#160;&#160;(TC4_BASE + TC_IDR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gae5898720e0ecc862da69599f4d7d007a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga1271f93867251deb4ca66808c95970ee">TC5_IDR</a>&#160;&#160;&#160;(TC5_BASE + TC_IDR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga1271f93867251deb4ca66808c95970ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga64f8a242669c5354bfcb3a870cc71207">TC_IMR_OFF</a>&#160;&#160;&#160;0x2C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register offset.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga64f8a242669c5354bfcb3a870cc71207"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gacab765f13f9749d73e5aab9027937e71">TC0_IMR</a>&#160;&#160;&#160;(TC0_BASE + TC_IMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gacab765f13f9749d73e5aab9027937e71"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga984741c924f7380f880a07c99bae2ab5">TC1_IMR</a>&#160;&#160;&#160;(TC1_BASE + TC_IMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga984741c924f7380f880a07c99bae2ab5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga59fb84894981440289cb971a3113cf64">TC2_IMR</a>&#160;&#160;&#160;(TC2_BASE + TC_IMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga59fb84894981440289cb971a3113cf64"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gab3f67933d298ea263d70c28b285d3c65">TC3_IMR</a>&#160;&#160;&#160;(TC3_BASE + TC_IMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gab3f67933d298ea263d70c28b285d3c65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga49061490cafe0969c4057033e7b8ccbd">TC4_IMR</a>&#160;&#160;&#160;(TC4_BASE + TC_IMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga49061490cafe0969c4057033e7b8ccbd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga694a6f7a1c05cbc0156ab65b4fbc32a6">TC5_IMR</a>&#160;&#160;&#160;(TC5_BASE + TC_IMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga694a6f7a1c05cbc0156ab65b4fbc32a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga6d3e519687dc1f9b5077a4aa0c083c94">TC_COVFS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="class_counter.html">Counter</a> overflow flag.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga6d3e519687dc1f9b5077a4aa0c083c94"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga101e4869d5d5d7abaa2dbb782d095015">TC_LOVRS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load overrun flag.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga101e4869d5d5d7abaa2dbb782d095015"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga44370952dcc2973fdccbe58e4d08f756">TC_CPAS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA compare flag.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga44370952dcc2973fdccbe58e4d08f756"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga43e64a88e17afe352aa631d635c576bc">TC_CPBS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RB compare flag.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga43e64a88e17afe352aa631d635c576bc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gae5090a7ae689064547f920a7bb9362f9">TC_CPCS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare flag.  <a href="group__xg_nut_arch_arm_at91_tc.html#gae5090a7ae689064547f920a7bb9362f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaa19b45cbfc78e747a2b091e3629a29e9">TC_LDRAS</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA loading flag.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaa19b45cbfc78e747a2b091e3629a29e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gad4ffd5868ead5efad62a98ece7a13435">TC_LDRBS</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RB loading flag.  <a href="group__xg_nut_arch_arm_at91_tc.html#gad4ffd5868ead5efad62a98ece7a13435"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga87bd9104a2878eea0d360c5c74c5a475">TC_ETRGS</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External trigger flag.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga87bd9104a2878eea0d360c5c74c5a475"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga80b4ef11a2bc7f68e8a530c5b57ed04b">TC_CLKSTA</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock enable flag.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga80b4ef11a2bc7f68e8a530c5b57ed04b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga57765b5559f8af8bcfb570fbdd2f4d6b">TC_MTIOA</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOA flag.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga57765b5559f8af8bcfb570fbdd2f4d6b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga05ddcfd6da38a316db1cc6c9cd696dca">TC_MTIOB</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOB flag.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga05ddcfd6da38a316db1cc6c9cd696dca"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Timer Counter Block Control Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga2e6b06f6f46e929172446050a10627dc">TC_BCR_OFF</a>&#160;&#160;&#160;0xC0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Block control register offset.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga2e6b06f6f46e929172446050a10627dc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga4f39daaa8cad85e26c8a14c9a6e388ad">TC_BKL0_CR</a>&#160;&#160;&#160;(TC_BASE + TC_BCR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Block 0 control register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga4f39daaa8cad85e26c8a14c9a6e388ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga4a443c52fa0df0726b0c25205ea856e1">TC_BCR</a>&#160;&#160;&#160;TC_BKL0_CR</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Block control register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga4a443c52fa0df0726b0c25205ea856e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaa02207a33b710f4309660ec77bd98c45">TC_BKL1_CR</a>&#160;&#160;&#160;(TC_BLK1_BASE + TC_BCR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Block 1 control register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaa02207a33b710f4309660ec77bd98c45"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaf3a473be828491a7a3aea702e73a0a92">TC_SYNC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronisation trigger.  <a href="group__xg_nut_arch_arm_at91_tc.html#gaf3a473be828491a7a3aea702e73a0a92"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Timer Counter Block Mode Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gad4fb5d9068b5c91b9d04b79bf1c81d9f">TC_BMR_OFF</a>&#160;&#160;&#160;0xC4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Block mode register offset.  <a href="group__xg_nut_arch_arm_at91_tc.html#gad4fb5d9068b5c91b9d04b79bf1c81d9f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga0a36f626817bc660ffee65400066ff7f">TC_BLK0_MR</a>&#160;&#160;&#160;(TC_BASE + TC_BMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Block 0 mode register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga0a36f626817bc660ffee65400066ff7f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga5df5c858a1d6a5e79f8ee194de365e12">TC_BMR</a>&#160;&#160;&#160;TC_BKL0_MR</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Block control register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga5df5c858a1d6a5e79f8ee194de365e12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga92bf5a0f8ab8b8fdb7c74d9d9d93b677">TC_BLK1_MR</a>&#160;&#160;&#160;(TC_BLK1_BASE + TC_BMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Block 1 mode register address.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga92bf5a0f8ab8b8fdb7c74d9d9d93b677"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga8ba853d80040a40950660ea61d59a2ac">TC_TC0XC0S</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock signal 0 selection mask.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga8ba853d80040a40950660ea61d59a2ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gabdc4a9c3eb1d69939093f3a40ee50581">TC_TCLK0XC0</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TCLK0.  <a href="group__xg_nut_arch_arm_at91_tc.html#gabdc4a9c3eb1d69939093f3a40ee50581"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga63445ccf43522aa911a6564dd79c951d">TC_NONEXC0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">None selected.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga63445ccf43522aa911a6564dd79c951d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga8c869dd55e64e5a638e6114f6a60d93a">TC_TIOA1XC0</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TIOA1.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga8c869dd55e64e5a638e6114f6a60d93a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga3230c1153db317c4d9e1fadc01eab041">TC_TIOA2XC0</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TIOA2.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga3230c1153db317c4d9e1fadc01eab041"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gabb91f7df2f4fd699e98a81a84b87c8bf">TC_TC1XC1S</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock signal 1 selection mask.  <a href="group__xg_nut_arch_arm_at91_tc.html#gabb91f7df2f4fd699e98a81a84b87c8bf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga063eab0b1a02621c7616366e9eb742a5">TC_TCLK1XC1</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TCLK1.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga063eab0b1a02621c7616366e9eb742a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga3a6fde1ec0f40d5dddb09db05e1e5f1b">TC_NONEXC1</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">None selected.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga3a6fde1ec0f40d5dddb09db05e1e5f1b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga3db45758807afafc5d09e50ab6ee5326">TC_TIOA0XC1</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TIOA0.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga3db45758807afafc5d09e50ab6ee5326"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gabf2bff0b46bdf8f64e0d0c02c69dde27">TC_TIOA2XC1</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TIOA2.  <a href="group__xg_nut_arch_arm_at91_tc.html#gabf2bff0b46bdf8f64e0d0c02c69dde27"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga3f421008c4ab7ce93b98271ab4e04dfe">TC_TC2XC2S</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock signal 2 selection mask.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga3f421008c4ab7ce93b98271ab4e04dfe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga790ef53ba6f05bcc5f118ad9af237ade">TC_TCLK2XC2</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TCLK2.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga790ef53ba6f05bcc5f118ad9af237ade"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga2d2acab73e23162346025c625f7a49ac">TC_NONEXC2</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">None selected.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga2d2acab73e23162346025c625f7a49ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gae14e1f7703403a71484a0ae9170bf12e">TC_TIOA0XC2</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TIOA0.  <a href="group__xg_nut_arch_arm_at91_tc.html#gae14e1f7703403a71484a0ae9170bf12e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga8989f2250332b8af38465b80ea9b2d7d">TC_TIOA1XC2</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TIOA1.  <a href="group__xg_nut_arch_arm_at91_tc.html#ga8989f2250332b8af38465b80ea9b2d7d"></a><br/></td></tr>
</table>
</div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="at91__tc_8h.html">at91_tc.h</a>      </li>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr>
<address>
  <small>
    &copy;&nbsp;2000-2010 by contributors - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
