\doxysection{TIM\+\_\+\+Config\+\_\+\+Typedef Struct Reference}
\hypertarget{struct_t_i_m___config___typedef}{}\label{struct_t_i_m___config___typedef}\index{TIM\_Config\_Typedef@{TIM\_Config\_Typedef}}


{\ttfamily \#include $<$tim.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} \mbox{\hyperlink{struct_t_i_m___config___typedef_ad9c393e32df95af2f6d18030bf82df98}{timer}}
\begin{DoxyCompactList}\small\item\em Timer. Which timer will be configured. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___config___typedef_a85534f33328d4a0d1c9ef82558e33f78}{PSC}}
\begin{DoxyCompactList}\small\item\em Prescaler. The counter clock frequency CK\+\_\+\+CNT is equal to f\+CK\+\_\+\+PSC / (PSC\mbox{[}15\+:0\mbox{]} + 1). \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___config___typedef_a0cffa5dda75b6b5e4a71f4fa6915203f}{ARR}}
\begin{DoxyCompactList}\small\item\em Auto-\/\+Reload register. Defines the maximum number that the timer will count up to (or down from). \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_t_i_m___config___typedef_a000fcbd6dead41212e3191fc83830019}{enable\+Interrupt}}
\begin{DoxyCompactList}\small\item\em Boolean that controls whether or not the clock should generate interrupts. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_t_i_m___config___typedef_a0cffa5dda75b6b5e4a71f4fa6915203f}\index{TIM\_Config\_Typedef@{TIM\_Config\_Typedef}!ARR@{ARR}}
\index{ARR@{ARR}!TIM\_Config\_Typedef@{TIM\_Config\_Typedef}}
\doxysubsubsection{\texorpdfstring{ARR}{ARR}}
{\footnotesize\ttfamily \label{struct_t_i_m___config___typedef_a0cffa5dda75b6b5e4a71f4fa6915203f} 
uint16\+\_\+t ARR}



Auto-\/\+Reload register. Defines the maximum number that the timer will count up to (or down from). 

\Hypertarget{struct_t_i_m___config___typedef_a000fcbd6dead41212e3191fc83830019}\index{TIM\_Config\_Typedef@{TIM\_Config\_Typedef}!enableInterrupt@{enableInterrupt}}
\index{enableInterrupt@{enableInterrupt}!TIM\_Config\_Typedef@{TIM\_Config\_Typedef}}
\doxysubsubsection{\texorpdfstring{enableInterrupt}{enableInterrupt}}
{\footnotesize\ttfamily \label{struct_t_i_m___config___typedef_a000fcbd6dead41212e3191fc83830019} 
uint8\+\_\+t enable\+Interrupt}



Boolean that controls whether or not the clock should generate interrupts. 

\Hypertarget{struct_t_i_m___config___typedef_a85534f33328d4a0d1c9ef82558e33f78}\index{TIM\_Config\_Typedef@{TIM\_Config\_Typedef}!PSC@{PSC}}
\index{PSC@{PSC}!TIM\_Config\_Typedef@{TIM\_Config\_Typedef}}
\doxysubsubsection{\texorpdfstring{PSC}{PSC}}
{\footnotesize\ttfamily \label{struct_t_i_m___config___typedef_a85534f33328d4a0d1c9ef82558e33f78} 
uint16\+\_\+t PSC}



Prescaler. The counter clock frequency CK\+\_\+\+CNT is equal to f\+CK\+\_\+\+PSC / (PSC\mbox{[}15\+:0\mbox{]} + 1). 

\Hypertarget{struct_t_i_m___config___typedef_ad9c393e32df95af2f6d18030bf82df98}\index{TIM\_Config\_Typedef@{TIM\_Config\_Typedef}!timer@{timer}}
\index{timer@{timer}!TIM\_Config\_Typedef@{TIM\_Config\_Typedef}}
\doxysubsubsection{\texorpdfstring{timer}{timer}}
{\footnotesize\ttfamily \label{struct_t_i_m___config___typedef_ad9c393e32df95af2f6d18030bf82df98} 
\mbox{\hyperlink{tim_8h_a5b31ce769abb7de5285cb952034a6629}{TIM\+\_\+\+TIMER\+\_\+\+State}} timer}



Timer. Which timer will be configured. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Administrator/\+Desktop/\+STM32\+L4\+XX-\/\+Drivers/inc/\mbox{\hyperlink{tim_8h}{tim.\+h}}\end{DoxyCompactItemize}
