\hypertarget{struct_r_t_c___mem_map}{}\doxysection{R\+T\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_r_t_c___mem_map}\index{RTC\_MemMap@{RTC\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___mem_map_a4ca4d2878d99736cbff0e8b107a275f2}{T\+SR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___mem_map_a32641b62d548255bdf2164b457a2aaeb}{T\+PR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___mem_map_a500ab794376810b97e2b2e01658f330c}{T\+AR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___mem_map_ab816b0540497796070202cd2f5bc10ed}{T\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___mem_map_a05c71be888cd40a4d91c631260d684d7}{CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___mem_map_a82faed2f609de35e3b27d5fd27ba82e2}{SR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___mem_map_a6d1b4fe68ed53926b57392e7ad582469}{LR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___mem_map_a1db69b589f5bfc5faa12b9c54e7c8061}{I\+ER}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
R\+TC -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_t_c___mem_map_a05c71be888cd40a4d91c631260d684d7}\label{struct_r_t_c___mem_map_a05c71be888cd40a4d91c631260d684d7}} 
\index{RTC\_MemMap@{RTC\_MemMap}!CR@{CR}}
\index{CR@{CR}!RTC\_MemMap@{RTC\_MemMap}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+CR}

R\+TC Control Register, offset\+: 0x10 \mbox{\Hypertarget{struct_r_t_c___mem_map_a1db69b589f5bfc5faa12b9c54e7c8061}\label{struct_r_t_c___mem_map_a1db69b589f5bfc5faa12b9c54e7c8061}} 
\index{RTC\_MemMap@{RTC\_MemMap}!IER@{IER}}
\index{IER@{IER}!RTC\_MemMap@{RTC\_MemMap}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+I\+ER}

R\+TC Interrupt Enable Register, offset\+: 0x1C \mbox{\Hypertarget{struct_r_t_c___mem_map_a6d1b4fe68ed53926b57392e7ad582469}\label{struct_r_t_c___mem_map_a6d1b4fe68ed53926b57392e7ad582469}} 
\index{RTC\_MemMap@{RTC\_MemMap}!LR@{LR}}
\index{LR@{LR}!RTC\_MemMap@{RTC\_MemMap}}
\doxysubsubsection{\texorpdfstring{LR}{LR}}
{\footnotesize\ttfamily uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+LR}

R\+TC Lock Register, offset\+: 0x18 \mbox{\Hypertarget{struct_r_t_c___mem_map_a82faed2f609de35e3b27d5fd27ba82e2}\label{struct_r_t_c___mem_map_a82faed2f609de35e3b27d5fd27ba82e2}} 
\index{RTC\_MemMap@{RTC\_MemMap}!SR@{SR}}
\index{SR@{SR}!RTC\_MemMap@{RTC\_MemMap}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+SR}

R\+TC Status Register, offset\+: 0x14 \mbox{\Hypertarget{struct_r_t_c___mem_map_a500ab794376810b97e2b2e01658f330c}\label{struct_r_t_c___mem_map_a500ab794376810b97e2b2e01658f330c}} 
\index{RTC\_MemMap@{RTC\_MemMap}!TAR@{TAR}}
\index{TAR@{TAR}!RTC\_MemMap@{RTC\_MemMap}}
\doxysubsubsection{\texorpdfstring{TAR}{TAR}}
{\footnotesize\ttfamily uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+AR}

R\+TC Time Alarm Register, offset\+: 0x8 \mbox{\Hypertarget{struct_r_t_c___mem_map_ab816b0540497796070202cd2f5bc10ed}\label{struct_r_t_c___mem_map_ab816b0540497796070202cd2f5bc10ed}} 
\index{RTC\_MemMap@{RTC\_MemMap}!TCR@{TCR}}
\index{TCR@{TCR}!RTC\_MemMap@{RTC\_MemMap}}
\doxysubsubsection{\texorpdfstring{TCR}{TCR}}
{\footnotesize\ttfamily uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+CR}

R\+TC Time Compensation Register, offset\+: 0xC \mbox{\Hypertarget{struct_r_t_c___mem_map_a32641b62d548255bdf2164b457a2aaeb}\label{struct_r_t_c___mem_map_a32641b62d548255bdf2164b457a2aaeb}} 
\index{RTC\_MemMap@{RTC\_MemMap}!TPR@{TPR}}
\index{TPR@{TPR}!RTC\_MemMap@{RTC\_MemMap}}
\doxysubsubsection{\texorpdfstring{TPR}{TPR}}
{\footnotesize\ttfamily uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+PR}

R\+TC Time Prescaler Register, offset\+: 0x4 \mbox{\Hypertarget{struct_r_t_c___mem_map_a4ca4d2878d99736cbff0e8b107a275f2}\label{struct_r_t_c___mem_map_a4ca4d2878d99736cbff0e8b107a275f2}} 
\index{RTC\_MemMap@{RTC\_MemMap}!TSR@{TSR}}
\index{TSR@{TSR}!RTC\_MemMap@{RTC\_MemMap}}
\doxysubsubsection{\texorpdfstring{TSR}{TSR}}
{\footnotesize\ttfamily uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+SR}

R\+TC Time Seconds Register, offset\+: 0x0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
