(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (DT a) (ADJP (ADJP (JJ high) (NN speed)) (CC and) (ADJP (NN area) (NN efficient))) (NNP DWT) (NN processor) (VBN based) (NN design)) (PP (IN for) (NP (NNP Image) (NNP Compression) (NNS applications))))) (. .))
(S (PP (IN In) (NP (DT this) (VBN proposed) (NN design))) (, ,) (NP (VBN pipelined) (ADJP (RB partially) (JJ serial)) (NN architecture)) (VP (VBZ has) (VP (VBN been) (VP (VBN used) (S (VP (TO to) (VP (VB enhance) (NP (NP (DT the) (NN speed)) (PP (IN along) (PP (IN with) (NP (NP (JJ optimal) (NN utilization) (CC and) (NNS resources)) (ADJP (JJ available) (PP (IN on) (NP (NN target) (NNP FPGA)))))))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN model)) (VP (VBZ has) (VP (VBN been) (VP (VP (VBN designed) (CC and) (VBN simulated) (S (VP (VBG using) (NP (NNP Simulink) (CC and) (NNP System) (NNP Generator) (NNS blocks))))) (, ,) (VP (VBN synthesized) (PP (IN with) (NP (NP (NNP Xilinx) (NNP Synthesis) (NN tool)) (PRN (-LRB- -LRB-) (NP (NNP XST)) (-RRB- -RRB-))))) (CC and) (VP (VBN implemented) (PP (IN on) (NP (ADJP (NNP Spartan) (NX (NX (CD 2) (CC and) (CD 3))) (VBN based)) (NN XC2S100-5tq144) (CC and) (JJ XC3S500E-4fg320) (NN target) (NN device))))))) (. .))
(S (NP (DT The) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (NP (VBD proposed) (NN design)) (VP (MD can) (VP (VB operate) (PP (IN at) (NP (NP (JJ maximum) (NN frequency)) (NP (CD 231) (NNP MHz)))) (PP (IN in) (NP (NP (NN case)) (PP (IN of) (NP (NNP Spartan) (CD 3))))) (PP (IN by) (S (VP (VBG consuming) (NP (NP (NN power)) (PP (IN of) (NP (CD 117mW)))) (PP (IN at) (NP (ADJP (CD 28) (JJ degree/c)) (NN junction) (NN temperature))))))))))) (. .))
(S (NP (DT The) (NN result) (NN comparison)) (VP (VBZ has) (VP (VBN shown) (NP (NP (DT an) (NN improvement)) (PP (IN of) (NP (CD 15) (NN %))) (PP (IN in) (NP (NN speed)))))) (. .))
