Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst\projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: fsm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fsm.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fsm"
Output Format                      : NGC
Target Device                      : xc3s50-4-vq100

---- Source Options
Top Module Name                    : fsm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : fsm.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/tests/work/fsm.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fsm> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fsm> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/tests/work/fsm.vhd" line 260: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CNT_OF>
Entity <fsm> analyzed. Unit <fsm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fsm>.
    Related source file is "E:/tests/work/fsm.vhd".
    Using one-hot encoding for signal <present_state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <present_state> of Case statement line 54 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <present_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 20-bit register for signal <present_state>.
Unit <fsm> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 20-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fsm, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fsm.ngr
Top Level Output File Name         : fsm
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 52
#      LUT2                        : 2
#      LUT2_L                      : 1
#      LUT3                        : 10
#      LUT3_L                      : 3
#      LUT4                        : 30
#      LUT4_D                      : 1
#      LUT4_L                      : 3
#      MUXF5                       : 2
# FlipFlops/Latches                : 20
#      FDC                         : 19
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 18
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50vq100-4 

 Number of Slices:                       28  out of    768     3%  
 Number of Slice Flip Flops:             20  out of   1536     1%  
 Number of 4 input LUTs:                 50  out of   1536     3%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     63    38%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 20    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.768ns (Maximum Frequency: 173.370MHz)
   Minimum input arrival time before clock: 9.820ns
   Maximum output required time after clock: 10.196ns
   Maximum combinational path delay: 14.299ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.768ns (frequency: 173.370MHz)
  Total number of paths / destination ports: 75 / 20
-------------------------------------------------------------------------
Delay:               5.768ns (Levels of Logic = 4)
  Source:            present_state_10 (FF)
  Destination:       present_state_16 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: present_state_10 to present_state_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   1.102  present_state_10 (present_state_10)
     LUT4:I1->O            2   0.551   0.903  next_state<16>1153 (next_state<16>1153)
     LUT4:I3->O            1   0.551   0.000  next_state<16>1178_SW2_F (N26)
     MUXF5:I0->O           1   0.360   0.827  next_state<16>1178_SW2 (N24)
     LUT4:I3->O            1   0.551   0.000  next_state<16> (next_state<16>)
     FDC:D                     0.203          present_state_16
    ----------------------------------------
    Total                      5.768ns (2.936ns logic, 2.832ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 370 / 20
-------------------------------------------------------------------------
Offset:              9.820ns (Levels of Logic = 7)
  Source:            KEY<1> (PAD)
  Destination:       present_state_16 (FF)
  Destination Clock: CLK rising

  Data Path: KEY<1> to present_state_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.821   1.405  KEY_1_IBUF (KEY_1_IBUF)
     LUT4:I0->O            1   0.551   1.140  next_state_and000012 (next_state_and000012)
     LUT4:I0->O           12   0.551   1.313  next_state_and000071 (next_state_and0000)
     LUT4:I1->O            1   0.551   0.996  next_state<16>_SW0 (N17)
     LUT4:I1->O            1   0.551   0.000  next_state<16>1178_SW2_F (N26)
     MUXF5:I0->O           1   0.360   0.827  next_state<16>1178_SW2 (N24)
     LUT4:I3->O            1   0.551   0.000  next_state<16> (next_state<16>)
     FDC:D                     0.203          present_state_16
    ----------------------------------------
    Total                      9.820ns (4.139ns logic, 5.681ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Offset:              10.196ns (Levels of Logic = 3)
  Source:            present_state_19 (FF)
  Destination:       FSM_LCD_WR (PAD)
  Source Clock:      CLK rising

  Data Path: present_state_19 to FSM_LCD_WR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   1.102  present_state_19 (present_state_19)
     LUT3:I1->O            1   0.551   0.827  FSM_LCD_WR_SW2 (N28)
     LUT4:I3->O            1   0.551   0.801  FSM_LCD_WR (FSM_LCD_WR_OBUF)
     OBUF:I->O                 5.644          FSM_LCD_WR_OBUF (FSM_LCD_WR)
    ----------------------------------------
    Total                     10.196ns (7.466ns logic, 2.730ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 2
-------------------------------------------------------------------------
Delay:               14.299ns (Levels of Logic = 6)
  Source:            KEY<1> (PAD)
  Destination:       FSM_LCD_WR (PAD)

  Data Path: KEY<1> to FSM_LCD_WR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.821   1.405  KEY_1_IBUF (KEY_1_IBUF)
     LUT4:I0->O            1   0.551   1.140  next_state_and000012 (next_state_and000012)
     LUT4:I0->O           12   0.551   1.457  next_state_and000071 (next_state_and0000)
     LUT3:I0->O            1   0.551   0.827  FSM_LCD_WR_SW2 (N28)
     LUT4:I3->O            1   0.551   0.801  FSM_LCD_WR (FSM_LCD_WR_OBUF)
     OBUF:I->O                 5.644          FSM_LCD_WR_OBUF (FSM_LCD_WR)
    ----------------------------------------
    Total                     14.299ns (8.669ns logic, 5.630ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.31 secs
 
--> 

Total memory usage is 135768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

