#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 21 22:57:12 2019
# Process ID: 3184
# Current directory: C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9236 C:\Users\pro\Documents\CmodA7_Microblaze_AD9959_DDS_2\UserIP\axi_AD9959\edit_axi_AD9959_v2_0.xpr
# Log file: C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/vivado.log
# Journal file: C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/edit_axi_AD9959_v2_0.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file {C:\Users\pro\Documents\CmodA7_Microblaze_AD9959_DDS_2\UserIP\axi_AD9959\axi_AD9959_2.0\component.xml}
set_property source_mgmt_mode DisplayOnly [current_project]
set_property source_mgmt_mode All [current_project]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0
set_property  ip_repo_paths  c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\pro\Documents\CmodA7_Microblaze_AD9959_DDS_2\UserIP\axi_AD9959\axi_AD9959_2.0\mit.edu_user_axi_AD9959_2.0.zip} [ipx::current_core]
ipx::unload_core component_1
ipx::open_ipxact_file {C:\Users\pro\Documents\CmodA7_Microblaze_AD9959_DDS_2\UserIP\axi_AD9959\axi_AD9959_2.0\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\pro\Documents\CmodA7_Microblaze_AD9959_DDS_2\UserIP\axi_AD9959\axi_AD9959_2.0\mit.edu_user_axi_AD9959_2.0.zip} [ipx::current_core]
ipx::unload_core component_2
ipx::open_ipxact_file {C:\Users\pro\Documents\CmodA7_Microblaze_AD9959_DDS_2\UserIP\axi_AD9959\axi_AD9959_2.0\component.xml}
close_project
open_project C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.xpr
create_bd_design "CmodA7_AD9959_Mb"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {32KB} preset {None}}  [get_bd_cells microblaze_0]
regenerate_bd_layout
save_bd_design
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_1/clock_CLK_IN1" -diagram "CmodA7_AD9959_Mb" 
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset (BTN0) ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset (BTN0) ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
delete_bd_objs [get_bd_cells xlconstant_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2.5 370 223} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {5} CONFIG.C_DOUT_DEFAULT {0xFFFFFFFF} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
startgroup
create_bd_cell -type ip -vlnv mit.edu:user:axi_AD9959:2.0 axi_AD9959_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_AD9959_0/S00_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_AD9959_0/S00_AXI]
regenerate_bd_layout
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins microblaze_0_xlconcat/In1]
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
regenerate_bd_layout
save_bd_design
regenerate_bd_layout -routing
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/trigger]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/btn]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/w10_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/w1_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/w2_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/w3_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/reference]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/sdio_check]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/csb_check]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/sclk_check]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/w7_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/w10_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/w1_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/w2_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/w3_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/sdio]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/p]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/sclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/csb]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/reset_dds]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/pwr_dwn]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_AD9959_0/io_update]
endgroup
save_bd_design
regenerate_bd_layout
save_bd_design
validate_bd_design
set_property synth_checkpoint_mode None [get_files  C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.srcs/sources_1/bd/CmodA7_AD9959_Mb/CmodA7_AD9959_Mb.bd]
generate_target all [get_files  C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.srcs/sources_1/bd/CmodA7_AD9959_Mb/CmodA7_AD9959_Mb.bd]
export_ip_user_files -of_objects [get_files C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.srcs/sources_1/bd/CmodA7_AD9959_Mb/CmodA7_AD9959_Mb.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.srcs/sources_1/bd/CmodA7_AD9959_Mb/CmodA7_AD9959_Mb.bd] -directory C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.ip_user_files -ipstatic_source_dir C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.cache/compile_simlib/modelsim} {questa=C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.cache/compile_simlib/questa} {riviera=C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.cache/compile_simlib/riviera} {activehdl=C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.srcs/sources_1/bd/CmodA7_AD9959_Mb/CmodA7_AD9959_Mb.bd] -top
add_files -norecurse C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.srcs/sources_1/bd/CmodA7_AD9959_Mb/hdl/CmodA7_AD9959_Mb_wrapper.v
launch_runs synth_1 -jobs 3
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 3
wait_on_run impl_1
open_bd_design {C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.srcs/sources_1/bd/CmodA7_AD9959_Mb/CmodA7_AD9959_Mb.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_run impl_1
open_hw
file mkdir C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.sdk
file copy -force C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.runs/impl_1/CmodA7_AD9959_Mb_wrapper.sysdef C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.sdk/CmodA7_AD9959_Mb_wrapper.hdf

launch_sdk -workspace C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.sdk -hwspec C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.sdk/CmodA7_AD9959_Mb_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name axi_AD9959_v2_0_project -directory C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/CmodA7_Microblaze_AD9959_DDS_2.tmp/axi_AD9959_v2_0_project c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/component.xml
update_compile_order -fileset sources_1
ipx::reorder_files -before drivers/axi_AD9959_v1_0/src/axi_AD9959.h drivers/axi_AD9959_v1_0/src/axi_AD9959.h [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]
close_project
