#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug 31 14:19:46 2025
# Process ID: 9612
# Current directory: C:/Project/FPGA_project/Chapter_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9620 C:\Project\FPGA_project\Chapter_2\Chapter_2.xpr
# Log file: C:/Project/FPGA_project/Chapter_2/vivado.log
# Journal file: C:/Project/FPGA_project/Chapter_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Project/FPGA_project/Chapter_2/Chapter_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 804.027 ; gain = 189.809
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v w ]
add_files C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v w ]
add_files C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v w ]
add_files -fileset sim_1 C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v w ]
add_files -fileset sim_1 C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v
set_property top binary_decoder_2_4 [current_fileset]
set_property top binary_decoder_2_4_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_2_4_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_2_4_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_2_4_tb_behav xil_defaultlib.binary_decoder_2_4_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_2_4_tb_behav xil_defaultlib.binary_decoder_2_4_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_2_4_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_2_4_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/xsim.dir/binary_decoder_2_4_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 31 14:55:54 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 881.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "binary_decoder_2_4_tb_behav -key {Behavioral:sim_1:Functional:binary_decoder_2_4_tb} -tclbatch {binary_decoder_2_4_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source binary_decoder_2_4_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'binary_decoder_2_4_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 899.527 ; gain = 17.996
set_property top binary_decoder_3_8_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top binary_decoder_3_8 [current_fileset]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_3_8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'b4' on this module [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:23]
ERROR: [VRFC 10-3180] cannot find port 'b5' on this module [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:22]
ERROR: [VRFC 10-3180] cannot find port 'b6' on this module [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:21]
ERROR: [VRFC 10-3180] cannot find port 'b7' on this module [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_3_8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'b4' on this module [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:23]
ERROR: [VRFC 10-3180] cannot find port 'b5' on this module [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:22]
ERROR: [VRFC 10-3180] cannot find port 'b6' on this module [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:21]
ERROR: [VRFC 10-3180] cannot find port 'b7' on this module [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_3_8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binary_decoder_2_4_tb' [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'b4' on this module [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:23]
ERROR: [VRFC 10-3180] cannot find port 'b5' on this module [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:22]
ERROR: [VRFC 10-3180] cannot find port 'b6' on this module [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:21]
ERROR: [VRFC 10-3180] cannot find port 'b7' on this module [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_3_8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binary_decoder_2_4_tb' [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'out' [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" Line 1. Module binary_decoder_3_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_3_8
Compiling module xil_defaultlib.binary_decoder_3_8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_3_8_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/xsim.dir/binary_decoder_3_8_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 31 15:29:13 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "binary_decoder_3_8_tb_behav -key {Behavioral:sim_1:Functional:binary_decoder_3_8_tb} -tclbatch {binary_decoder_3_8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source binary_decoder_3_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 80 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'binary_decoder_3_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 920.410 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_3_8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'binary_decoder_2_4_tb' [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'out' [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" Line 1. Module binary_decoder_3_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_3_8
Compiling module xil_defaultlib.binary_decoder_3_8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_3_8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 80 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" Line 25
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 920.410 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_3_8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'out' [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" Line 1. Module binary_decoder_3_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_3_8
Compiling module xil_defaultlib.binary_decoder_3_8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_3_8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 80 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 944.332 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_3_8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:17]
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:25]
ERROR: [VRFC 10-2865] module 'binary_decoder_3_8' ignored due to previous errors [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_3_8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
ERROR: [VRFC 10-4982] syntax error near ')' [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_3_8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'out' [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" Line 1. Module binary_decoder_3_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_3_8
Compiling module xil_defaultlib.binary_decoder_3_8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_3_8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 80 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" Line 22
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_3_8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'out' [C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" Line 1. Module binary_decoder_3_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_3_8
Compiling module xil_defaultlib.binary_decoder_3_8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_3_8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "binary_decoder_3_8_tb_behav -key {Behavioral:sim_1:Functional:binary_decoder_3_8_tb} -tclbatch {binary_decoder_3_8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source binary_decoder_3_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 80 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" Line 22
INFO: [USF-XSim-96] XSim completed. Design snapshot 'binary_decoder_3_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_3_8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" Line 1. Module binary_decoder_3_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_3_8
Compiling module xil_defaultlib.binary_decoder_3_8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_3_8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 80 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 944.332 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_3_8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" Line 1. Module binary_decoder_3_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_3_8
Compiling module xil_defaultlib.binary_decoder_3_8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_3_8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 80 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 944.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_3_8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_3_8_tb_behav xil_defaultlib.binary_decoder_3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" Line 1. Module binary_decoder_3_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_3_8
Compiling module xil_defaultlib.binary_decoder_3_8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_3_8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "binary_decoder_3_8_tb_behav -key {Behavioral:sim_1:Functional:binary_decoder_3_8_tb} -tclbatch {binary_decoder_3_8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source binary_decoder_3_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 80 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" Line 22
INFO: [USF-XSim-96] XSim completed. Design snapshot 'binary_decoder_3_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v w ]
add_files C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_8_tb.v w ]
add_files -fileset sim_1 C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_8_tb.v
export_ip_user_files -of_objects  [get_files C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_8_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_8_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v w ]
add_files -fileset sim_1 C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Project/FPGA_project/Chapter_2/Chapter_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
set_property top binary_decoder_4_16 [current_fileset]
set_property top binary_decoder_4_16_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_4_16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_4_16_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" Line 1. Module binary_decoder_4_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_4_16
Compiling module xil_defaultlib.binary_decoder_4_16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_4_16_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/xsim.dir/binary_decoder_4_16_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 31 16:40:34 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "binary_decoder_4_16_tb_behav -key {Behavioral:sim_1:Functional:binary_decoder_4_16_tb} -tclbatch {binary_decoder_4_16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source binary_decoder_4_16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 150 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'binary_decoder_4_16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 955.629 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_4_16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_4_16_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" Line 1. Module binary_decoder_4_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_4_16
Compiling module xil_defaultlib.binary_decoder_4_16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_4_16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 150 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 955.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_4_16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_4_16_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" Line 1. Module binary_decoder_4_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_4_16
Compiling module xil_defaultlib.binary_decoder_4_16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_4_16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "binary_decoder_4_16_tb_behav -key {Behavioral:sim_1:Functional:binary_decoder_4_16_tb} -tclbatch {binary_decoder_4_16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source binary_decoder_4_16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 150 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'binary_decoder_4_16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_4_16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_4_16_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" Line 1. Module binary_decoder_4_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_4_16
Compiling module xil_defaultlib.binary_decoder_4_16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_4_16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 150 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 955.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_4_16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_4_16_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" Line 1. Module binary_decoder_4_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_4_16
Compiling module xil_defaultlib.binary_decoder_4_16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_4_16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "binary_decoder_4_16_tb_behav -key {Behavioral:sim_1:Functional:binary_decoder_4_16_tb} -tclbatch {binary_decoder_4_16_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source binary_decoder_4_16_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 150 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'binary_decoder_4_16_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_4_16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_4_16_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" Line 1. Module binary_decoder_4_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_4_16
Compiling module xil_defaultlib.binary_decoder_4_16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_4_16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 150 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 960.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_4_16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_4_16_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" Line 1. Module binary_decoder_4_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_4_16
Compiling module xil_defaultlib.binary_decoder_4_16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_4_16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 150 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 960.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'binary_decoder_4_16_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj binary_decoder_4_16_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_2_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4_16_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim'
"xelab -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_decoder_4_16_tb_behav xil_defaultlib.binary_decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_4_16.v" Line 1. Module binary_decoder_4_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/binary_decoder_2_4.v" Line 1. Module binary_decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.binary_decoder_2_4
Compiling module xil_defaultlib.binary_decoder_4_16
Compiling module xil_defaultlib.binary_decoder_4_16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_decoder_4_16_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 150 ns : File "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/binary_decoder_4_16_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 960.570 ; gain = 0.000
