

================================================================
== Vitis HLS Report for 'depolarize_hls'
================================================================
* Date:           Thu Apr 25 16:51:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        depolarize_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     1017|  6036066|  10.170 us|  60.361 ms|  1018|  6036067|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_depolarize_hls_Pipeline_read_bwsup_fu_257                      |depolarize_hls_Pipeline_read_bwsup                      |     1003|     1003|  10.030 us|  10.030 us|     1003|     1003|       no|
        |grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266  |depolarize_hls_Pipeline_read_Wij_first_read_Wij_second  |  1000003|  1000003|  10.000 ms|  10.000 ms|  1000003|  1000003|       no|
        |grp_depolarize_hls_Pipeline_read_Xi_fu_275                         |depolarize_hls_Pipeline_read_Xi                         |     1003|     1003|  10.030 us|  10.030 us|     1003|     1003|       no|
        |grp_depolarize_hls_Pipeline_read_Bj_fu_284                         |depolarize_hls_Pipeline_read_Bj                         |     1003|     1003|  10.030 us|  10.030 us|     1003|     1003|       no|
        |grp_depolarize_hls_Pipeline_computeRow_fu_293                      |depolarize_hls_Pipeline_computeRow                      |     5012|     5012|  50.120 us|  50.120 us|     5012|     5012|       no|
        |grp_depolarize_hls_Pipeline_store_bwsup_fu_303                     |depolarize_hls_Pipeline_store_bwsup                     |     1003|     1003|  10.030 us|  10.030 us|     1003|     1003|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- computeCol  |  5032000|  5032000|      5032|          -|          -|  1000|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 71
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 22 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 71 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 64 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 44 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%d_Bj_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %d_Bj"   --->   Operation 72 'read' 'd_Bj_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%Nj_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Nj"   --->   Operation 73 'read' 'Nj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%d_Xi_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %d_Xi"   --->   Operation 74 'read' 'd_Xi_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%d_Wij_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %d_Wij"   --->   Operation 75 'read' 'd_Wij_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%d_bwsup_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %d_bwsup"   --->   Operation 76 'read' 'd_bwsup_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%temp_1_loc = alloca i64 1"   --->   Operation 77 'alloca' 'temp_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%Wij_stream = alloca i64 1" [../src_hls/Prj.cpp:568]   --->   Operation 78 'alloca' 'Wij_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%Xi_stream = alloca i64 1" [../src_hls/Prj.cpp:568]   --->   Operation 79 'alloca' 'Xi_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%Bj_stream = alloca i64 1" [../src_hls/Prj.cpp:568]   --->   Operation 80 'alloca' 'Bj_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%bwsup_stream = alloca i64 1" [../src_hls/Prj.cpp:568]   --->   Operation 81 'alloca' 'bwsup_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%bwsup_stream_out = alloca i64 1" [../src_hls/Prj.cpp:568]   --->   Operation 82 'alloca' 'bwsup_stream_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (2.70ns)   --->   "%icmp_ln522 = icmp_sgt  i32 %Nj_read, i32 0" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 83 'icmp' 'icmp_ln522' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%biasmul_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biasmul"   --->   Operation 84 'read' 'biasmul_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 85 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 86 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%Ni_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Ni"   --->   Operation 87 'read' 'Ni_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln561 = trunc i32 %Ni_read" [../src_hls/Prj.cpp:561]   --->   Operation 88 'trunc' 'trunc_ln561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%spectopmodule_ln561 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [../src_hls/Prj.cpp:561]   --->   Operation 89 'spectopmodule' 'spectopmodule_ln561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 1000, void @empty_3, void @empty_2, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_bwsup, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty, void @empty_14, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_bwsup, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_Wij, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty, void @empty_13, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_Wij, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_Xi, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty, void @empty_15, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_Xi, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Ni"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Ni, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Nj"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Nj, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_Bj, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty, void @empty_6, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_Bj, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %biasmul"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %biasmul, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @Wij_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %Wij_stream, i32 %Wij_stream"   --->   Operation 110 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wij_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @Xi_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %Xi_stream, i32 %Xi_stream"   --->   Operation 112 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Xi_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @Bj_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %Bj_stream, i32 %Bj_stream"   --->   Operation 114 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Bj_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @bwsup_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %bwsup_stream, i32 %bwsup_stream"   --->   Operation 116 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bwsup_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @bwsup_stream_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %bwsup_stream_out, i32 %bwsup_stream_out"   --->   Operation 118 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bwsup_stream_out, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln522 = br i1 %icmp_ln522, void %_Z10stream_WijPfRN3hls6streamIfLi0EEEii.exit, void %for.body.i.lr.ph" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 120 'br' 'br_ln522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %d_bwsup_read, i32 2, i32 63" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 121 'partselect' 'trunc_ln1' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln522 = sext i62 %trunc_ln1" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 122 'sext' 'sext_ln522' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln522" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 123 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_2 : Operation 124 [8/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 124 'readreq' 'empty_29' <Predicate = (icmp_ln522)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %d_Wij_read, i32 2, i32 63" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 125 'partselect' 'trunc_ln2' <Predicate = (icmp_ln522)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 126 [7/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 126 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 127 [6/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 127 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 128 [5/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 128 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 129 [4/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 129 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 130 [3/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 130 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 131 [2/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 131 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 132 [1/1] (2.70ns)   --->   "%cmp2_i3763 = icmp_sgt  i32 %Ni_read, i32 0"   --->   Operation 132 'icmp' 'cmp2_i3763' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 133 [1/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 133 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 134 [2/2] (6.86ns)   --->   "%mul_ln485 = mul i32 %Nj_read, i32 %Ni_read" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 134 'mul' 'mul_ln485' <Predicate = (cmp2_i3763)> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln522 = trunc i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 135 'trunc' 'trunc_ln522' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%empty_30 = wait i32 @_ssdm_op_Wait"   --->   Operation 136 'wait' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [2/2] (4.27ns)   --->   "%call_ln522 = call void @depolarize_hls_Pipeline_read_bwsup, i32 %gmem, i31 %trunc_ln522, i62 %trunc_ln1, i32 %bwsup_stream" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 137 'call' 'call_ln522' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 138 [1/2] (6.86ns)   --->   "%mul_ln485 = mul i32 %Nj_read, i32 %Ni_read" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 138 'mul' 'mul_ln485' <Predicate = (cmp2_i3763)> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.79>
ST_11 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln522 = call void @depolarize_hls_Pipeline_read_bwsup, i32 %gmem, i31 %trunc_ln522, i62 %trunc_ln1, i32 %bwsup_stream" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 139 'call' 'call_ln522' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 140 [1/1] (0.79ns)   --->   "%select_ln485 = select i1 %cmp2_i3763, i32 %mul_ln485, i32 0" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 140 'select' 'select_ln485' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%empty_31 = wait i32 @_ssdm_op_Wait"   --->   Operation 141 'wait' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln485 = sext i62 %trunc_ln2" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 142 'sext' 'sext_ln485' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 143 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [8/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 144 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 145 [7/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 145 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 146 [6/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 146 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 147 [5/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 147 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 148 [4/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 148 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 149 [3/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 149 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 150 [2/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 150 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 151 [1/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 151 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i31 %trunc_ln522" [../src_hls/Prj.cpp:482->../src_hls/Prj.cpp:572]   --->   Operation 152 'zext' 'zext_ln482' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln482_1 = zext i32 %Ni_read" [../src_hls/Prj.cpp:482->../src_hls/Prj.cpp:572]   --->   Operation 153 'zext' 'zext_ln482_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [2/2] (6.86ns)   --->   "%mul_ln482 = mul i63 %zext_ln482, i63 %zext_ln482_1" [../src_hls/Prj.cpp:482->../src_hls/Prj.cpp:572]   --->   Operation 154 'mul' 'mul_ln482' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.86>
ST_20 : Operation 155 [1/2] (6.86ns)   --->   "%mul_ln482 = mul i63 %zext_ln482, i63 %zext_ln482_1" [../src_hls/Prj.cpp:482->../src_hls/Prj.cpp:572]   --->   Operation 155 'mul' 'mul_ln482' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%empty_33 = wait i32 @_ssdm_op_Wait"   --->   Operation 156 'wait' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [2/2] (0.00ns)   --->   "%call_ln482 = call void @depolarize_hls_Pipeline_read_Wij_first_read_Wij_second, i32 %gmem, i63 %mul_ln482, i62 %trunc_ln2, i32 %Wij_stream" [../src_hls/Prj.cpp:482->../src_hls/Prj.cpp:572]   --->   Operation 157 'call' 'call_ln482' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 158 [1/2] (0.00ns)   --->   "%call_ln482 = call void @depolarize_hls_Pipeline_read_Wij_first_read_Wij_second, i32 %gmem, i63 %mul_ln482, i62 %trunc_ln2, i32 %Wij_stream" [../src_hls/Prj.cpp:482->../src_hls/Prj.cpp:572]   --->   Operation 158 'call' 'call_ln482' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.64>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%empty_34 = wait i32 @_ssdm_op_Wait"   --->   Operation 159 'wait' 'empty_34' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10stream_WijPfRN3hls6streamIfLi0EEEii.exit"   --->   Operation 160 'br' 'br_ln0' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (2.70ns)   --->   "%icmp_ln500 = icmp_sgt  i32 %Ni_read, i32 0" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 161 'icmp' 'icmp_ln500' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %d_Xi_read, i32 2, i32 63" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 162 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.94ns)   --->   "%empty_35 = select i1 %icmp_ln500, i31 %trunc_ln561, i31 0" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 163 'select' 'empty_35' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln500 = sext i62 %trunc_ln3" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 164 'sext' 'sext_ln500' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 165 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln500 = zext i31 %empty_35" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 166 'zext' 'zext_ln500' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [8/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 167 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 168 [7/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 168 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 169 [6/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 169 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 170 [5/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 170 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 171 [4/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 171 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 172 [3/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 172 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 173 [2/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 173 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 174 [1/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 174 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.31>
ST_31 : Operation 175 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 175 'wait' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 176 [2/2] (4.31ns)   --->   "%call_ln500 = call void @depolarize_hls_Pipeline_read_Xi, i32 %gmem, i32 %Ni_read, i62 %trunc_ln3, i32 %Xi_stream" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 176 'call' 'call_ln500' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln500 = call void @depolarize_hls_Pipeline_read_Xi, i32 %gmem, i32 %Ni_read, i62 %trunc_ln3, i32 %Xi_stream" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 177 'call' 'call_ln500' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 178 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 178 'wait' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %icmp_ln522, void %_Z11store_bwsupRN3hls6streamIfLi0EEEPfi.exit, void %for.body.i22.lr.ph" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 179 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 180 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 180 'alloca' 'i_2' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %d_Bj_read, i32 2, i32 63" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 181 'partselect' 'trunc_ln4' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_33 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln511 = sext i62 %trunc_ln4" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 182 'sext' 'sext_ln511' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_33 : Operation 183 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln511" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 183 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_33 : Operation 184 [8/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 184 'readreq' 'empty_39' <Predicate = (icmp_ln522)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 185 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 0, i31 %i_2"   --->   Operation 185 'store' 'store_ln0' <Predicate = (icmp_ln522)> <Delay = 1.61>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 186 [7/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 186 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 187 [6/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 187 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 188 [5/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 188 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 189 [4/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 189 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 190 [3/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 190 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 191 [2/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 191 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 192 [1/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 192 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 4.27>
ST_41 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln511 = trunc i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 193 'trunc' 'trunc_ln511' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 194 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 194 'wait' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 195 [2/2] (4.27ns)   --->   "%call_ln511 = call void @depolarize_hls_Pipeline_read_Bj, i32 %gmem, i31 %trunc_ln511, i62 %trunc_ln4, i32 %Bj_stream" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 195 'call' 'call_ln511' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln511 = call void @depolarize_hls_Pipeline_read_Bj, i32 %gmem, i31 %trunc_ln511, i62 %trunc_ln4, i32 %Bj_stream" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 196 'call' 'call_ln511' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 197 [1/1] (0.00ns)   --->   "%empty_41 = wait i32 @_ssdm_op_Wait"   --->   Operation 197 'wait' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln533 = br void %for.body.i12" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 198 'br' 'br_ln533' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.35>
ST_44 : Operation 199 [1/1] (0.00ns)   --->   "%i_2_load = load i31 %i_2" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 199 'load' 'i_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 200 [1/1] (0.00ns)   --->   "%i_2_cast = zext i31 %i_2_load" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 200 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 201 [1/1] (2.70ns)   --->   "%icmp_ln533 = icmp_eq  i32 %i_2_cast, i32 %Nj_read" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 201 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 202 [1/1] (2.66ns)   --->   "%add_ln533 = add i31 %i_2_load, i31 1" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 202 'add' 'add_ln533' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln533 = br i1 %icmp_ln533, void %for.body.i12.split, void %for.body.i6.lr.ph" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 203 'br' 'br_ln533' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 204 [1/1] (3.65ns)   --->   "%bwsup_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bwsup_stream" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 204 'read' 'bwsup_stream_read' <Predicate = (!icmp_ln533)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_44 : Operation 205 [1/1] (1.61ns)   --->   "%store_ln533 = store i31 %add_ln533, i31 %i_2" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 205 'store' 'store_ln533' <Predicate = (!icmp_ln533)> <Delay = 1.61>
ST_44 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %d_bwsup_read, i32 2, i32 63" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 206 'partselect' 'trunc_ln5' <Predicate = (icmp_ln533)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 5.78>
ST_45 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln535 = bitcast i32 %bwsup_stream_read" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 207 'bitcast' 'bitcast_ln535' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 208 [4/4] (5.78ns)   --->   "%temp = fmul i32 %bitcast_ln535, i32 %beta_read" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 208 'fmul' 'temp' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 209 [1/1] (0.00ns)   --->   "%empty_42 = wait i32 @_ssdm_op_Wait"   --->   Operation 209 'wait' 'empty_42' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 5.78>
ST_46 : Operation 210 [3/4] (5.78ns)   --->   "%temp = fmul i32 %bitcast_ln535, i32 %beta_read" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 210 'fmul' 'temp' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.78>
ST_47 : Operation 211 [2/4] (5.78ns)   --->   "%temp = fmul i32 %bitcast_ln535, i32 %beta_read" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 211 'fmul' 'temp' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.78>
ST_48 : Operation 212 [1/4] (5.78ns)   --->   "%temp = fmul i32 %bitcast_ln535, i32 %beta_read" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 212 'fmul' 'temp' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.31>
ST_49 : Operation 213 [2/2] (4.31ns)   --->   "%call_ln535 = call void @depolarize_hls_Pipeline_computeRow, i32 %temp, i32 %Ni_read, i32 %Xi_stream, i32 %Wij_stream, i32 %alpha_read, i32 %temp_1_loc" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 213 'call' 'call_ln535' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 214 [1/2] (0.00ns)   --->   "%call_ln535 = call void @depolarize_hls_Pipeline_computeRow, i32 %temp, i32 %Ni_read, i32 %Xi_stream, i32 %Wij_stream, i32 %alpha_read, i32 %temp_1_loc" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 214 'call' 'call_ln535' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 3.65>
ST_51 : Operation 215 [1/1] (0.00ns)   --->   "%empty_43 = wait i32 @_ssdm_op_Wait"   --->   Operation 215 'wait' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 216 [1/1] (3.65ns)   --->   "%Bj_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %Bj_stream" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 216 'read' 'Bj_stream_read' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 52 <SV = 51> <Delay = 5.78>
ST_52 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln545 = bitcast i32 %Bj_stream_read" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 217 'bitcast' 'bitcast_ln545' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 218 [4/4] (5.78ns)   --->   "%mul10_i = fmul i32 %bitcast_ln545, i32 %biasmul_read" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 218 'fmul' 'mul10_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.78>
ST_53 : Operation 219 [3/4] (5.78ns)   --->   "%mul10_i = fmul i32 %bitcast_ln545, i32 %biasmul_read" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 219 'fmul' 'mul10_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.78>
ST_54 : Operation 220 [2/4] (5.78ns)   --->   "%mul10_i = fmul i32 %bitcast_ln545, i32 %biasmul_read" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 220 'fmul' 'mul10_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.78>
ST_55 : Operation 221 [1/4] (5.78ns)   --->   "%mul10_i = fmul i32 %bitcast_ln545, i32 %biasmul_read" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 221 'fmul' 'mul10_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.92>
ST_56 : Operation 222 [1/1] (0.00ns)   --->   "%temp_1_loc_load = load i32 %temp_1_loc"   --->   Operation 222 'load' 'temp_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 223 [7/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 223 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.92>
ST_57 : Operation 224 [6/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 224 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.92>
ST_58 : Operation 225 [5/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 225 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.92>
ST_59 : Operation 226 [4/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 226 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.92>
ST_60 : Operation 227 [3/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 227 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.92>
ST_61 : Operation 228 [2/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 228 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.92>
ST_62 : Operation 229 [1/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 229 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.65>
ST_63 : Operation 230 [1/1] (0.00ns)   --->   "%speclooptripcount_ln534 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [../src_hls/Prj.cpp:534->../src_hls/Prj.cpp:578]   --->   Operation 230 'speclooptripcount' 'speclooptripcount_ln534' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln533 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 231 'specloopname' 'specloopname_ln533' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln546 = bitcast i32 %temp_3" [../src_hls/Prj.cpp:546->../src_hls/Prj.cpp:578]   --->   Operation 232 'bitcast' 'bitcast_ln546' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 233 [1/1] (3.65ns)   --->   "%write_ln546 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %bwsup_stream_out, i32 %bitcast_ln546" [../src_hls/Prj.cpp:546->../src_hls/Prj.cpp:578]   --->   Operation 233 'write' 'write_ln546' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_63 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln533 = br void %for.body.i12" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 234 'br' 'br_ln533' <Predicate = true> <Delay = 0.00>

State 64 <SV = 44> <Delay = 7.30>
ST_64 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln554 = sext i62 %trunc_ln5" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 235 'sext' 'sext_ln554' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 236 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln554" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 236 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 237 [1/1] (7.30ns)   --->   "%empty_44 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %Nj_read" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 237 'writereq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 45> <Delay = 4.27>
ST_65 : Operation 238 [1/1] (0.00ns)   --->   "%empty_45 = wait i32 @_ssdm_op_Wait"   --->   Operation 238 'wait' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 239 [2/2] (4.27ns)   --->   "%call_ln511 = call void @depolarize_hls_Pipeline_store_bwsup, i32 %gmem, i31 %trunc_ln511, i62 %trunc_ln5, i32 %bwsup_stream_out" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 239 'call' 'call_ln511' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 46> <Delay = 0.00>
ST_66 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln511 = call void @depolarize_hls_Pipeline_store_bwsup, i32 %gmem, i31 %trunc_ln511, i62 %trunc_ln5, i32 %bwsup_stream_out" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 240 'call' 'call_ln511' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 47> <Delay = 7.30>
ST_67 : Operation 241 [5/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [../src_hls/Prj.cpp:582]   --->   Operation 241 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 48> <Delay = 7.30>
ST_68 : Operation 242 [4/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [../src_hls/Prj.cpp:582]   --->   Operation 242 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 49> <Delay = 7.30>
ST_69 : Operation 243 [3/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [../src_hls/Prj.cpp:582]   --->   Operation 243 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 50> <Delay = 7.30>
ST_70 : Operation 244 [2/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [../src_hls/Prj.cpp:582]   --->   Operation 244 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 51> <Delay = 7.30>
ST_71 : Operation 245 [1/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [../src_hls/Prj.cpp:582]   --->   Operation 245 'writeresp' 'empty_46' <Predicate = (icmp_ln522)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln582 = br void %_Z11store_bwsupRN3hls6streamIfLi0EEEPfi.exit" [../src_hls/Prj.cpp:582]   --->   Operation 246 'br' 'br_ln582' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_71 : Operation 247 [1/1] (0.00ns)   --->   "%ret_ln582 = ret" [../src_hls/Prj.cpp:582]   --->   Operation 247 'ret' 'ret_ln582' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ d_bwsup]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_Wij]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_Xi]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ni]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Nj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_Bj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biasmul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_Bj_read               (read             ) [ 001111111111111111111111111111111100000000000000000000000000000000000000]
Nj_read                 (read             ) [ 001111111111111111111111111111111111111111111111111111111111111110000000]
d_Xi_read               (read             ) [ 001111111111111111111110000000000000000000000000000000000000000000000000]
d_Wij_read              (read             ) [ 001000000000000000000000000000000000000000000000000000000000000000000000]
d_bwsup_read            (read             ) [ 001111111111111111111111111111111111111111111111111111111111111100000000]
temp_1_loc              (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111100000000]
Wij_stream              (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111100000000]
Xi_stream               (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111100000000]
Bj_stream               (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111100000000]
bwsup_stream            (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111100000000]
bwsup_stream_out        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111100000]
icmp_ln522              (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111]
biasmul_read            (read             ) [ 000111111111111111111111111111111111111111111111111111111111111100000000]
beta_read               (read             ) [ 000111111111111111111111111111111111111111111111111111111111111100000000]
alpha_read              (read             ) [ 000111111111111111111111111111111111111111111111111111111111111100000000]
Ni_read                 (read             ) [ 000111111111111111111111111111111111111111111111111111111111111100000000]
trunc_ln561             (trunc            ) [ 000111111111111111111110000000000000000000000000000000000000000000000000]
spectopmodule_ln561     (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty                   (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty_25                (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty_26                (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty_27                (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty_28                (specchannel      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln522                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1               (partselect       ) [ 000111111111000000000000000000000000000000000000000000000000000000000000]
sext_ln522              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr               (getelementptr    ) [ 000111111100000000000000000000000000000000000000000000000000000000000000]
trunc_ln2               (partselect       ) [ 000111111111111111111100000000000000000000000000000000000000000000000000]
cmp2_i3763              (icmp             ) [ 000000000111000000000000000000000000000000000000000000000000000000000000]
empty_29                (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln522             (trunc            ) [ 000000000001111111110000000000000000000000000000000000000000000000000000]
empty_30                (wait             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln485               (mul              ) [ 000000000001000000000000000000000000000000000000000000000000000000000000]
call_ln522              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln485            (select           ) [ 000000000000111111110000000000000000000000000000000000000000000000000000]
empty_31                (wait             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln485              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1             (getelementptr    ) [ 000000000000011111110000000000000000000000000000000000000000000000000000]
empty_32                (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln482              (zext             ) [ 000000000000000000001000000000000000000000000000000000000000000000000000]
zext_ln482_1            (zext             ) [ 000000000000000000001000000000000000000000000000000000000000000000000000]
mul_ln482               (mul              ) [ 000000000000000000000100000000000000000000000000000000000000000000000000]
empty_33                (wait             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln482              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty_34                (wait             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln500              (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3               (partselect       ) [ 000000000000000000000001111111111000000000000000000000000000000000000000]
empty_35                (select           ) [ 000000000000000000000001000000000000000000000000000000000000000000000000]
sext_ln500              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2             (getelementptr    ) [ 000000000000000000000000111111100000000000000000000000000000000000000000]
zext_ln500              (zext             ) [ 000000000000000000000000111111100000000000000000000000000000000000000000]
empty_36                (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty_37                (wait             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln500              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty_38                (wait             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln511                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
i_2                     (alloca           ) [ 000000000000000000000000000000000111111111111111111111111111111100000000]
trunc_ln4               (partselect       ) [ 000000000000000000000000000000000011111111100000000000000000000000000000]
sext_ln511              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3             (getelementptr    ) [ 000000000000000000000000000000000011111110000000000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty_39                (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln511             (trunc            ) [ 000000000000000000000000000000000000000000111111111111111111111111100000]
empty_40                (wait             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln511              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty_41                (wait             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln533                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
i_2_load                (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
i_2_cast                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln533              (icmp             ) [ 000000000000000000000000000000000000000000001111111111111111111100000000]
add_ln533               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln533                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
bwsup_stream_read       (read             ) [ 000000000000000000000000000000000000000000000100000000000000000000000000]
store_ln533             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5               (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000011100000]
bitcast_ln535           (bitcast          ) [ 000000000000000000000000000000000000000000000011100000000000000000000000]
empty_42                (wait             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
temp                    (fmul             ) [ 000000000000000000000000000000000000000000000000011000000000000000000000]
call_ln535              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty_43                (wait             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
Bj_stream_read          (read             ) [ 000000000000000000000000000000000000000000000000000010000000000000000000]
bitcast_ln545           (bitcast          ) [ 000000000000000000000000000000000000000000000000000001110000000000000000]
mul10_i                 (fmul             ) [ 000000000000000000000000000000000000000000000000000000001111111000000000]
temp_1_loc_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000111111000000000]
temp_3                  (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000100000000]
speclooptripcount_ln534 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln533      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln546           (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln546             (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln533                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln554              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000001111111]
empty_44                (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty_45                (wait             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln511              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty_46                (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln582                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln582               (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_bwsup">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_bwsup"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_Wij">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_Wij"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_Xi">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_Xi"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Ni">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ni"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Nj">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Nj"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="alpha">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="beta">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_Bj">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_Bj"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="biasmul">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biasmul"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wij_stream_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xi_stream_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bj_stream_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bwsup_stream_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bwsup_stream_out_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depolarize_hls_Pipeline_read_bwsup"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depolarize_hls_Pipeline_read_Wij_first_read_Wij_second"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depolarize_hls_Pipeline_read_Xi"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depolarize_hls_Pipeline_read_Bj"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depolarize_hls_Pipeline_computeRow"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depolarize_hls_Pipeline_store_bwsup"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="temp_1_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="48"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_1_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="Wij_stream_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Wij_stream/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Xi_stream_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Xi_stream/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="Bj_stream_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bj_stream/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="bwsup_stream_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bwsup_stream/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="bwsup_stream_out_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bwsup_stream_out/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/33 "/>
</bind>
</comp>

<comp id="156" class="1004" name="d_Bj_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="32"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_Bj_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Nj_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Nj_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="d_Xi_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_Xi_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="d_Wij_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_Wij_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="d_bwsup_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_bwsup_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="biasmul_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="50"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biasmul_read/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="beta_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="43"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="alpha_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="47"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="Ni_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ni_read/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_readreq_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="1"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_29/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_readreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="1"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_32/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_readreq_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="31" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_36/23 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_readreq_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="32"/>
<pin id="232" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_39/33 "/>
</bind>
</comp>

<comp id="234" class="1004" name="bwsup_stream_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="43"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bwsup_stream_read/44 "/>
</bind>
</comp>

<comp id="239" class="1004" name="Bj_stream_read_read_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="50"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Bj_stream_read/51 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_ln546_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="62"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln546/63 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_writeresp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="44"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_44/64 empty_46/67 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_depolarize_hls_Pipeline_read_bwsup_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="0" index="2" bw="31" slack="0"/>
<pin id="261" dir="0" index="3" bw="62" slack="8"/>
<pin id="262" dir="0" index="4" bw="32" slack="9"/>
<pin id="263" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln522/10 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="63" slack="0"/>
<pin id="270" dir="0" index="3" bw="62" slack="18"/>
<pin id="271" dir="0" index="4" bw="32" slack="19"/>
<pin id="272" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln482/20 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_depolarize_hls_Pipeline_read_Xi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="29"/>
<pin id="279" dir="0" index="3" bw="62" slack="9"/>
<pin id="280" dir="0" index="4" bw="32" slack="30"/>
<pin id="281" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln500/31 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_depolarize_hls_Pipeline_read_Bj_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="31" slack="0"/>
<pin id="288" dir="0" index="3" bw="62" slack="8"/>
<pin id="289" dir="0" index="4" bw="32" slack="40"/>
<pin id="290" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln511/41 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_depolarize_hls_Pipeline_computeRow_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="0" index="2" bw="32" slack="47"/>
<pin id="297" dir="0" index="3" bw="32" slack="48"/>
<pin id="298" dir="0" index="4" bw="32" slack="48"/>
<pin id="299" dir="0" index="5" bw="32" slack="47"/>
<pin id="300" dir="0" index="6" bw="32" slack="48"/>
<pin id="301" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln535/49 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_depolarize_hls_Pipeline_store_bwsup_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="0" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="31" slack="5"/>
<pin id="307" dir="0" index="3" bw="62" slack="2"/>
<pin id="308" dir="0" index="4" bw="32" slack="45"/>
<pin id="309" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln511/65 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_3/56 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="43"/>
<pin id="319" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="temp/45 mul10_i/52 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="31" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln482/19 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="8"/>
<pin id="327" dir="0" index="1" bw="32" slack="7"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln485/9 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="62" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="1"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="0" index="3" bw="7" slack="0"/>
<pin id="334" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 trunc_ln5/44 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="6"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2_i3763/8 icmp_ln500/22 "/>
</bind>
</comp>

<comp id="343" class="1005" name="reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="62" slack="1"/>
<pin id="345" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 trunc_ln5 "/>
</bind>
</comp>

<comp id="349" class="1005" name="reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp mul10_i "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln522_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln522/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln561_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="31" slack="20"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln561/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln522_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="62" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln522/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="gmem_addr_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="62" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="62" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="1"/>
<pin id="379" dir="0" index="2" bw="3" slack="0"/>
<pin id="380" dir="0" index="3" bw="7" slack="0"/>
<pin id="381" dir="1" index="4" bw="62" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln522_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="9"/>
<pin id="387" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln522/10 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln485_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="3"/>
<pin id="391" dir="0" index="1" bw="32" slack="1"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln485/11 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln485_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="62" slack="10"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln485/12 "/>
</bind>
</comp>

<comp id="398" class="1004" name="gmem_addr_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="62" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/12 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln482_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="31" slack="9"/>
<pin id="407" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482/19 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln482_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="17"/>
<pin id="411" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482_1/19 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="62" slack="0"/>
<pin id="415" dir="0" index="1" bw="64" slack="21"/>
<pin id="416" dir="0" index="2" bw="3" slack="0"/>
<pin id="417" dir="0" index="3" bw="7" slack="0"/>
<pin id="418" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/22 "/>
</bind>
</comp>

<comp id="422" class="1004" name="empty_35_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="31" slack="20"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_35/22 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sext_ln500_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="62" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln500/23 "/>
</bind>
</comp>

<comp id="432" class="1004" name="gmem_addr_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="62" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/23 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln500_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln500/23 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="62" slack="0"/>
<pin id="445" dir="0" index="1" bw="64" slack="32"/>
<pin id="446" dir="0" index="2" bw="3" slack="0"/>
<pin id="447" dir="0" index="3" bw="7" slack="0"/>
<pin id="448" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/33 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln511_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="62" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln511/33 "/>
</bind>
</comp>

<comp id="456" class="1004" name="gmem_addr_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="62" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/33 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln0_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="31" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/33 "/>
</bind>
</comp>

<comp id="468" class="1004" name="trunc_ln511_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="40"/>
<pin id="470" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln511/41 "/>
</bind>
</comp>

<comp id="472" class="1004" name="i_2_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="31" slack="11"/>
<pin id="474" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2_load/44 "/>
</bind>
</comp>

<comp id="475" class="1004" name="i_2_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/44 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln533_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="31" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="43"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln533/44 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln533_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="31" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln533/44 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln533_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="31" slack="0"/>
<pin id="492" dir="0" index="1" bw="31" slack="11"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/44 "/>
</bind>
</comp>

<comp id="495" class="1004" name="bitcast_ln535_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln535/45 "/>
</bind>
</comp>

<comp id="499" class="1004" name="bitcast_ln545_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln545/52 "/>
</bind>
</comp>

<comp id="503" class="1004" name="temp_1_loc_load_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="55"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_1_loc_load/56 "/>
</bind>
</comp>

<comp id="507" class="1004" name="bitcast_ln546_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln546/63 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln554_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="62" slack="1"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln554/64 "/>
</bind>
</comp>

<comp id="515" class="1004" name="gmem_addr_4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="62" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/64 "/>
</bind>
</comp>

<comp id="522" class="1005" name="d_Bj_read_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="32"/>
<pin id="524" dir="1" index="1" bw="64" slack="32"/>
</pin_list>
<bind>
<opset="d_Bj_read "/>
</bind>
</comp>

<comp id="527" class="1005" name="Nj_read_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Nj_read "/>
</bind>
</comp>

<comp id="538" class="1005" name="d_Xi_read_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="21"/>
<pin id="540" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="d_Xi_read "/>
</bind>
</comp>

<comp id="543" class="1005" name="d_Wij_read_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="1"/>
<pin id="545" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_Wij_read "/>
</bind>
</comp>

<comp id="548" class="1005" name="d_bwsup_read_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_bwsup_read "/>
</bind>
</comp>

<comp id="553" class="1005" name="temp_1_loc_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="48"/>
<pin id="555" dir="1" index="1" bw="32" slack="48"/>
</pin_list>
<bind>
<opset="temp_1_loc "/>
</bind>
</comp>

<comp id="559" class="1005" name="Wij_stream_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="Wij_stream "/>
</bind>
</comp>

<comp id="565" class="1005" name="Xi_stream_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="Xi_stream "/>
</bind>
</comp>

<comp id="571" class="1005" name="Bj_stream_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="40"/>
</pin_list>
<bind>
<opset="Bj_stream "/>
</bind>
</comp>

<comp id="577" class="1005" name="bwsup_stream_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="bwsup_stream "/>
</bind>
</comp>

<comp id="583" class="1005" name="bwsup_stream_out_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="45"/>
</pin_list>
<bind>
<opset="bwsup_stream_out "/>
</bind>
</comp>

<comp id="589" class="1005" name="icmp_ln522_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln522 "/>
</bind>
</comp>

<comp id="593" class="1005" name="biasmul_read_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="50"/>
<pin id="595" dir="1" index="1" bw="32" slack="50"/>
</pin_list>
<bind>
<opset="biasmul_read "/>
</bind>
</comp>

<comp id="598" class="1005" name="beta_read_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="43"/>
<pin id="600" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="603" class="1005" name="alpha_read_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="47"/>
<pin id="605" dir="1" index="1" bw="32" slack="47"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="608" class="1005" name="Ni_read_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="6"/>
<pin id="610" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="Ni_read "/>
</bind>
</comp>

<comp id="617" class="1005" name="trunc_ln561_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="31" slack="20"/>
<pin id="619" dir="1" index="1" bw="31" slack="20"/>
</pin_list>
<bind>
<opset="trunc_ln561 "/>
</bind>
</comp>

<comp id="622" class="1005" name="gmem_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="trunc_ln2_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="62" slack="10"/>
<pin id="629" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="633" class="1005" name="cmp2_i3763_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp2_i3763 "/>
</bind>
</comp>

<comp id="638" class="1005" name="trunc_ln522_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="31" slack="1"/>
<pin id="640" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln522 "/>
</bind>
</comp>

<comp id="644" class="1005" name="mul_ln485_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln485 "/>
</bind>
</comp>

<comp id="649" class="1005" name="select_ln485_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln485 "/>
</bind>
</comp>

<comp id="654" class="1005" name="gmem_addr_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="zext_ln482_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="63" slack="1"/>
<pin id="661" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln482 "/>
</bind>
</comp>

<comp id="664" class="1005" name="zext_ln482_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="63" slack="1"/>
<pin id="666" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln482_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="mul_ln482_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="63" slack="1"/>
<pin id="671" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln482 "/>
</bind>
</comp>

<comp id="674" class="1005" name="trunc_ln3_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="62" slack="1"/>
<pin id="676" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="680" class="1005" name="empty_35_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="31" slack="1"/>
<pin id="682" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="685" class="1005" name="gmem_addr_2_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="690" class="1005" name="zext_ln500_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln500 "/>
</bind>
</comp>

<comp id="695" class="1005" name="i_2_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="31" slack="0"/>
<pin id="697" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="702" class="1005" name="trunc_ln4_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="62" slack="8"/>
<pin id="704" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="707" class="1005" name="gmem_addr_3_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="712" class="1005" name="trunc_ln511_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="31" slack="1"/>
<pin id="714" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln511 "/>
</bind>
</comp>

<comp id="721" class="1005" name="bwsup_stream_read_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bwsup_stream_read "/>
</bind>
</comp>

<comp id="726" class="1005" name="bitcast_ln535_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln535 "/>
</bind>
</comp>

<comp id="731" class="1005" name="Bj_stream_read_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Bj_stream_read "/>
</bind>
</comp>

<comp id="736" class="1005" name="bitcast_ln545_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln545 "/>
</bind>
</comp>

<comp id="744" class="1005" name="temp_3_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_3 "/>
</bind>
</comp>

<comp id="749" class="1005" name="gmem_addr_4_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="3"/>
<pin id="751" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="72" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="92" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="92" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="92" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="92" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="108" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="108" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="120" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="122" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="126" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="264"><net_src comp="96" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="273"><net_src comp="98" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="282"><net_src comp="102" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="291"><net_src comp="104" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="302"><net_src comp="110" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="310"><net_src comp="124" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="0" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="324"><net_src comp="320" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="335"><net_src comp="88" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="76" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="337"><net_src comp="90" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="329" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="257" pin=3"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="303" pin=3"/></net>

<net id="352"><net_src comp="316" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="359"><net_src comp="162" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="26" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="204" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="329" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="0" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="382"><net_src comp="88" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="76" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="90" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="388"><net_src comp="385" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="394"><net_src comp="26" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="0" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="398" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="408"><net_src comp="405" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="412"><net_src comp="409" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="419"><net_src comp="88" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="421"><net_src comp="90" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="427"><net_src comp="338" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="100" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="436"><net_src comp="0" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="432" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="442"><net_src comp="439" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="449"><net_src comp="88" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="76" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="451"><net_src comp="90" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="455"><net_src comp="443" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="0" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="456" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="467"><net_src comp="100" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="472" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="106" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="506"><net_src comp="503" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="510"><net_src comp="507" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="514"><net_src comp="343" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="0" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="521"><net_src comp="515" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="525"><net_src comp="156" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="530"><net_src comp="162" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="534"><net_src comp="527" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="536"><net_src comp="527" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="537"><net_src comp="527" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="541"><net_src comp="168" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="546"><net_src comp="174" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="551"><net_src comp="180" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="556"><net_src comp="128" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="293" pin=6"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="562"><net_src comp="132" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="568"><net_src comp="136" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="293" pin=3"/></net>

<net id="574"><net_src comp="140" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="580"><net_src comp="144" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="257" pin=4"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="586"><net_src comp="148" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="303" pin=4"/></net>

<net id="592"><net_src comp="355" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="186" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="601"><net_src comp="192" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="606"><net_src comp="198" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="293" pin=5"/></net>

<net id="611"><net_src comp="204" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="615"><net_src comp="608" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="620"><net_src comp="361" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="625"><net_src comp="369" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="630"><net_src comp="376" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="636"><net_src comp="338" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="641"><net_src comp="385" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="647"><net_src comp="325" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="652"><net_src comp="389" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="657"><net_src comp="398" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="662"><net_src comp="405" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="667"><net_src comp="409" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="672"><net_src comp="320" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="677"><net_src comp="413" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="275" pin=3"/></net>

<net id="683"><net_src comp="422" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="688"><net_src comp="432" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="693"><net_src comp="439" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="698"><net_src comp="152" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="705"><net_src comp="443" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="710"><net_src comp="456" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="715"><net_src comp="468" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="724"><net_src comp="234" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="729"><net_src comp="495" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="734"><net_src comp="239" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="739"><net_src comp="499" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="747"><net_src comp="312" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="752"><net_src comp="515" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="250" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {64 65 66 67 68 69 70 71 }
 - Input state : 
	Port: depolarize_hls : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
	Port: depolarize_hls : d_bwsup | {1 }
	Port: depolarize_hls : d_Wij | {1 }
	Port: depolarize_hls : d_Xi | {1 }
	Port: depolarize_hls : Ni | {2 }
	Port: depolarize_hls : Nj | {1 }
	Port: depolarize_hls : alpha | {2 }
	Port: depolarize_hls : beta | {2 }
	Port: depolarize_hls : d_Bj | {1 }
	Port: depolarize_hls : biasmul | {2 }
  - Chain level:
	State 1
	State 2
		sext_ln522 : 1
		gmem_addr : 2
		empty_29 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		call_ln522 : 1
	State 11
	State 12
		gmem_addr_1 : 1
		empty_32 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		mul_ln482 : 1
	State 20
		call_ln482 : 1
	State 21
	State 22
		empty_35 : 1
	State 23
		gmem_addr_2 : 1
		empty_36 : 2
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		sext_ln511 : 1
		gmem_addr_3 : 2
		empty_39 : 3
		store_ln0 : 1
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		call_ln511 : 1
	State 42
	State 43
	State 44
		i_2_cast : 1
		icmp_ln533 : 2
		add_ln533 : 1
		br_ln533 : 3
		store_ln533 : 2
	State 45
		temp : 1
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
		mul10_i : 1
	State 53
	State 54
	State 55
	State 56
		temp_3 : 1
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
		write_ln546 : 1
	State 64
		gmem_addr_4 : 1
		empty_44 : 2
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |           grp_depolarize_hls_Pipeline_read_bwsup_fu_257           |    0    |    0    |   128   |    76   |
|          | grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266 |    0    |    0    |   223   |   140   |
|   call   |             grp_depolarize_hls_Pipeline_read_Xi_fu_275            |    0    |    0    |   128   |    77   |
|          |             grp_depolarize_hls_Pipeline_read_Bj_fu_284            |    0    |    0    |   128   |    76   |
|          |           grp_depolarize_hls_Pipeline_computeRow_fu_293           |    3    | 4.89486 |   741   |   644   |
|          |           grp_depolarize_hls_Pipeline_store_bwsup_fu_303          |    0    |    0    |   128   |    76   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                             grp_fu_312                            |    2    |    0    |   306   |   231   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                             grp_fu_320                            |    4    |    0    |   165   |    50   |
|          |                             grp_fu_325                            |    3    |    0    |   165   |    50   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                             grp_fu_316                            |    3    |    0    |   143   |   140   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             grp_fu_338                            |    0    |    0    |    0    |    39   |
|   icmp   |                         icmp_ln522_fu_355                         |    0    |    0    |    0    |    39   |
|          |                         icmp_ln533_fu_479                         |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                        select_ln485_fu_389                        |    0    |    0    |    0    |    32   |
|          |                          empty_35_fu_422                          |    0    |    0    |    0    |    31   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                          add_ln533_fu_484                         |    0    |    0    |    0    |    38   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                       d_Bj_read_read_fu_156                       |    0    |    0    |    0    |    0    |
|          |                        Nj_read_read_fu_162                        |    0    |    0    |    0    |    0    |
|          |                       d_Xi_read_read_fu_168                       |    0    |    0    |    0    |    0    |
|          |                       d_Wij_read_read_fu_174                      |    0    |    0    |    0    |    0    |
|          |                      d_bwsup_read_read_fu_180                     |    0    |    0    |    0    |    0    |
|   read   |                      biasmul_read_read_fu_186                     |    0    |    0    |    0    |    0    |
|          |                       beta_read_read_fu_192                       |    0    |    0    |    0    |    0    |
|          |                       alpha_read_read_fu_198                      |    0    |    0    |    0    |    0    |
|          |                        Ni_read_read_fu_204                        |    0    |    0    |    0    |    0    |
|          |                   bwsup_stream_read_read_fu_234                   |    0    |    0    |    0    |    0    |
|          |                     Bj_stream_read_read_fu_239                    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         grp_readreq_fu_210                        |    0    |    0    |    0    |    0    |
|  readreq |                         grp_readreq_fu_216                        |    0    |    0    |    0    |    0    |
|          |                         grp_readreq_fu_222                        |    0    |    0    |    0    |    0    |
|          |                         grp_readreq_fu_228                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                      write_ln546_write_fu_244                     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                        grp_writeresp_fu_250                       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             grp_fu_329                            |    0    |    0    |    0    |    0    |
|partselect|                          trunc_ln2_fu_376                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln3_fu_413                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln4_fu_443                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         trunc_ln561_fu_361                        |    0    |    0    |    0    |    0    |
|   trunc  |                         trunc_ln522_fu_385                        |    0    |    0    |    0    |    0    |
|          |                         trunc_ln511_fu_468                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         sext_ln522_fu_365                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln485_fu_395                         |    0    |    0    |    0    |    0    |
|   sext   |                         sext_ln500_fu_429                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln511_fu_452                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln554_fu_511                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         zext_ln482_fu_405                         |    0    |    0    |    0    |    0    |
|   zext   |                        zext_ln482_1_fu_409                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln500_fu_439                         |    0    |    0    |    0    |    0    |
|          |                          i_2_cast_fu_475                          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                   |    15   | 4.89486 |   2255  |   1778  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  Bj_stream_read_reg_731 |   32   |
|    Bj_stream_reg_571    |   32   |
|     Ni_read_reg_608     |   32   |
|     Nj_read_reg_527     |   32   |
|    Wij_stream_reg_559   |   32   |
|    Xi_stream_reg_565    |   32   |
|    alpha_read_reg_603   |   32   |
|    beta_read_reg_598    |   32   |
|   biasmul_read_reg_593  |   32   |
|  bitcast_ln535_reg_726  |   32   |
|  bitcast_ln545_reg_736  |   32   |
| bwsup_stream_out_reg_583|   32   |
|bwsup_stream_read_reg_721|   32   |
|   bwsup_stream_reg_577  |   32   |
|    cmp2_i3763_reg_633   |    1   |
|    d_Bj_read_reg_522    |   64   |
|    d_Wij_read_reg_543   |   64   |
|    d_Xi_read_reg_538    |   64   |
|   d_bwsup_read_reg_548  |   64   |
|     empty_35_reg_680    |   31   |
|   gmem_addr_1_reg_654   |   32   |
|   gmem_addr_2_reg_685   |   32   |
|   gmem_addr_3_reg_707   |   32   |
|   gmem_addr_4_reg_749   |   32   |
|    gmem_addr_reg_622    |   32   |
|       i_2_reg_695       |   31   |
|    icmp_ln522_reg_589   |    1   |
|    mul_ln482_reg_669    |   63   |
|    mul_ln485_reg_644    |   32   |
|         reg_343         |   62   |
|         reg_349         |   32   |
|   select_ln485_reg_649  |   32   |
|    temp_1_loc_reg_553   |   32   |
|      temp_3_reg_744     |   32   |
|    trunc_ln2_reg_627    |   62   |
|    trunc_ln3_reg_674    |   62   |
|    trunc_ln4_reg_702    |   62   |
|   trunc_ln511_reg_712   |   31   |
|   trunc_ln522_reg_638   |   31   |
|   trunc_ln561_reg_617   |   31   |
|   zext_ln482_1_reg_664  |   63   |
|    zext_ln482_reg_659   |   63   |
|    zext_ln500_reg_690   |   32   |
+-------------------------+--------+
|          Total          |  1650  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                         grp_readreq_fu_210                        |  p1  |   2  |  32  |   64   ||    9    |
|                         grp_readreq_fu_216                        |  p1  |   2  |  32  |   64   ||    9    |
|                         grp_readreq_fu_222                        |  p1  |   2  |  32  |   64   ||    9    |
|                         grp_readreq_fu_222                        |  p2  |   2  |  31  |   62   ||    9    |
|                         grp_readreq_fu_228                        |  p1  |   2  |  32  |   64   ||    9    |
|                        grp_writeresp_fu_250                       |  p0  |   2  |   1  |    2   |
|                        grp_writeresp_fu_250                       |  p1  |   2  |  32  |   64   ||    9    |
|           grp_depolarize_hls_Pipeline_read_bwsup_fu_257           |  p2  |   2  |  31  |   62   ||    9    |
| grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266 |  p2  |   2  |  63  |   126  ||    9    |
|             grp_depolarize_hls_Pipeline_read_Bj_fu_284            |  p2  |   2  |  31  |   62   ||    9    |
|                             grp_fu_316                            |  p0  |   4  |  32  |   128  ||    17   |
|                             grp_fu_316                            |  p1  |   2  |  32  |   64   ||    9    |
|                             grp_fu_320                            |  p0  |   2  |  31  |   62   ||    9    |
|                             grp_fu_320                            |  p1  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                               |      |      |      |   952  || 22.6049 ||   125   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    4   |  2255  |  1778  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   125  |
|  Register |    -   |    -   |  1650  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |   27   |  3905  |  1903  |
+-----------+--------+--------+--------+--------+
