<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v</a>
defines: 
time_elapsed: 0.980s
ram usage: 43100 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpfyw5d87k/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:38</a>: Compile module &#34;work@pcx_buf_pt1&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:40</a>: Implicit port type (wire) for &#34;out0&#34;,
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:38</a>: Top level module &#34;work@pcx_buf_pt1&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>: Cannot find a module definition for &#34;work@pcx_buf_pt1::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpfyw5d87k/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_pcx_buf_pt1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpfyw5d87k/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpfyw5d87k/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@pcx_buf_pt1)
 |vpiName:work@pcx_buf_pt1
 |uhdmallPackages:
 \_package: builtin, parent:work@pcx_buf_pt1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@pcx_buf_pt1, file:<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v</a>, line:38, parent:work@pcx_buf_pt1
   |vpiDefName:work@pcx_buf_pt1
   |vpiFullName:work@pcx_buf_pt1
   |vpiPort:
   \_port: (out0), line:40
     |vpiName:out0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out0), line:40
         |vpiName:out0
         |vpiFullName:work@pcx_buf_pt1.out0
   |vpiPort:
   \_port: (out1), line:40
     |vpiName:out1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out1), line:40
         |vpiName:out1
         |vpiFullName:work@pcx_buf_pt1.out1
   |vpiPort:
   \_port: (pcx_spc_grant_px), line:40
     |vpiName:pcx_spc_grant_px
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_spc_grant_px), line:40
         |vpiName:pcx_spc_grant_px
         |vpiFullName:work@pcx_buf_pt1.pcx_spc_grant_px
   |vpiPort:
   \_port: (so), line:40
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:40
         |vpiName:so
         |vpiFullName:work@pcx_buf_pt1.so
   |vpiPort:
   \_port: (in0), line:42
     |vpiName:in0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in0), line:42
         |vpiName:in0
         |vpiFullName:work@pcx_buf_pt1.in0
   |vpiPort:
   \_port: (in1), line:42
     |vpiName:in1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in1), line:42
         |vpiName:in1
         |vpiFullName:work@pcx_buf_pt1.in1
   |vpiPort:
   \_port: (pcx_spc_grant_buf_pa), line:42
     |vpiName:pcx_spc_grant_buf_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_spc_grant_buf_pa), line:42
         |vpiName:pcx_spc_grant_buf_pa
         |vpiFullName:work@pcx_buf_pt1.pcx_spc_grant_buf_pa
   |vpiPort:
   \_port: (rclk), line:42
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:42
         |vpiName:rclk
         |vpiFullName:work@pcx_buf_pt1.rclk
   |vpiPort:
   \_port: (si), line:42
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:42
         |vpiName:si
         |vpiFullName:work@pcx_buf_pt1.si
   |vpiPort:
   \_port: (se), line:42
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:42
         |vpiName:se
         |vpiFullName:work@pcx_buf_pt1.se
   |vpiContAssign:
   \_cont_assign: , line:65
     |vpiRhs:
     \_part_select: , line:65, parent:in0
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (in0)
       |vpiLeftRange:
       \_constant: , line:65
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:65
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:65, parent:out0
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (out0)
       |vpiLeftRange:
       \_constant: , line:65
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:65
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:66
     |vpiRhs:
     \_ref_obj: (in1), line:66
       |vpiName:in1
       |vpiFullName:work@pcx_buf_pt1.in1
     |vpiLhs:
     \_ref_obj: (out1), line:66
       |vpiName:out1
       |vpiFullName:work@pcx_buf_pt1.out1
   |vpiNet:
   \_logic_net: (out0), line:40
   |vpiNet:
   \_logic_net: (out1), line:40
   |vpiNet:
   \_logic_net: (pcx_spc_grant_px), line:40
   |vpiNet:
   \_logic_net: (so), line:40
   |vpiNet:
   \_logic_net: (in0), line:42
   |vpiNet:
   \_logic_net: (in1), line:42
   |vpiNet:
   \_logic_net: (pcx_spc_grant_buf_pa), line:42
   |vpiNet:
   \_logic_net: (rclk), line:42
   |vpiNet:
   \_logic_net: (si), line:42
   |vpiNet:
   \_logic_net: (se), line:42
 |uhdmtopModules:
 \_module: work@pcx_buf_pt1 (work@pcx_buf_pt1), file:<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v</a>, line:38
   |vpiDefName:work@pcx_buf_pt1
   |vpiName:work@pcx_buf_pt1
   |vpiPort:
   \_port: (out0), line:40, parent:work@pcx_buf_pt1
     |vpiName:out0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out0), line:40, parent:work@pcx_buf_pt1
         |vpiName:out0
         |vpiFullName:work@pcx_buf_pt1.out0
   |vpiPort:
   \_port: (out1), line:40, parent:work@pcx_buf_pt1
     |vpiName:out1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out1), line:40, parent:work@pcx_buf_pt1
         |vpiName:out1
         |vpiFullName:work@pcx_buf_pt1.out1
   |vpiPort:
   \_port: (pcx_spc_grant_px), line:40, parent:work@pcx_buf_pt1
     |vpiName:pcx_spc_grant_px
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_spc_grant_px), line:40, parent:work@pcx_buf_pt1
         |vpiName:pcx_spc_grant_px
         |vpiFullName:work@pcx_buf_pt1.pcx_spc_grant_px
   |vpiPort:
   \_port: (so), line:40, parent:work@pcx_buf_pt1
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:40, parent:work@pcx_buf_pt1
         |vpiName:so
         |vpiFullName:work@pcx_buf_pt1.so
   |vpiPort:
   \_port: (in0), line:42, parent:work@pcx_buf_pt1
     |vpiName:in0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in0), line:42, parent:work@pcx_buf_pt1
         |vpiName:in0
         |vpiFullName:work@pcx_buf_pt1.in0
   |vpiPort:
   \_port: (in1), line:42, parent:work@pcx_buf_pt1
     |vpiName:in1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in1), line:42, parent:work@pcx_buf_pt1
         |vpiName:in1
         |vpiFullName:work@pcx_buf_pt1.in1
   |vpiPort:
   \_port: (pcx_spc_grant_buf_pa), line:42, parent:work@pcx_buf_pt1
     |vpiName:pcx_spc_grant_buf_pa
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pcx_spc_grant_buf_pa), line:42, parent:work@pcx_buf_pt1
         |vpiName:pcx_spc_grant_buf_pa
         |vpiFullName:work@pcx_buf_pt1.pcx_spc_grant_buf_pa
   |vpiPort:
   \_port: (rclk), line:42, parent:work@pcx_buf_pt1
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:42, parent:work@pcx_buf_pt1
         |vpiName:rclk
         |vpiFullName:work@pcx_buf_pt1.rclk
   |vpiPort:
   \_port: (si), line:42, parent:work@pcx_buf_pt1
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:42, parent:work@pcx_buf_pt1
         |vpiName:si
         |vpiFullName:work@pcx_buf_pt1.si
   |vpiPort:
   \_port: (se), line:42, parent:work@pcx_buf_pt1
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:42, parent:work@pcx_buf_pt1
         |vpiName:se
         |vpiFullName:work@pcx_buf_pt1.se
   |vpiModule:
   \_module: work@pcx_buf_pt1::dff_s (dff_ccx_com_spc), file:<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v</a>, line:57, parent:work@pcx_buf_pt1
     |vpiDefName:work@pcx_buf_pt1::dff_s
     |vpiName:dff_ccx_com_spc
     |vpiFullName:work@pcx_buf_pt1.dff_ccx_com_spc
     |vpiPort:
     \_port: (din), parent:dff_ccx_com_spc
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (pcx_spc_grant_buf_pa), line:58
         |vpiName:pcx_spc_grant_buf_pa
         |vpiActual:
         \_logic_net: (pcx_spc_grant_buf_pa), line:42, parent:work@pcx_buf_pt1
     |vpiPort:
     \_port: (q), parent:dff_ccx_com_spc
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (pcx_spc_grant_px), line:59
         |vpiName:pcx_spc_grant_px
         |vpiActual:
         \_logic_net: (pcx_spc_grant_px), line:40, parent:work@pcx_buf_pt1
     |vpiPort:
     \_port: (clk), parent:dff_ccx_com_spc
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:60
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:42, parent:work@pcx_buf_pt1
     |vpiPort:
     \_port: (se), parent:dff_ccx_com_spc
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:61
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:dff_ccx_com_spc
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (5&#39;d0), line:62
         |vpiName:5&#39;d0
     |vpiPort:
     \_port: (so), parent:dff_ccx_com_spc
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:63
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:40, parent:work@pcx_buf_pt1
     |vpiInstance:
     \_module: work@pcx_buf_pt1 (work@pcx_buf_pt1), file:<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v</a>, line:38
   |vpiNet:
   \_logic_net: (out0), line:40, parent:work@pcx_buf_pt1
   |vpiNet:
   \_logic_net: (out1), line:40, parent:work@pcx_buf_pt1
   |vpiNet:
   \_logic_net: (pcx_spc_grant_px), line:40, parent:work@pcx_buf_pt1
   |vpiNet:
   \_logic_net: (so), line:40, parent:work@pcx_buf_pt1
   |vpiNet:
   \_logic_net: (in0), line:42, parent:work@pcx_buf_pt1
   |vpiNet:
   \_logic_net: (in1), line:42, parent:work@pcx_buf_pt1
   |vpiNet:
   \_logic_net: (pcx_spc_grant_buf_pa), line:42, parent:work@pcx_buf_pt1
   |vpiNet:
   \_logic_net: (rclk), line:42, parent:work@pcx_buf_pt1
   |vpiNet:
   \_logic_net: (si), line:42, parent:work@pcx_buf_pt1
   |vpiNet:
   \_logic_net: (se), line:42, parent:work@pcx_buf_pt1
Object: \work_pcx_buf_pt1 of type 3000
Object: \work_pcx_buf_pt1 of type 32
Object: \out0 of type 44
Object: \out1 of type 44
Object: \pcx_spc_grant_px of type 44
Object: \so of type 44
Object: \in0 of type 44
Object: \in1 of type 44
Object: \pcx_spc_grant_buf_pa of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \dff_ccx_com_spc of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \out0 of type 36
Object: \out1 of type 36
Object: \pcx_spc_grant_px of type 36
Object: \so of type 36
Object: \in0 of type 36
Object: \in1 of type 36
Object: \pcx_spc_grant_buf_pa of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_pcx_buf_pt1 of type 32
Object:  of type 8
Object:  of type 42
Object: \out0 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \in0 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \out1 of type 608
Object: \in1 of type 608
Object: \out0 of type 36
Object: \out1 of type 36
Object: \pcx_spc_grant_px of type 36
Object: \so of type 36
Object: \in0 of type 36
Object: \in1 of type 36
Object: \pcx_spc_grant_buf_pa of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_pcx_buf_pt1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f3960] str=&#39;\work_pcx_buf_pt1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:40</a>.0-40.0&gt; [0x37f3c20] str=&#39;\out0&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:40</a>.0-40.0&gt; [0x37f3fb0] str=&#39;\out1&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:40</a>.0-40.0&gt; [0x37f4180] str=&#39;\pcx_spc_grant_px&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:40</a>.0-40.0&gt; [0x37f4330] str=&#39;\so&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:42</a>.0-42.0&gt; [0x37f44c0] str=&#39;\in0&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:42</a>.0-42.0&gt; [0x37f4670] str=&#39;\in1&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:42</a>.0-42.0&gt; [0x37f4870] str=&#39;\pcx_spc_grant_buf_pa&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:42</a>.0-42.0&gt; [0x37f4a20] str=&#39;\rclk&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:42</a>.0-42.0&gt; [0x37f4bd0] str=&#39;\si&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:42</a>.0-42.0&gt; [0x37f4e10] str=&#39;\se&#39; input port=10
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f4f70] str=&#39;\dff_ccx_com_spc&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f59c0] str=&#39;\work_pcx_buf_pt1::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f5ae0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f5c00] str=&#39;\pcx_spc_grant_buf_pa&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f5e00] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f5f20] str=&#39;\pcx_spc_grant_px&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6100] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6220] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6420] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6540]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6790] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f68b0] str=&#39;\5&#39;d0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6ab0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6bd0] str=&#39;\so&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f6f90]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f70d0] str=&#39;\out0&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f7280]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f7580] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f7730] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f7410] str=&#39;\in0&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f78e0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f7be0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f7d90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:66</a>.0-66.0&gt; [0x37f7a70]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:66</a>.0-66.0&gt; [0x37f7f40] str=&#39;\out1&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:66</a>.0-66.0&gt; [0x37f85e0] str=&#39;\in1&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\out0&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0.
Warning: reg &#39;\out1&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:66</a>.0-66.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f3960] str=&#39;\work_pcx_buf_pt1&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:40</a>.0-40.0&gt; [0x37f3c20] str=&#39;\out0&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:40</a>.0-40.0&gt; [0x37f3fb0] str=&#39;\out1&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:40</a>.0-40.0&gt; [0x37f4180] str=&#39;\pcx_spc_grant_px&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:40</a>.0-40.0&gt; [0x37f4330] str=&#39;\so&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:42</a>.0-42.0&gt; [0x37f44c0] str=&#39;\in0&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:42</a>.0-42.0&gt; [0x37f4670] str=&#39;\in1&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:42</a>.0-42.0&gt; [0x37f4870] str=&#39;\pcx_spc_grant_buf_pa&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:42</a>.0-42.0&gt; [0x37f4a20] str=&#39;\rclk&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:42</a>.0-42.0&gt; [0x37f4bd0] str=&#39;\si&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:42</a>.0-42.0&gt; [0x37f4e10] str=&#39;\se&#39; input basic_prep port=10 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f4f70] str=&#39;\dff_ccx_com_spc&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f59c0] str=&#39;\work_pcx_buf_pt1::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f5ae0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f5c00 -&gt; 0x37f4870] str=&#39;\pcx_spc_grant_buf_pa&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f5e00] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f5f20 -&gt; 0x37f4180] str=&#39;\pcx_spc_grant_px&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6100] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6220 -&gt; 0x37f4a20] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6420] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6540 -&gt; 0x3801140] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6790] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f68b0 -&gt; 0x37fedf0] str=&#39;\5&#39;d0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6ab0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>.0-57.0&gt; [0x37f6bd0 -&gt; 0x37f4330] str=&#39;\so&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f6f90] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f70d0 -&gt; 0x37f3c20] str=&#39;\out0&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f7280] basic_prep range=[4:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f7580] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f7730] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f7410 -&gt; 0x37f44c0] str=&#39;\in0&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f78e0] basic_prep range=[4:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f7be0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>.0-65.0&gt; [0x37f7d90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:66</a>.0-66.0&gt; [0x37f7a70] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:66</a>.0-66.0&gt; [0x37f7f40 -&gt; 0x37f3fb0] str=&#39;\out1&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:66</a>.0-66.0&gt; [0x37f85e0 -&gt; 0x37f4670] str=&#39;\in1&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-0" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:0</a>.0-0.0&gt; [0x3801140] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-0" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:0</a>.0-0.0&gt; [0x37fedf0] str=&#39;\5&#39;d0&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:57</a>: Warning: Identifier `\5&#39;d0&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>: Warning: Range [4:0] select out of bounds on signal `\out0&#39;: Setting 4 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>: Warning: Range [4:0] select out of bounds on signal `\in0&#39;: Setting 4 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/pcx_buf_pt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pcx_buf_pt1.v:65</a>: Warning: Ignoring assignment to constant bits:
    old assignment: { 4&#39;xxxx \out0 } = { 4&#39;xxxx \in0 }
    new assignment: \out0 = \in0.
Generating RTLIL representation for module `\work_pcx_buf_pt1::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f5090] str=&#39;\work_pcx_buf_pt1::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f51d0] str=&#39;\din&#39; port=11
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f5310] str=&#39;\q&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f5450] str=&#39;\clk&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f5570] str=&#39;\se&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f5690] str=&#39;\si&#39; port=15
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f5800] str=&#39;\so&#39; port=16
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f5090] str=&#39;\work_pcx_buf_pt1::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f51d0] str=&#39;\din&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f5310] str=&#39;\q&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f5450] str=&#39;\clk&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f5570] str=&#39;\se&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f5690] str=&#39;\si&#39; basic_prep port=15 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37f5800] str=&#39;\so&#39; basic_prep port=16 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_pcx_buf_pt1::dff_s&#39; referenced in module `work_pcx_buf_pt1&#39; in cell `dff_ccx_com_spc&#39; does not have a port named &#39;so&#39;.

</pre>
</body>