#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Mar 16 10:24:26 2022
# Process ID: 12020
# Current directory: D:/Documents/230612/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Documents/230612/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.runs/synth_1/top.vds
# Journal file: D:/Documents/230612/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6712
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.301 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2029] formal d has no actual or default value [D:/Documents/230612/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/top.vhd:52]
INFO: [Synth 8-994] d is declared here [D:/Documents/230612/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/d_ff_rst.vhd:37]
ERROR: [Synth 8-2029] formal d has no actual or default value [D:/Documents/230612/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/top.vhd:61]
INFO: [Synth 8-994] d is declared here [D:/Documents/230612/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/d_ff_rst.vhd:37]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/Documents/230612/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/top.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.301 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 10:24:34 2022...
