

================================================================
== Vitis HLS Report for 'funcD'
================================================================
* Date:           Thu Oct 13 09:29:17 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.843 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       50|       51|  0.250 us|  0.255 us|   50|   50|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop0   |       50|       50|         2|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       67|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       55|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       32|      122|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_fu_147_p2          |         +|   0|  0|  14|           7|           2|
    |vecOut_d0            |         +|   0|  0|  15|           8|           8|
    |vecOut_d1            |         +|   0|  0|  15|           8|           8|
    |ap_condition_113     |       and|   0|  0|   2|           1|           1|
    |icmp_ln69_fu_153_p2  |      icmp|   0|  0|  10|           7|           6|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |or_ln69_fu_135_p2    |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  67|          40|          29|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_119_p6  |  14|          3|    7|         21|
    |i1_reg_115                   |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  55|         12|   17|         42|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  2|   0|    2|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i1_reg_115               |  7|   0|    7|          0|
    |i_reg_221                |  7|   0|    7|          0|
    |icmp_ln69_reg_226        |  1|   0|    1|          0|
    |zext_ln69_reg_191        |  7|   0|   64|         57|
    |zext_ln73_reg_206        |  6|   0|   64|         58|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 32|   0|  147|        115|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|         funcD|  return value|
|in1_address0     |  out|    7|   ap_memory|           in1|         array|
|in1_ce0          |  out|    1|   ap_memory|           in1|         array|
|in1_q0           |   in|    8|   ap_memory|           in1|         array|
|in1_address1     |  out|    7|   ap_memory|           in1|         array|
|in1_ce1          |  out|    1|   ap_memory|           in1|         array|
|in1_q1           |   in|    8|   ap_memory|           in1|         array|
|in2_address0     |  out|    7|   ap_memory|           in2|         array|
|in2_ce0          |  out|    1|   ap_memory|           in2|         array|
|in2_q0           |   in|    7|   ap_memory|           in2|         array|
|in2_address1     |  out|    7|   ap_memory|           in2|         array|
|in2_ce1          |  out|    1|   ap_memory|           in2|         array|
|in2_q1           |   in|    7|   ap_memory|           in2|         array|
|vecOut_address0  |  out|    7|   ap_memory|        vecOut|         array|
|vecOut_ce0       |  out|    1|   ap_memory|        vecOut|         array|
|vecOut_we0       |  out|    1|   ap_memory|        vecOut|         array|
|vecOut_d0        |  out|    8|   ap_memory|        vecOut|         array|
|vecOut_address1  |  out|    7|   ap_memory|        vecOut|         array|
|vecOut_ce1       |  out|    1|   ap_memory|        vecOut|         array|
|vecOut_we1       |  out|    1|   ap_memory|        vecOut|         array|
|vecOut_d1        |  out|    8|   ap_memory|        vecOut|         array|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecOut, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%br_ln69 = br void %for.inc.split" [diamond.cpp:69]   --->   Operation 5 'br' 'br_ln69' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i1 = phi i7 0, void %entry, i7 %i, void %for.inc.split, i7 0, void %for.end"   --->   Operation 6 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %i1" [diamond.cpp:69]   --->   Operation 7 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%in1_addr = getelementptr i8 %in1, i64 0, i64 %zext_ln69" [diamond.cpp:73]   --->   Operation 8 'getelementptr' 'in1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (0.56ns)   --->   "%in1_load = load i7 %in1_addr" [diamond.cpp:73]   --->   Operation 9 'load' 'in1_load' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%in2_addr = getelementptr i7 %in2, i64 0, i64 %zext_ln69" [diamond.cpp:73]   --->   Operation 10 'getelementptr' 'in2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (0.56ns)   --->   "%in2_load = load i7 %in2_addr" [diamond.cpp:73]   --->   Operation 11 'load' 'in2_load' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 100> <RAM>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%or_ln69 = or i7 %i1, i7 1" [diamond.cpp:69]   --->   Operation 12 'or' 'or_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i7 %or_ln69" [diamond.cpp:73]   --->   Operation 13 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%in1_addr_1 = getelementptr i8 %in1, i64 0, i64 %zext_ln73" [diamond.cpp:73]   --->   Operation 14 'getelementptr' 'in1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.56ns)   --->   "%in1_load_1 = load i7 %in1_addr_1" [diamond.cpp:73]   --->   Operation 15 'load' 'in1_load_1' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%in2_addr_1 = getelementptr i7 %in2, i64 0, i64 %zext_ln73" [diamond.cpp:73]   --->   Operation 16 'getelementptr' 'in2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.56ns)   --->   "%in2_load_1 = load i7 %in2_addr_1" [diamond.cpp:73]   --->   Operation 17 'load' 'in2_load_1' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 100> <RAM>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%i = add i7 %i1, i7 2" [diamond.cpp:69]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.59ns)   --->   "%icmp_ln69 = icmp_ult  i7 %i, i7 100" [diamond.cpp:69]   --->   Operation 19 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.end, void %for.inc.split" [diamond.cpp:69]   --->   Operation 20 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc.split" [diamond.cpp:75]   --->   Operation 21 'br' 'br_ln75' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [diamond.cpp:71]   --->   Operation 23 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [diamond.cpp:69]   --->   Operation 24 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.56ns)   --->   "%in1_load = load i7 %in1_addr" [diamond.cpp:73]   --->   Operation 25 'load' 'in1_load' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 26 [1/2] (0.56ns)   --->   "%in2_load = load i7 %in2_addr" [diamond.cpp:73]   --->   Operation 26 'load' 'in2_load' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 100> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %in2_load, i1 0" [diamond.cpp:73]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln73 = add i8 %in1_load, i8 %shl_ln" [diamond.cpp:73]   --->   Operation 28 'add' 'add_ln73' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%vecOut_addr = getelementptr i8 %vecOut, i64 0, i64 %zext_ln69" [diamond.cpp:73]   --->   Operation 29 'getelementptr' 'vecOut_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.56ns)   --->   "%store_ln73 = store i8 %add_ln73, i7 %vecOut_addr" [diamond.cpp:73]   --->   Operation 30 'store' 'store_ln73' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/2] (0.56ns)   --->   "%in1_load_1 = load i7 %in1_addr_1" [diamond.cpp:73]   --->   Operation 31 'load' 'in1_load_1' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 32 [1/2] (0.56ns)   --->   "%in2_load_1 = load i7 %in2_addr_1" [diamond.cpp:73]   --->   Operation 32 'load' 'in2_load_1' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 100> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln73_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %in2_load_1, i1 0" [diamond.cpp:73]   --->   Operation 33 'bitconcatenate' 'shl_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln73_1 = add i8 %in1_load_1, i8 %shl_ln73_1" [diamond.cpp:73]   --->   Operation 34 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%vecOut_addr_1 = getelementptr i8 %vecOut, i64 0, i64 %zext_ln73" [diamond.cpp:73]   --->   Operation 35 'getelementptr' 'vecOut_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.56ns)   --->   "%store_ln73 = store i8 %add_ln73_1, i7 %vecOut_addr_1" [diamond.cpp:73]   --->   Operation 36 'store' 'store_ln73' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%return_ln75 = return void @_ssdm_op_Return" [diamond.cpp:75]   --->   Operation 37 'return' 'return_ln75' <Predicate = (!icmp_ln69)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ vecOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000]
br_ln69           (br               ) [ 0111]
i1                (phi              ) [ 0011]
zext_ln69         (zext             ) [ 0011]
in1_addr          (getelementptr    ) [ 0011]
in2_addr          (getelementptr    ) [ 0011]
or_ln69           (or               ) [ 0000]
zext_ln73         (zext             ) [ 0011]
in1_addr_1        (getelementptr    ) [ 0011]
in2_addr_1        (getelementptr    ) [ 0011]
i                 (add              ) [ 0111]
icmp_ln69         (icmp             ) [ 0011]
br_ln69           (br               ) [ 0111]
br_ln75           (br               ) [ 0111]
empty             (speclooptripcount) [ 0000]
specpipeline_ln71 (specpipeline     ) [ 0000]
specloopname_ln69 (specloopname     ) [ 0000]
in1_load          (load             ) [ 0000]
in2_load          (load             ) [ 0000]
shl_ln            (bitconcatenate   ) [ 0000]
add_ln73          (add              ) [ 0000]
vecOut_addr       (getelementptr    ) [ 0000]
store_ln73        (store            ) [ 0000]
in1_load_1        (load             ) [ 0000]
in2_load_1        (load             ) [ 0000]
shl_ln73_1        (bitconcatenate   ) [ 0000]
add_ln73_1        (add              ) [ 0000]
vecOut_addr_1     (getelementptr    ) [ 0000]
store_ln73        (store            ) [ 0000]
return_ln75       (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vecOut">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecOut"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="in1_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="7" slack="0"/>
<pin id="44" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="7" slack="0"/>
<pin id="49" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="0"/>
<pin id="52" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="53" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="54" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="8" slack="0"/>
<pin id="55" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_load/2 in1_load_1/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="in2_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="7" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="7" slack="0"/>
<pin id="61" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="7" slack="0"/>
<pin id="66" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="0"/>
<pin id="69" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="70" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="71" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="7" slack="0"/>
<pin id="72" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in2_load/2 in2_load_1/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="in1_addr_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr_1/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="in2_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr_1/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="vecOut_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="7" slack="1"/>
<pin id="94" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vecOut_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="7" slack="0"/>
<pin id="103" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="105" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/3 store_ln73/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="vecOut_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="1"/>
<pin id="111" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vecOut_addr_1/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i1_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="1"/>
<pin id="117" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i1_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="4" bw="1" slack="0"/>
<pin id="125" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="6" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln69_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="or_ln69_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="7" slack="0"/>
<pin id="138" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln73_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="3" slack="0"/>
<pin id="150" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln69_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="7" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="shl_ln_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln73_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="shl_ln73_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="7" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln73_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="return_ln75_fu_189">
<pin_list>
<pin id="190" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln75/3 "/>
</bind>
</comp>

<comp id="191" class="1005" name="zext_ln69_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="1"/>
<pin id="193" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln69 "/>
</bind>
</comp>

<comp id="196" class="1005" name="in1_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="1"/>
<pin id="198" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="in2_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="1"/>
<pin id="203" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr "/>
</bind>
</comp>

<comp id="206" class="1005" name="zext_ln73_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln73 "/>
</bind>
</comp>

<comp id="211" class="1005" name="in1_addr_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="1"/>
<pin id="213" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="in2_addr_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="1"/>
<pin id="218" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr_1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="226" class="1005" name="icmp_ln69_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="56"><net_src comp="40" pin="3"/><net_sink comp="47" pin=2"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="73"><net_src comp="57" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="74" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="82" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="90" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="132"><net_src comp="119" pin="6"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="139"><net_src comp="119" pin="6"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="151"><net_src comp="119" pin="6"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="64" pin="7"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="47" pin="7"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="159" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="167" pin="2"/><net_sink comp="97" pin=4"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="64" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="47" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="182" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="194"><net_src comp="129" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="199"><net_src comp="40" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="204"><net_src comp="57" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="209"><net_src comp="141" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="214"><net_src comp="74" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="219"><net_src comp="82" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="224"><net_src comp="147" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="229"><net_src comp="153" pin="2"/><net_sink comp="226" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vecOut | {3 }
 - Input state : 
	Port: funcD : in1 | {2 3 }
	Port: funcD : in2 | {2 3 }
	Port: funcD : vecOut | {}
  - Chain level:
	State 1
	State 2
		zext_ln69 : 1
		in1_addr : 2
		in1_load : 3
		in2_addr : 2
		in2_load : 3
		or_ln69 : 1
		zext_ln73 : 1
		in1_addr_1 : 2
		in1_load_1 : 3
		in2_addr_1 : 2
		in2_load_1 : 3
		i : 1
		icmp_ln69 : 2
		br_ln69 : 3
	State 3
		shl_ln : 1
		add_ln73 : 2
		store_ln73 : 3
		shl_ln73_1 : 1
		add_ln73_1 : 2
		store_ln73 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      i_fu_147      |    0    |    14   |
|    add   |   add_ln73_fu_167  |    0    |    15   |
|          |  add_ln73_1_fu_182 |    0    |    15   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln69_fu_153  |    0    |    10   |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln69_fu_129  |    0    |    0    |
|          |  zext_ln73_fu_141  |    0    |    0    |
|----------|--------------------|---------|---------|
|    or    |   or_ln69_fu_135   |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_159   |    0    |    0    |
|          |  shl_ln73_1_fu_174 |    0    |    0    |
|----------|--------------------|---------|---------|
|  return  | return_ln75_fu_189 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    54   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i1_reg_115    |    7   |
|     i_reg_221    |    7   |
| icmp_ln69_reg_226|    1   |
|in1_addr_1_reg_211|    7   |
| in1_addr_reg_196 |    7   |
|in2_addr_1_reg_216|    7   |
| in2_addr_reg_201 |    7   |
| zext_ln69_reg_191|   64   |
| zext_ln73_reg_206|   64   |
+------------------+--------+
|       Total      |   171  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_47 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_64 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_64 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  1.548  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   54   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   171  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   171  |   90   |
+-----------+--------+--------+--------+
