{"vcs1":{"timestamp_begin":1713376985.064044628, "rt":1.03, "ut":0.63, "st":0.30}}
{"vcselab":{"timestamp_begin":1713376986.273977630, "rt":0.90, "ut":0.58, "st":0.27}}
{"link":{"timestamp_begin":1713376987.328368455, "rt":0.48, "ut":0.19, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713376983.988670049}
{"VCS_COMP_START_TIME": 1713376983.988670049}
{"VCS_COMP_END_TIME": 1713376987.983042025}
{"VCS_USER_OPTIONS": "-sverilog mylibrary.sv task2.sv alu.sv constants.sv controlpath.sv datapath.sv library.sv memory.sv regfile.sv RISC240.sv"}
{"vcs1": {"peak_mem": 340168}}
{"stitch_vcselab": {"peak_mem": 239000}}
