// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_87 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_290_p2;
reg   [0:0] icmp_ln86_reg_1278;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1278_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1278_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1278_pp0_iter3_reg;
wire   [0:0] icmp_ln86_349_fu_296_p2;
reg   [0:0] icmp_ln86_349_reg_1289;
wire   [0:0] icmp_ln86_350_fu_302_p2;
reg   [0:0] icmp_ln86_350_reg_1294;
reg   [0:0] icmp_ln86_350_reg_1294_pp0_iter1_reg;
reg   [0:0] icmp_ln86_350_reg_1294_pp0_iter2_reg;
wire   [0:0] icmp_ln86_351_fu_308_p2;
reg   [0:0] icmp_ln86_351_reg_1300;
wire   [0:0] icmp_ln86_352_fu_314_p2;
reg   [0:0] icmp_ln86_352_reg_1306;
reg   [0:0] icmp_ln86_352_reg_1306_pp0_iter1_reg;
wire   [0:0] icmp_ln86_353_fu_320_p2;
reg   [0:0] icmp_ln86_353_reg_1312;
reg   [0:0] icmp_ln86_353_reg_1312_pp0_iter1_reg;
reg   [0:0] icmp_ln86_353_reg_1312_pp0_iter2_reg;
reg   [0:0] icmp_ln86_353_reg_1312_pp0_iter3_reg;
wire   [0:0] icmp_ln86_354_fu_326_p2;
reg   [0:0] icmp_ln86_354_reg_1318;
reg   [0:0] icmp_ln86_354_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_354_reg_1318_pp0_iter2_reg;
reg   [0:0] icmp_ln86_354_reg_1318_pp0_iter3_reg;
wire   [0:0] icmp_ln86_355_fu_332_p2;
reg   [0:0] icmp_ln86_355_reg_1324;
wire   [0:0] icmp_ln86_356_fu_338_p2;
reg   [0:0] icmp_ln86_356_reg_1330;
reg   [0:0] icmp_ln86_356_reg_1330_pp0_iter1_reg;
wire   [0:0] icmp_ln86_357_fu_344_p2;
reg   [0:0] icmp_ln86_357_reg_1336;
reg   [0:0] icmp_ln86_357_reg_1336_pp0_iter1_reg;
reg   [0:0] icmp_ln86_357_reg_1336_pp0_iter2_reg;
wire   [0:0] icmp_ln86_358_fu_350_p2;
reg   [0:0] icmp_ln86_358_reg_1342;
reg   [0:0] icmp_ln86_358_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_358_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_358_reg_1342_pp0_iter3_reg;
wire   [0:0] icmp_ln86_359_fu_356_p2;
reg   [0:0] icmp_ln86_359_reg_1348;
reg   [0:0] icmp_ln86_359_reg_1348_pp0_iter1_reg;
reg   [0:0] icmp_ln86_359_reg_1348_pp0_iter2_reg;
reg   [0:0] icmp_ln86_359_reg_1348_pp0_iter3_reg;
wire   [0:0] icmp_ln86_360_fu_362_p2;
reg   [0:0] icmp_ln86_360_reg_1354;
reg   [0:0] icmp_ln86_360_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_360_reg_1354_pp0_iter2_reg;
reg   [0:0] icmp_ln86_360_reg_1354_pp0_iter3_reg;
reg   [0:0] icmp_ln86_360_reg_1354_pp0_iter4_reg;
wire   [0:0] icmp_ln86_361_fu_368_p2;
reg   [0:0] icmp_ln86_361_reg_1360;
reg   [0:0] icmp_ln86_361_reg_1360_pp0_iter1_reg;
reg   [0:0] icmp_ln86_361_reg_1360_pp0_iter2_reg;
reg   [0:0] icmp_ln86_361_reg_1360_pp0_iter3_reg;
reg   [0:0] icmp_ln86_361_reg_1360_pp0_iter4_reg;
reg   [0:0] icmp_ln86_361_reg_1360_pp0_iter5_reg;
wire   [0:0] icmp_ln86_362_fu_374_p2;
reg   [0:0] icmp_ln86_362_reg_1366;
reg   [0:0] icmp_ln86_362_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_362_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_362_reg_1366_pp0_iter3_reg;
reg   [0:0] icmp_ln86_362_reg_1366_pp0_iter4_reg;
reg   [0:0] icmp_ln86_362_reg_1366_pp0_iter5_reg;
reg   [0:0] icmp_ln86_362_reg_1366_pp0_iter6_reg;
wire   [0:0] icmp_ln86_363_fu_380_p2;
reg   [0:0] icmp_ln86_363_reg_1372;
reg   [0:0] icmp_ln86_363_reg_1372_pp0_iter1_reg;
wire   [0:0] icmp_ln86_364_fu_386_p2;
reg   [0:0] icmp_ln86_364_reg_1377;
wire   [0:0] icmp_ln86_365_fu_392_p2;
reg   [0:0] icmp_ln86_365_reg_1382;
reg   [0:0] icmp_ln86_365_reg_1382_pp0_iter1_reg;
wire   [0:0] icmp_ln86_366_fu_398_p2;
reg   [0:0] icmp_ln86_366_reg_1387;
reg   [0:0] icmp_ln86_366_reg_1387_pp0_iter1_reg;
wire   [0:0] icmp_ln86_367_fu_404_p2;
reg   [0:0] icmp_ln86_367_reg_1392;
reg   [0:0] icmp_ln86_367_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_367_reg_1392_pp0_iter2_reg;
wire   [0:0] icmp_ln86_368_fu_410_p2;
reg   [0:0] icmp_ln86_368_reg_1397;
reg   [0:0] icmp_ln86_368_reg_1397_pp0_iter1_reg;
reg   [0:0] icmp_ln86_368_reg_1397_pp0_iter2_reg;
wire   [0:0] icmp_ln86_369_fu_416_p2;
reg   [0:0] icmp_ln86_369_reg_1402;
reg   [0:0] icmp_ln86_369_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_369_reg_1402_pp0_iter2_reg;
wire   [0:0] icmp_ln86_370_fu_422_p2;
reg   [0:0] icmp_ln86_370_reg_1407;
reg   [0:0] icmp_ln86_370_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_370_reg_1407_pp0_iter2_reg;
reg   [0:0] icmp_ln86_370_reg_1407_pp0_iter3_reg;
wire   [0:0] icmp_ln86_371_fu_428_p2;
reg   [0:0] icmp_ln86_371_reg_1412;
reg   [0:0] icmp_ln86_371_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_371_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_371_reg_1412_pp0_iter3_reg;
wire   [0:0] icmp_ln86_372_fu_434_p2;
reg   [0:0] icmp_ln86_372_reg_1417;
reg   [0:0] icmp_ln86_372_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_372_reg_1417_pp0_iter2_reg;
reg   [0:0] icmp_ln86_372_reg_1417_pp0_iter3_reg;
wire   [0:0] icmp_ln86_373_fu_440_p2;
reg   [0:0] icmp_ln86_373_reg_1422;
reg   [0:0] icmp_ln86_373_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_373_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_373_reg_1422_pp0_iter3_reg;
reg   [0:0] icmp_ln86_373_reg_1422_pp0_iter4_reg;
wire   [0:0] icmp_ln86_374_fu_446_p2;
reg   [0:0] icmp_ln86_374_reg_1427;
reg   [0:0] icmp_ln86_374_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_374_reg_1427_pp0_iter2_reg;
reg   [0:0] icmp_ln86_374_reg_1427_pp0_iter3_reg;
reg   [0:0] icmp_ln86_374_reg_1427_pp0_iter4_reg;
wire   [0:0] icmp_ln86_375_fu_452_p2;
reg   [0:0] icmp_ln86_375_reg_1432;
reg   [0:0] icmp_ln86_375_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_375_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_375_reg_1432_pp0_iter3_reg;
reg   [0:0] icmp_ln86_375_reg_1432_pp0_iter4_reg;
wire   [0:0] icmp_ln86_376_fu_458_p2;
reg   [0:0] icmp_ln86_376_reg_1437;
reg   [0:0] icmp_ln86_376_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_376_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_376_reg_1437_pp0_iter3_reg;
reg   [0:0] icmp_ln86_376_reg_1437_pp0_iter4_reg;
reg   [0:0] icmp_ln86_376_reg_1437_pp0_iter5_reg;
wire   [0:0] icmp_ln86_377_fu_464_p2;
reg   [0:0] icmp_ln86_377_reg_1442;
reg   [0:0] icmp_ln86_377_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_377_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_377_reg_1442_pp0_iter3_reg;
reg   [0:0] icmp_ln86_377_reg_1442_pp0_iter4_reg;
reg   [0:0] icmp_ln86_377_reg_1442_pp0_iter5_reg;
wire   [0:0] icmp_ln86_378_fu_470_p2;
reg   [0:0] icmp_ln86_378_reg_1447;
reg   [0:0] icmp_ln86_378_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_378_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_378_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_378_reg_1447_pp0_iter4_reg;
reg   [0:0] icmp_ln86_378_reg_1447_pp0_iter5_reg;
reg   [0:0] icmp_ln86_378_reg_1447_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_476_p2;
reg   [0:0] and_ln102_reg_1452;
reg   [0:0] and_ln102_reg_1452_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1452_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_487_p2;
reg   [0:0] and_ln104_reg_1462;
wire   [0:0] and_ln102_432_fu_492_p2;
reg   [0:0] and_ln102_432_reg_1468;
wire   [0:0] and_ln104_70_fu_501_p2;
reg   [0:0] and_ln104_70_reg_1475;
wire   [0:0] and_ln102_436_fu_506_p2;
reg   [0:0] and_ln102_436_reg_1480;
wire   [0:0] and_ln102_437_fu_516_p2;
reg   [0:0] and_ln102_437_reg_1486;
wire   [0:0] or_ln117_fu_532_p2;
reg   [0:0] or_ln117_reg_1492;
wire   [0:0] xor_ln104_fu_538_p2;
reg   [0:0] xor_ln104_reg_1497;
wire   [0:0] and_ln102_433_fu_543_p2;
reg   [0:0] and_ln102_433_reg_1503;
wire   [0:0] and_ln104_71_fu_552_p2;
reg   [0:0] and_ln104_71_reg_1509;
reg   [0:0] and_ln104_71_reg_1509_pp0_iter3_reg;
wire   [0:0] and_ln102_438_fu_562_p2;
reg   [0:0] and_ln102_438_reg_1515;
wire   [3:0] select_ln117_347_fu_663_p3;
reg   [3:0] select_ln117_347_reg_1520;
wire   [0:0] or_ln117_324_fu_670_p2;
reg   [0:0] or_ln117_324_reg_1525;
wire   [0:0] and_ln102_431_fu_675_p2;
reg   [0:0] and_ln102_431_reg_1531;
wire   [0:0] and_ln104_69_fu_684_p2;
reg   [0:0] and_ln104_69_reg_1537;
wire   [0:0] and_ln102_434_fu_689_p2;
reg   [0:0] and_ln102_434_reg_1543;
wire   [0:0] and_ln102_440_fu_703_p2;
reg   [0:0] and_ln102_440_reg_1549;
wire   [0:0] or_ln117_328_fu_777_p2;
reg   [0:0] or_ln117_328_reg_1555;
wire   [3:0] select_ln117_353_fu_791_p3;
reg   [3:0] select_ln117_353_reg_1560;
wire   [0:0] and_ln104_72_fu_804_p2;
reg   [0:0] and_ln104_72_reg_1565;
wire   [0:0] and_ln102_435_fu_809_p2;
reg   [0:0] and_ln102_435_reg_1570;
reg   [0:0] and_ln102_435_reg_1570_pp0_iter5_reg;
wire   [0:0] and_ln104_73_fu_818_p2;
reg   [0:0] and_ln104_73_reg_1577;
reg   [0:0] and_ln104_73_reg_1577_pp0_iter5_reg;
reg   [0:0] and_ln104_73_reg_1577_pp0_iter6_reg;
wire   [0:0] and_ln102_441_fu_833_p2;
reg   [0:0] and_ln102_441_reg_1583;
wire   [0:0] or_ln117_333_fu_916_p2;
reg   [0:0] or_ln117_333_reg_1588;
wire   [4:0] select_ln117_359_fu_928_p3;
reg   [4:0] select_ln117_359_reg_1593;
wire   [0:0] or_ln117_335_fu_936_p2;
reg   [0:0] or_ln117_335_reg_1598;
wire   [0:0] or_ln117_337_fu_942_p2;
reg   [0:0] or_ln117_337_reg_1604;
reg   [0:0] or_ln117_337_reg_1604_pp0_iter5_reg;
wire   [0:0] or_ln117_339_fu_1018_p2;
reg   [0:0] or_ln117_339_reg_1612;
wire   [4:0] select_ln117_365_fu_1031_p3;
reg   [4:0] select_ln117_365_reg_1617;
wire   [0:0] or_ln117_343_fu_1093_p2;
reg   [0:0] or_ln117_343_reg_1622;
wire   [4:0] select_ln117_369_fu_1107_p3;
reg   [4:0] select_ln117_369_reg_1627;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_166_fu_482_p2;
wire   [0:0] xor_ln104_168_fu_496_p2;
wire   [0:0] xor_ln104_172_fu_511_p2;
wire   [0:0] and_ln102_445_fu_521_p2;
wire   [0:0] and_ln102_446_fu_526_p2;
wire   [0:0] xor_ln104_169_fu_547_p2;
wire   [0:0] xor_ln104_173_fu_557_p2;
wire   [0:0] and_ln102_448_fu_575_p2;
wire   [0:0] and_ln102_444_fu_567_p2;
wire   [0:0] xor_ln117_fu_585_p2;
wire   [1:0] zext_ln117_fu_591_p1;
wire   [1:0] select_ln117_fu_595_p3;
wire   [1:0] select_ln117_342_fu_602_p3;
wire   [0:0] and_ln102_447_fu_571_p2;
wire   [2:0] zext_ln117_37_fu_609_p1;
wire   [0:0] or_ln117_320_fu_613_p2;
wire   [2:0] select_ln117_343_fu_618_p3;
wire   [0:0] or_ln117_321_fu_625_p2;
wire   [0:0] and_ln102_449_fu_580_p2;
wire   [2:0] select_ln117_344_fu_629_p3;
wire   [0:0] or_ln117_322_fu_637_p2;
wire   [2:0] select_ln117_345_fu_643_p3;
wire   [2:0] select_ln117_346_fu_651_p3;
wire   [3:0] zext_ln117_38_fu_659_p1;
wire   [0:0] xor_ln104_167_fu_679_p2;
wire   [0:0] xor_ln104_174_fu_694_p2;
wire   [0:0] and_ln102_451_fu_712_p2;
wire   [0:0] and_ln102_439_fu_699_p2;
wire   [0:0] and_ln102_450_fu_708_p2;
wire   [0:0] or_ln117_323_fu_727_p2;
wire   [0:0] and_ln102_452_fu_717_p2;
wire   [3:0] select_ln117_348_fu_732_p3;
wire   [0:0] or_ln117_325_fu_739_p2;
wire   [3:0] select_ln117_349_fu_744_p3;
wire   [0:0] or_ln117_326_fu_751_p2;
wire   [0:0] and_ln102_453_fu_722_p2;
wire   [3:0] select_ln117_350_fu_755_p3;
wire   [0:0] or_ln117_327_fu_763_p2;
wire   [3:0] select_ln117_351_fu_769_p3;
wire   [3:0] select_ln117_352_fu_783_p3;
wire   [0:0] xor_ln104_170_fu_799_p2;
wire   [0:0] xor_ln104_171_fu_813_p2;
wire   [0:0] xor_ln104_175_fu_823_p2;
wire   [0:0] and_ln102_454_fu_838_p2;
wire   [0:0] xor_ln104_176_fu_828_p2;
wire   [0:0] and_ln102_457_fu_852_p2;
wire   [0:0] and_ln102_455_fu_843_p2;
wire   [0:0] or_ln117_329_fu_862_p2;
wire   [3:0] select_ln117_354_fu_867_p3;
wire   [0:0] and_ln102_456_fu_848_p2;
wire   [4:0] zext_ln117_39_fu_874_p1;
wire   [0:0] or_ln117_330_fu_878_p2;
wire   [4:0] select_ln117_355_fu_883_p3;
wire   [0:0] or_ln117_331_fu_890_p2;
wire   [0:0] and_ln102_458_fu_857_p2;
wire   [4:0] select_ln117_356_fu_894_p3;
wire   [0:0] or_ln117_332_fu_902_p2;
wire   [4:0] select_ln117_357_fu_908_p3;
wire   [4:0] select_ln117_358_fu_920_p3;
wire   [0:0] xor_ln104_177_fu_946_p2;
wire   [0:0] and_ln102_460_fu_959_p2;
wire   [0:0] and_ln102_442_fu_951_p2;
wire   [0:0] and_ln102_459_fu_955_p2;
wire   [0:0] or_ln117_334_fu_974_p2;
wire   [0:0] and_ln102_461_fu_964_p2;
wire   [4:0] select_ln117_360_fu_979_p3;
wire   [0:0] or_ln117_336_fu_986_p2;
wire   [4:0] select_ln117_361_fu_991_p3;
wire   [0:0] and_ln102_462_fu_969_p2;
wire   [4:0] select_ln117_362_fu_998_p3;
wire   [0:0] or_ln117_338_fu_1006_p2;
wire   [4:0] select_ln117_363_fu_1011_p3;
wire   [4:0] select_ln117_364_fu_1023_p3;
wire   [0:0] xor_ln104_178_fu_1039_p2;
wire   [0:0] and_ln102_463_fu_1048_p2;
wire   [0:0] and_ln102_443_fu_1044_p2;
wire   [0:0] and_ln102_464_fu_1053_p2;
wire   [0:0] or_ln117_340_fu_1063_p2;
wire   [0:0] or_ln117_341_fu_1068_p2;
wire   [0:0] and_ln102_465_fu_1058_p2;
wire   [4:0] select_ln117_366_fu_1072_p3;
wire   [0:0] or_ln117_342_fu_1079_p2;
wire   [4:0] select_ln117_367_fu_1085_p3;
wire   [4:0] select_ln117_368_fu_1099_p3;
wire   [0:0] xor_ln104_179_fu_1115_p2;
wire   [0:0] and_ln102_466_fu_1120_p2;
wire   [0:0] and_ln102_467_fu_1125_p2;
wire   [0:0] or_ln117_344_fu_1130_p2;
wire   [12:0] agg_result_fu_1142_p65;
wire   [4:0] agg_result_fu_1142_p66;
wire   [12:0] agg_result_fu_1142_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
wire   [4:0] agg_result_fu_1142_p1;
wire   [4:0] agg_result_fu_1142_p3;
wire   [4:0] agg_result_fu_1142_p5;
wire   [4:0] agg_result_fu_1142_p7;
wire   [4:0] agg_result_fu_1142_p9;
wire   [4:0] agg_result_fu_1142_p11;
wire   [4:0] agg_result_fu_1142_p13;
wire   [4:0] agg_result_fu_1142_p15;
wire   [4:0] agg_result_fu_1142_p17;
wire   [4:0] agg_result_fu_1142_p19;
wire   [4:0] agg_result_fu_1142_p21;
wire   [4:0] agg_result_fu_1142_p23;
wire   [4:0] agg_result_fu_1142_p25;
wire   [4:0] agg_result_fu_1142_p27;
wire   [4:0] agg_result_fu_1142_p29;
wire   [4:0] agg_result_fu_1142_p31;
wire  signed [4:0] agg_result_fu_1142_p33;
wire  signed [4:0] agg_result_fu_1142_p35;
wire  signed [4:0] agg_result_fu_1142_p37;
wire  signed [4:0] agg_result_fu_1142_p39;
wire  signed [4:0] agg_result_fu_1142_p41;
wire  signed [4:0] agg_result_fu_1142_p43;
wire  signed [4:0] agg_result_fu_1142_p45;
wire  signed [4:0] agg_result_fu_1142_p47;
wire  signed [4:0] agg_result_fu_1142_p49;
wire  signed [4:0] agg_result_fu_1142_p51;
wire  signed [4:0] agg_result_fu_1142_p53;
wire  signed [4:0] agg_result_fu_1142_p55;
wire  signed [4:0] agg_result_fu_1142_p57;
wire  signed [4:0] agg_result_fu_1142_p59;
wire  signed [4:0] agg_result_fu_1142_p61;
wire  signed [4:0] agg_result_fu_1142_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x_U73(
    .din0(13'd7565),
    .din1(13'd7590),
    .din2(13'd7661),
    .din3(13'd7613),
    .din4(13'd7772),
    .din5(13'd725),
    .din6(13'd7588),
    .din7(13'd7736),
    .din8(13'd2007),
    .din9(13'd1300),
    .din10(13'd7967),
    .din11(13'd923),
    .din12(13'd8191),
    .din13(13'd852),
    .din14(13'd8122),
    .din15(13'd7766),
    .din16(13'd1731),
    .din17(13'd7800),
    .din18(13'd607),
    .din19(13'd1269),
    .din20(13'd1781),
    .din21(13'd2421),
    .din22(13'd7951),
    .din23(13'd1976),
    .din24(13'd140),
    .din25(13'd7842),
    .din26(13'd660),
    .din27(13'd7817),
    .din28(13'd1858),
    .din29(13'd1013),
    .din30(13'd8003),
    .din31(13'd1101),
    .def(agg_result_fu_1142_p65),
    .sel(agg_result_fu_1142_p66),
    .dout(agg_result_fu_1142_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_431_reg_1531 <= and_ln102_431_fu_675_p2;
        and_ln102_432_reg_1468 <= and_ln102_432_fu_492_p2;
        and_ln102_433_reg_1503 <= and_ln102_433_fu_543_p2;
        and_ln102_434_reg_1543 <= and_ln102_434_fu_689_p2;
        and_ln102_435_reg_1570 <= and_ln102_435_fu_809_p2;
        and_ln102_435_reg_1570_pp0_iter5_reg <= and_ln102_435_reg_1570;
        and_ln102_436_reg_1480 <= and_ln102_436_fu_506_p2;
        and_ln102_437_reg_1486 <= and_ln102_437_fu_516_p2;
        and_ln102_438_reg_1515 <= and_ln102_438_fu_562_p2;
        and_ln102_440_reg_1549 <= and_ln102_440_fu_703_p2;
        and_ln102_441_reg_1583 <= and_ln102_441_fu_833_p2;
        and_ln102_reg_1452 <= and_ln102_fu_476_p2;
        and_ln102_reg_1452_pp0_iter1_reg <= and_ln102_reg_1452;
        and_ln102_reg_1452_pp0_iter2_reg <= and_ln102_reg_1452_pp0_iter1_reg;
        and_ln104_69_reg_1537 <= and_ln104_69_fu_684_p2;
        and_ln104_70_reg_1475 <= and_ln104_70_fu_501_p2;
        and_ln104_71_reg_1509 <= and_ln104_71_fu_552_p2;
        and_ln104_71_reg_1509_pp0_iter3_reg <= and_ln104_71_reg_1509;
        and_ln104_72_reg_1565 <= and_ln104_72_fu_804_p2;
        and_ln104_73_reg_1577 <= and_ln104_73_fu_818_p2;
        and_ln104_73_reg_1577_pp0_iter5_reg <= and_ln104_73_reg_1577;
        and_ln104_73_reg_1577_pp0_iter6_reg <= and_ln104_73_reg_1577_pp0_iter5_reg;
        and_ln104_reg_1462 <= and_ln104_fu_487_p2;
        icmp_ln86_349_reg_1289 <= icmp_ln86_349_fu_296_p2;
        icmp_ln86_350_reg_1294 <= icmp_ln86_350_fu_302_p2;
        icmp_ln86_350_reg_1294_pp0_iter1_reg <= icmp_ln86_350_reg_1294;
        icmp_ln86_350_reg_1294_pp0_iter2_reg <= icmp_ln86_350_reg_1294_pp0_iter1_reg;
        icmp_ln86_351_reg_1300 <= icmp_ln86_351_fu_308_p2;
        icmp_ln86_352_reg_1306 <= icmp_ln86_352_fu_314_p2;
        icmp_ln86_352_reg_1306_pp0_iter1_reg <= icmp_ln86_352_reg_1306;
        icmp_ln86_353_reg_1312 <= icmp_ln86_353_fu_320_p2;
        icmp_ln86_353_reg_1312_pp0_iter1_reg <= icmp_ln86_353_reg_1312;
        icmp_ln86_353_reg_1312_pp0_iter2_reg <= icmp_ln86_353_reg_1312_pp0_iter1_reg;
        icmp_ln86_353_reg_1312_pp0_iter3_reg <= icmp_ln86_353_reg_1312_pp0_iter2_reg;
        icmp_ln86_354_reg_1318 <= icmp_ln86_354_fu_326_p2;
        icmp_ln86_354_reg_1318_pp0_iter1_reg <= icmp_ln86_354_reg_1318;
        icmp_ln86_354_reg_1318_pp0_iter2_reg <= icmp_ln86_354_reg_1318_pp0_iter1_reg;
        icmp_ln86_354_reg_1318_pp0_iter3_reg <= icmp_ln86_354_reg_1318_pp0_iter2_reg;
        icmp_ln86_355_reg_1324 <= icmp_ln86_355_fu_332_p2;
        icmp_ln86_356_reg_1330 <= icmp_ln86_356_fu_338_p2;
        icmp_ln86_356_reg_1330_pp0_iter1_reg <= icmp_ln86_356_reg_1330;
        icmp_ln86_357_reg_1336 <= icmp_ln86_357_fu_344_p2;
        icmp_ln86_357_reg_1336_pp0_iter1_reg <= icmp_ln86_357_reg_1336;
        icmp_ln86_357_reg_1336_pp0_iter2_reg <= icmp_ln86_357_reg_1336_pp0_iter1_reg;
        icmp_ln86_358_reg_1342 <= icmp_ln86_358_fu_350_p2;
        icmp_ln86_358_reg_1342_pp0_iter1_reg <= icmp_ln86_358_reg_1342;
        icmp_ln86_358_reg_1342_pp0_iter2_reg <= icmp_ln86_358_reg_1342_pp0_iter1_reg;
        icmp_ln86_358_reg_1342_pp0_iter3_reg <= icmp_ln86_358_reg_1342_pp0_iter2_reg;
        icmp_ln86_359_reg_1348 <= icmp_ln86_359_fu_356_p2;
        icmp_ln86_359_reg_1348_pp0_iter1_reg <= icmp_ln86_359_reg_1348;
        icmp_ln86_359_reg_1348_pp0_iter2_reg <= icmp_ln86_359_reg_1348_pp0_iter1_reg;
        icmp_ln86_359_reg_1348_pp0_iter3_reg <= icmp_ln86_359_reg_1348_pp0_iter2_reg;
        icmp_ln86_360_reg_1354 <= icmp_ln86_360_fu_362_p2;
        icmp_ln86_360_reg_1354_pp0_iter1_reg <= icmp_ln86_360_reg_1354;
        icmp_ln86_360_reg_1354_pp0_iter2_reg <= icmp_ln86_360_reg_1354_pp0_iter1_reg;
        icmp_ln86_360_reg_1354_pp0_iter3_reg <= icmp_ln86_360_reg_1354_pp0_iter2_reg;
        icmp_ln86_360_reg_1354_pp0_iter4_reg <= icmp_ln86_360_reg_1354_pp0_iter3_reg;
        icmp_ln86_361_reg_1360 <= icmp_ln86_361_fu_368_p2;
        icmp_ln86_361_reg_1360_pp0_iter1_reg <= icmp_ln86_361_reg_1360;
        icmp_ln86_361_reg_1360_pp0_iter2_reg <= icmp_ln86_361_reg_1360_pp0_iter1_reg;
        icmp_ln86_361_reg_1360_pp0_iter3_reg <= icmp_ln86_361_reg_1360_pp0_iter2_reg;
        icmp_ln86_361_reg_1360_pp0_iter4_reg <= icmp_ln86_361_reg_1360_pp0_iter3_reg;
        icmp_ln86_361_reg_1360_pp0_iter5_reg <= icmp_ln86_361_reg_1360_pp0_iter4_reg;
        icmp_ln86_362_reg_1366 <= icmp_ln86_362_fu_374_p2;
        icmp_ln86_362_reg_1366_pp0_iter1_reg <= icmp_ln86_362_reg_1366;
        icmp_ln86_362_reg_1366_pp0_iter2_reg <= icmp_ln86_362_reg_1366_pp0_iter1_reg;
        icmp_ln86_362_reg_1366_pp0_iter3_reg <= icmp_ln86_362_reg_1366_pp0_iter2_reg;
        icmp_ln86_362_reg_1366_pp0_iter4_reg <= icmp_ln86_362_reg_1366_pp0_iter3_reg;
        icmp_ln86_362_reg_1366_pp0_iter5_reg <= icmp_ln86_362_reg_1366_pp0_iter4_reg;
        icmp_ln86_362_reg_1366_pp0_iter6_reg <= icmp_ln86_362_reg_1366_pp0_iter5_reg;
        icmp_ln86_363_reg_1372 <= icmp_ln86_363_fu_380_p2;
        icmp_ln86_363_reg_1372_pp0_iter1_reg <= icmp_ln86_363_reg_1372;
        icmp_ln86_364_reg_1377 <= icmp_ln86_364_fu_386_p2;
        icmp_ln86_365_reg_1382 <= icmp_ln86_365_fu_392_p2;
        icmp_ln86_365_reg_1382_pp0_iter1_reg <= icmp_ln86_365_reg_1382;
        icmp_ln86_366_reg_1387 <= icmp_ln86_366_fu_398_p2;
        icmp_ln86_366_reg_1387_pp0_iter1_reg <= icmp_ln86_366_reg_1387;
        icmp_ln86_367_reg_1392 <= icmp_ln86_367_fu_404_p2;
        icmp_ln86_367_reg_1392_pp0_iter1_reg <= icmp_ln86_367_reg_1392;
        icmp_ln86_367_reg_1392_pp0_iter2_reg <= icmp_ln86_367_reg_1392_pp0_iter1_reg;
        icmp_ln86_368_reg_1397 <= icmp_ln86_368_fu_410_p2;
        icmp_ln86_368_reg_1397_pp0_iter1_reg <= icmp_ln86_368_reg_1397;
        icmp_ln86_368_reg_1397_pp0_iter2_reg <= icmp_ln86_368_reg_1397_pp0_iter1_reg;
        icmp_ln86_369_reg_1402 <= icmp_ln86_369_fu_416_p2;
        icmp_ln86_369_reg_1402_pp0_iter1_reg <= icmp_ln86_369_reg_1402;
        icmp_ln86_369_reg_1402_pp0_iter2_reg <= icmp_ln86_369_reg_1402_pp0_iter1_reg;
        icmp_ln86_370_reg_1407 <= icmp_ln86_370_fu_422_p2;
        icmp_ln86_370_reg_1407_pp0_iter1_reg <= icmp_ln86_370_reg_1407;
        icmp_ln86_370_reg_1407_pp0_iter2_reg <= icmp_ln86_370_reg_1407_pp0_iter1_reg;
        icmp_ln86_370_reg_1407_pp0_iter3_reg <= icmp_ln86_370_reg_1407_pp0_iter2_reg;
        icmp_ln86_371_reg_1412 <= icmp_ln86_371_fu_428_p2;
        icmp_ln86_371_reg_1412_pp0_iter1_reg <= icmp_ln86_371_reg_1412;
        icmp_ln86_371_reg_1412_pp0_iter2_reg <= icmp_ln86_371_reg_1412_pp0_iter1_reg;
        icmp_ln86_371_reg_1412_pp0_iter3_reg <= icmp_ln86_371_reg_1412_pp0_iter2_reg;
        icmp_ln86_372_reg_1417 <= icmp_ln86_372_fu_434_p2;
        icmp_ln86_372_reg_1417_pp0_iter1_reg <= icmp_ln86_372_reg_1417;
        icmp_ln86_372_reg_1417_pp0_iter2_reg <= icmp_ln86_372_reg_1417_pp0_iter1_reg;
        icmp_ln86_372_reg_1417_pp0_iter3_reg <= icmp_ln86_372_reg_1417_pp0_iter2_reg;
        icmp_ln86_373_reg_1422 <= icmp_ln86_373_fu_440_p2;
        icmp_ln86_373_reg_1422_pp0_iter1_reg <= icmp_ln86_373_reg_1422;
        icmp_ln86_373_reg_1422_pp0_iter2_reg <= icmp_ln86_373_reg_1422_pp0_iter1_reg;
        icmp_ln86_373_reg_1422_pp0_iter3_reg <= icmp_ln86_373_reg_1422_pp0_iter2_reg;
        icmp_ln86_373_reg_1422_pp0_iter4_reg <= icmp_ln86_373_reg_1422_pp0_iter3_reg;
        icmp_ln86_374_reg_1427 <= icmp_ln86_374_fu_446_p2;
        icmp_ln86_374_reg_1427_pp0_iter1_reg <= icmp_ln86_374_reg_1427;
        icmp_ln86_374_reg_1427_pp0_iter2_reg <= icmp_ln86_374_reg_1427_pp0_iter1_reg;
        icmp_ln86_374_reg_1427_pp0_iter3_reg <= icmp_ln86_374_reg_1427_pp0_iter2_reg;
        icmp_ln86_374_reg_1427_pp0_iter4_reg <= icmp_ln86_374_reg_1427_pp0_iter3_reg;
        icmp_ln86_375_reg_1432 <= icmp_ln86_375_fu_452_p2;
        icmp_ln86_375_reg_1432_pp0_iter1_reg <= icmp_ln86_375_reg_1432;
        icmp_ln86_375_reg_1432_pp0_iter2_reg <= icmp_ln86_375_reg_1432_pp0_iter1_reg;
        icmp_ln86_375_reg_1432_pp0_iter3_reg <= icmp_ln86_375_reg_1432_pp0_iter2_reg;
        icmp_ln86_375_reg_1432_pp0_iter4_reg <= icmp_ln86_375_reg_1432_pp0_iter3_reg;
        icmp_ln86_376_reg_1437 <= icmp_ln86_376_fu_458_p2;
        icmp_ln86_376_reg_1437_pp0_iter1_reg <= icmp_ln86_376_reg_1437;
        icmp_ln86_376_reg_1437_pp0_iter2_reg <= icmp_ln86_376_reg_1437_pp0_iter1_reg;
        icmp_ln86_376_reg_1437_pp0_iter3_reg <= icmp_ln86_376_reg_1437_pp0_iter2_reg;
        icmp_ln86_376_reg_1437_pp0_iter4_reg <= icmp_ln86_376_reg_1437_pp0_iter3_reg;
        icmp_ln86_376_reg_1437_pp0_iter5_reg <= icmp_ln86_376_reg_1437_pp0_iter4_reg;
        icmp_ln86_377_reg_1442 <= icmp_ln86_377_fu_464_p2;
        icmp_ln86_377_reg_1442_pp0_iter1_reg <= icmp_ln86_377_reg_1442;
        icmp_ln86_377_reg_1442_pp0_iter2_reg <= icmp_ln86_377_reg_1442_pp0_iter1_reg;
        icmp_ln86_377_reg_1442_pp0_iter3_reg <= icmp_ln86_377_reg_1442_pp0_iter2_reg;
        icmp_ln86_377_reg_1442_pp0_iter4_reg <= icmp_ln86_377_reg_1442_pp0_iter3_reg;
        icmp_ln86_377_reg_1442_pp0_iter5_reg <= icmp_ln86_377_reg_1442_pp0_iter4_reg;
        icmp_ln86_378_reg_1447 <= icmp_ln86_378_fu_470_p2;
        icmp_ln86_378_reg_1447_pp0_iter1_reg <= icmp_ln86_378_reg_1447;
        icmp_ln86_378_reg_1447_pp0_iter2_reg <= icmp_ln86_378_reg_1447_pp0_iter1_reg;
        icmp_ln86_378_reg_1447_pp0_iter3_reg <= icmp_ln86_378_reg_1447_pp0_iter2_reg;
        icmp_ln86_378_reg_1447_pp0_iter4_reg <= icmp_ln86_378_reg_1447_pp0_iter3_reg;
        icmp_ln86_378_reg_1447_pp0_iter5_reg <= icmp_ln86_378_reg_1447_pp0_iter4_reg;
        icmp_ln86_378_reg_1447_pp0_iter6_reg <= icmp_ln86_378_reg_1447_pp0_iter5_reg;
        icmp_ln86_reg_1278 <= icmp_ln86_fu_290_p2;
        icmp_ln86_reg_1278_pp0_iter1_reg <= icmp_ln86_reg_1278;
        icmp_ln86_reg_1278_pp0_iter2_reg <= icmp_ln86_reg_1278_pp0_iter1_reg;
        icmp_ln86_reg_1278_pp0_iter3_reg <= icmp_ln86_reg_1278_pp0_iter2_reg;
        or_ln117_324_reg_1525 <= or_ln117_324_fu_670_p2;
        or_ln117_328_reg_1555 <= or_ln117_328_fu_777_p2;
        or_ln117_333_reg_1588 <= or_ln117_333_fu_916_p2;
        or_ln117_335_reg_1598 <= or_ln117_335_fu_936_p2;
        or_ln117_337_reg_1604 <= or_ln117_337_fu_942_p2;
        or_ln117_337_reg_1604_pp0_iter5_reg <= or_ln117_337_reg_1604;
        or_ln117_339_reg_1612 <= or_ln117_339_fu_1018_p2;
        or_ln117_343_reg_1622 <= or_ln117_343_fu_1093_p2;
        or_ln117_reg_1492 <= or_ln117_fu_532_p2;
        select_ln117_347_reg_1520 <= select_ln117_347_fu_663_p3;
        select_ln117_353_reg_1560 <= select_ln117_353_fu_791_p3;
        select_ln117_359_reg_1593 <= select_ln117_359_fu_928_p3;
        select_ln117_365_reg_1617 <= select_ln117_365_fu_1031_p3;
        select_ln117_369_reg_1627 <= select_ln117_369_fu_1107_p3;
        xor_ln104_reg_1497 <= xor_ln104_fu_538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
    end
end

assign agg_result_fu_1142_p65 = 'bx;

assign agg_result_fu_1142_p66 = ((or_ln117_344_fu_1130_p2[0:0] == 1'b1) ? select_ln117_369_reg_1627 : 5'd31);

assign and_ln102_431_fu_675_p2 = (xor_ln104_reg_1497 & icmp_ln86_350_reg_1294_pp0_iter2_reg);

assign and_ln102_432_fu_492_p2 = (icmp_ln86_351_reg_1300 & and_ln102_reg_1452);

assign and_ln102_433_fu_543_p2 = (icmp_ln86_352_reg_1306_pp0_iter1_reg & and_ln104_reg_1462);

assign and_ln102_434_fu_689_p2 = (icmp_ln86_353_reg_1312_pp0_iter2_reg & and_ln102_431_fu_675_p2);

assign and_ln102_435_fu_809_p2 = (icmp_ln86_354_reg_1318_pp0_iter3_reg & and_ln104_69_reg_1537);

assign and_ln102_436_fu_506_p2 = (icmp_ln86_355_reg_1324 & and_ln102_432_fu_492_p2);

assign and_ln102_437_fu_516_p2 = (icmp_ln86_356_reg_1330 & and_ln104_70_fu_501_p2);

assign and_ln102_438_fu_562_p2 = (icmp_ln86_357_reg_1336_pp0_iter1_reg & and_ln102_433_fu_543_p2);

assign and_ln102_439_fu_699_p2 = (icmp_ln86_358_reg_1342_pp0_iter2_reg & and_ln104_71_reg_1509);

assign and_ln102_440_fu_703_p2 = (icmp_ln86_359_reg_1348_pp0_iter2_reg & and_ln102_434_fu_689_p2);

assign and_ln102_441_fu_833_p2 = (icmp_ln86_360_reg_1354_pp0_iter3_reg & and_ln104_72_fu_804_p2);

assign and_ln102_442_fu_951_p2 = (icmp_ln86_361_reg_1360_pp0_iter4_reg & and_ln102_435_reg_1570);

assign and_ln102_443_fu_1044_p2 = (icmp_ln86_362_reg_1366_pp0_iter5_reg & and_ln104_73_reg_1577_pp0_iter5_reg);

assign and_ln102_444_fu_567_p2 = (icmp_ln86_363_reg_1372_pp0_iter1_reg & and_ln102_436_reg_1480);

assign and_ln102_445_fu_521_p2 = (xor_ln104_172_fu_511_p2 & icmp_ln86_364_reg_1377);

assign and_ln102_446_fu_526_p2 = (and_ln102_445_fu_521_p2 & and_ln102_432_fu_492_p2);

assign and_ln102_447_fu_571_p2 = (icmp_ln86_365_reg_1382_pp0_iter1_reg & and_ln102_437_reg_1486);

assign and_ln102_448_fu_575_p2 = (xor_ln104_173_fu_557_p2 & icmp_ln86_366_reg_1387_pp0_iter1_reg);

assign and_ln102_449_fu_580_p2 = (and_ln104_70_reg_1475 & and_ln102_448_fu_575_p2);

assign and_ln102_450_fu_708_p2 = (icmp_ln86_367_reg_1392_pp0_iter2_reg & and_ln102_438_reg_1515);

assign and_ln102_451_fu_712_p2 = (xor_ln104_174_fu_694_p2 & icmp_ln86_368_reg_1397_pp0_iter2_reg);

assign and_ln102_452_fu_717_p2 = (and_ln102_451_fu_712_p2 & and_ln102_433_reg_1503);

assign and_ln102_453_fu_722_p2 = (icmp_ln86_369_reg_1402_pp0_iter2_reg & and_ln102_439_fu_699_p2);

assign and_ln102_454_fu_838_p2 = (xor_ln104_175_fu_823_p2 & icmp_ln86_370_reg_1407_pp0_iter3_reg);

assign and_ln102_455_fu_843_p2 = (and_ln104_71_reg_1509_pp0_iter3_reg & and_ln102_454_fu_838_p2);

assign and_ln102_456_fu_848_p2 = (icmp_ln86_371_reg_1412_pp0_iter3_reg & and_ln102_440_reg_1549);

assign and_ln102_457_fu_852_p2 = (xor_ln104_176_fu_828_p2 & icmp_ln86_372_reg_1417_pp0_iter3_reg);

assign and_ln102_458_fu_857_p2 = (and_ln102_457_fu_852_p2 & and_ln102_434_reg_1543);

assign and_ln102_459_fu_955_p2 = (icmp_ln86_373_reg_1422_pp0_iter4_reg & and_ln102_441_reg_1583);

assign and_ln102_460_fu_959_p2 = (xor_ln104_177_fu_946_p2 & icmp_ln86_374_reg_1427_pp0_iter4_reg);

assign and_ln102_461_fu_964_p2 = (and_ln104_72_reg_1565 & and_ln102_460_fu_959_p2);

assign and_ln102_462_fu_969_p2 = (icmp_ln86_375_reg_1432_pp0_iter4_reg & and_ln102_442_fu_951_p2);

assign and_ln102_463_fu_1048_p2 = (xor_ln104_178_fu_1039_p2 & icmp_ln86_376_reg_1437_pp0_iter5_reg);

assign and_ln102_464_fu_1053_p2 = (and_ln102_463_fu_1048_p2 & and_ln102_435_reg_1570_pp0_iter5_reg);

assign and_ln102_465_fu_1058_p2 = (icmp_ln86_377_reg_1442_pp0_iter5_reg & and_ln102_443_fu_1044_p2);

assign and_ln102_466_fu_1120_p2 = (xor_ln104_179_fu_1115_p2 & icmp_ln86_378_reg_1447_pp0_iter6_reg);

assign and_ln102_467_fu_1125_p2 = (and_ln104_73_reg_1577_pp0_iter6_reg & and_ln102_466_fu_1120_p2);

assign and_ln102_fu_476_p2 = (icmp_ln86_fu_290_p2 & icmp_ln86_349_fu_296_p2);

assign and_ln104_69_fu_684_p2 = (xor_ln104_reg_1497 & xor_ln104_167_fu_679_p2);

assign and_ln104_70_fu_501_p2 = (xor_ln104_168_fu_496_p2 & and_ln102_reg_1452);

assign and_ln104_71_fu_552_p2 = (xor_ln104_169_fu_547_p2 & and_ln104_reg_1462);

assign and_ln104_72_fu_804_p2 = (xor_ln104_170_fu_799_p2 & and_ln102_431_reg_1531);

assign and_ln104_73_fu_818_p2 = (xor_ln104_171_fu_813_p2 & and_ln104_69_reg_1537);

assign and_ln104_fu_487_p2 = (xor_ln104_166_fu_482_p2 & icmp_ln86_reg_1278);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1142_p67;

assign icmp_ln86_349_fu_296_p2 = (($signed(p_read2_int_reg) < $signed(18'd53)) ? 1'b1 : 1'b0);

assign icmp_ln86_350_fu_302_p2 = (($signed(p_read7_int_reg) < $signed(18'd1918)) ? 1'b1 : 1'b0);

assign icmp_ln86_351_fu_308_p2 = (($signed(p_read2_int_reg) < $signed(18'd261463)) ? 1'b1 : 1'b0);

assign icmp_ln86_352_fu_314_p2 = (($signed(p_read6_int_reg) < $signed(18'd272)) ? 1'b1 : 1'b0);

assign icmp_ln86_353_fu_320_p2 = (($signed(p_read1_int_reg) < $signed(18'd1386)) ? 1'b1 : 1'b0);

assign icmp_ln86_354_fu_326_p2 = (($signed(p_read1_int_reg) < $signed(18'd1621)) ? 1'b1 : 1'b0);

assign icmp_ln86_355_fu_332_p2 = (($signed(p_read7_int_reg) < $signed(18'd261511)) ? 1'b1 : 1'b0);

assign icmp_ln86_356_fu_338_p2 = (($signed(p_read6_int_reg) < $signed(18'd231)) ? 1'b1 : 1'b0);

assign icmp_ln86_357_fu_344_p2 = (($signed(p_read5_int_reg) < $signed(18'd314)) ? 1'b1 : 1'b0);

assign icmp_ln86_358_fu_350_p2 = (($signed(p_read6_int_reg) < $signed(18'd756)) ? 1'b1 : 1'b0);

assign icmp_ln86_359_fu_356_p2 = (($signed(p_read7_int_reg) < $signed(18'd832)) ? 1'b1 : 1'b0);

assign icmp_ln86_360_fu_362_p2 = (($signed(p_read6_int_reg) < $signed(18'd2092)) ? 1'b1 : 1'b0);

assign icmp_ln86_361_fu_368_p2 = (($signed(p_read1_int_reg) < $signed(18'd1269)) ? 1'b1 : 1'b0);

assign icmp_ln86_362_fu_374_p2 = (($signed(p_read6_int_reg) < $signed(18'd2192)) ? 1'b1 : 1'b0);

assign icmp_ln86_363_fu_380_p2 = (($signed(p_read7_int_reg) < $signed(18'd261039)) ? 1'b1 : 1'b0);

assign icmp_ln86_364_fu_386_p2 = (($signed(p_read3_int_reg) < $signed(18'd785)) ? 1'b1 : 1'b0);

assign icmp_ln86_365_fu_392_p2 = (($signed(p_read2_int_reg) < $signed(18'd261990)) ? 1'b1 : 1'b0);

assign icmp_ln86_366_fu_398_p2 = (($signed(p_read7_int_reg) < $signed(18'd170)) ? 1'b1 : 1'b0);

assign icmp_ln86_367_fu_404_p2 = (($signed(p_read6_int_reg) < $signed(18'd250)) ? 1'b1 : 1'b0);

assign icmp_ln86_368_fu_410_p2 = (($signed(p_read6_int_reg) < $signed(18'd59)) ? 1'b1 : 1'b0);

assign icmp_ln86_369_fu_416_p2 = (($signed(p_read2_int_reg) < $signed(18'd136)) ? 1'b1 : 1'b0);

assign icmp_ln86_370_fu_422_p2 = (($signed(p_read7_int_reg) < $signed(18'd643)) ? 1'b1 : 1'b0);

assign icmp_ln86_371_fu_428_p2 = (($signed(p_read6_int_reg) < $signed(18'd1981)) ? 1'b1 : 1'b0);

assign icmp_ln86_372_fu_434_p2 = (($signed(p_read1_int_reg) < $signed(18'd1022)) ? 1'b1 : 1'b0);

assign icmp_ln86_373_fu_440_p2 = (($signed(p_read4_int_reg) < $signed(18'd261803)) ? 1'b1 : 1'b0);

assign icmp_ln86_374_fu_446_p2 = (($signed(p_read4_int_reg) < $signed(18'd215)) ? 1'b1 : 1'b0);

assign icmp_ln86_375_fu_452_p2 = (($signed(p_read6_int_reg) < $signed(18'd1047)) ? 1'b1 : 1'b0);

assign icmp_ln86_376_fu_458_p2 = (($signed(p_read6_int_reg) < $signed(18'd1899)) ? 1'b1 : 1'b0);

assign icmp_ln86_377_fu_464_p2 = (($signed(p_read7_int_reg) < $signed(18'd2815)) ? 1'b1 : 1'b0);

assign icmp_ln86_378_fu_470_p2 = (($signed(p_read4_int_reg) < $signed(18'd916)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_290_p2 = (($signed(p_read1_int_reg) < $signed(18'd561)) ? 1'b1 : 1'b0);

assign or_ln117_320_fu_613_p2 = (and_ln102_447_fu_571_p2 | and_ln102_432_reg_1468);

assign or_ln117_321_fu_625_p2 = (and_ln102_437_reg_1486 | and_ln102_432_reg_1468);

assign or_ln117_322_fu_637_p2 = (or_ln117_321_fu_625_p2 | and_ln102_449_fu_580_p2);

assign or_ln117_323_fu_727_p2 = (and_ln102_reg_1452_pp0_iter2_reg | and_ln102_450_fu_708_p2);

assign or_ln117_324_fu_670_p2 = (and_ln102_reg_1452_pp0_iter1_reg | and_ln102_438_fu_562_p2);

assign or_ln117_325_fu_739_p2 = (or_ln117_324_reg_1525 | and_ln102_452_fu_717_p2);

assign or_ln117_326_fu_751_p2 = (and_ln102_reg_1452_pp0_iter2_reg | and_ln102_433_reg_1503);

assign or_ln117_327_fu_763_p2 = (or_ln117_326_fu_751_p2 | and_ln102_453_fu_722_p2);

assign or_ln117_328_fu_777_p2 = (or_ln117_326_fu_751_p2 | and_ln102_439_fu_699_p2);

assign or_ln117_329_fu_862_p2 = (or_ln117_328_reg_1555 | and_ln102_455_fu_843_p2);

assign or_ln117_330_fu_878_p2 = (icmp_ln86_reg_1278_pp0_iter3_reg | and_ln102_456_fu_848_p2);

assign or_ln117_331_fu_890_p2 = (icmp_ln86_reg_1278_pp0_iter3_reg | and_ln102_440_reg_1549);

assign or_ln117_332_fu_902_p2 = (or_ln117_331_fu_890_p2 | and_ln102_458_fu_857_p2);

assign or_ln117_333_fu_916_p2 = (icmp_ln86_reg_1278_pp0_iter3_reg | and_ln102_434_reg_1543);

assign or_ln117_334_fu_974_p2 = (or_ln117_333_reg_1588 | and_ln102_459_fu_955_p2);

assign or_ln117_335_fu_936_p2 = (or_ln117_333_fu_916_p2 | and_ln102_441_fu_833_p2);

assign or_ln117_336_fu_986_p2 = (or_ln117_335_reg_1598 | and_ln102_461_fu_964_p2);

assign or_ln117_337_fu_942_p2 = (icmp_ln86_reg_1278_pp0_iter3_reg | and_ln102_431_reg_1531);

assign or_ln117_338_fu_1006_p2 = (or_ln117_337_reg_1604 | and_ln102_462_fu_969_p2);

assign or_ln117_339_fu_1018_p2 = (or_ln117_337_reg_1604 | and_ln102_442_fu_951_p2);

assign or_ln117_340_fu_1063_p2 = (or_ln117_339_reg_1612 | and_ln102_464_fu_1053_p2);

assign or_ln117_341_fu_1068_p2 = (or_ln117_337_reg_1604_pp0_iter5_reg | and_ln102_435_reg_1570_pp0_iter5_reg);

assign or_ln117_342_fu_1079_p2 = (or_ln117_341_fu_1068_p2 | and_ln102_465_fu_1058_p2);

assign or_ln117_343_fu_1093_p2 = (or_ln117_341_fu_1068_p2 | and_ln102_443_fu_1044_p2);

assign or_ln117_344_fu_1130_p2 = (or_ln117_343_reg_1622 | and_ln102_467_fu_1125_p2);

assign or_ln117_fu_532_p2 = (and_ln102_446_fu_526_p2 | and_ln102_436_fu_506_p2);

assign select_ln117_342_fu_602_p3 = ((or_ln117_reg_1492[0:0] == 1'b1) ? select_ln117_fu_595_p3 : 2'd3);

assign select_ln117_343_fu_618_p3 = ((and_ln102_432_reg_1468[0:0] == 1'b1) ? zext_ln117_37_fu_609_p1 : 3'd4);

assign select_ln117_344_fu_629_p3 = ((or_ln117_320_fu_613_p2[0:0] == 1'b1) ? select_ln117_343_fu_618_p3 : 3'd5);

assign select_ln117_345_fu_643_p3 = ((or_ln117_321_fu_625_p2[0:0] == 1'b1) ? select_ln117_344_fu_629_p3 : 3'd6);

assign select_ln117_346_fu_651_p3 = ((or_ln117_322_fu_637_p2[0:0] == 1'b1) ? select_ln117_345_fu_643_p3 : 3'd7);

assign select_ln117_347_fu_663_p3 = ((and_ln102_reg_1452_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_38_fu_659_p1 : 4'd8);

assign select_ln117_348_fu_732_p3 = ((or_ln117_323_fu_727_p2[0:0] == 1'b1) ? select_ln117_347_reg_1520 : 4'd9);

assign select_ln117_349_fu_744_p3 = ((or_ln117_324_reg_1525[0:0] == 1'b1) ? select_ln117_348_fu_732_p3 : 4'd10);

assign select_ln117_350_fu_755_p3 = ((or_ln117_325_fu_739_p2[0:0] == 1'b1) ? select_ln117_349_fu_744_p3 : 4'd11);

assign select_ln117_351_fu_769_p3 = ((or_ln117_326_fu_751_p2[0:0] == 1'b1) ? select_ln117_350_fu_755_p3 : 4'd12);

assign select_ln117_352_fu_783_p3 = ((or_ln117_327_fu_763_p2[0:0] == 1'b1) ? select_ln117_351_fu_769_p3 : 4'd13);

assign select_ln117_353_fu_791_p3 = ((or_ln117_328_fu_777_p2[0:0] == 1'b1) ? select_ln117_352_fu_783_p3 : 4'd14);

assign select_ln117_354_fu_867_p3 = ((or_ln117_329_fu_862_p2[0:0] == 1'b1) ? select_ln117_353_reg_1560 : 4'd15);

assign select_ln117_355_fu_883_p3 = ((icmp_ln86_reg_1278_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_39_fu_874_p1 : 5'd16);

assign select_ln117_356_fu_894_p3 = ((or_ln117_330_fu_878_p2[0:0] == 1'b1) ? select_ln117_355_fu_883_p3 : 5'd17);

assign select_ln117_357_fu_908_p3 = ((or_ln117_331_fu_890_p2[0:0] == 1'b1) ? select_ln117_356_fu_894_p3 : 5'd18);

assign select_ln117_358_fu_920_p3 = ((or_ln117_332_fu_902_p2[0:0] == 1'b1) ? select_ln117_357_fu_908_p3 : 5'd19);

assign select_ln117_359_fu_928_p3 = ((or_ln117_333_fu_916_p2[0:0] == 1'b1) ? select_ln117_358_fu_920_p3 : 5'd20);

assign select_ln117_360_fu_979_p3 = ((or_ln117_334_fu_974_p2[0:0] == 1'b1) ? select_ln117_359_reg_1593 : 5'd21);

assign select_ln117_361_fu_991_p3 = ((or_ln117_335_reg_1598[0:0] == 1'b1) ? select_ln117_360_fu_979_p3 : 5'd22);

assign select_ln117_362_fu_998_p3 = ((or_ln117_336_fu_986_p2[0:0] == 1'b1) ? select_ln117_361_fu_991_p3 : 5'd23);

assign select_ln117_363_fu_1011_p3 = ((or_ln117_337_reg_1604[0:0] == 1'b1) ? select_ln117_362_fu_998_p3 : 5'd24);

assign select_ln117_364_fu_1023_p3 = ((or_ln117_338_fu_1006_p2[0:0] == 1'b1) ? select_ln117_363_fu_1011_p3 : 5'd25);

assign select_ln117_365_fu_1031_p3 = ((or_ln117_339_fu_1018_p2[0:0] == 1'b1) ? select_ln117_364_fu_1023_p3 : 5'd26);

assign select_ln117_366_fu_1072_p3 = ((or_ln117_340_fu_1063_p2[0:0] == 1'b1) ? select_ln117_365_reg_1617 : 5'd27);

assign select_ln117_367_fu_1085_p3 = ((or_ln117_341_fu_1068_p2[0:0] == 1'b1) ? select_ln117_366_fu_1072_p3 : 5'd28);

assign select_ln117_368_fu_1099_p3 = ((or_ln117_342_fu_1079_p2[0:0] == 1'b1) ? select_ln117_367_fu_1085_p3 : 5'd29);

assign select_ln117_369_fu_1107_p3 = ((or_ln117_343_fu_1093_p2[0:0] == 1'b1) ? select_ln117_368_fu_1099_p3 : 5'd30);

assign select_ln117_fu_595_p3 = ((and_ln102_436_reg_1480[0:0] == 1'b1) ? zext_ln117_fu_591_p1 : 2'd2);

assign xor_ln104_166_fu_482_p2 = (icmp_ln86_349_reg_1289 ^ 1'd1);

assign xor_ln104_167_fu_679_p2 = (icmp_ln86_350_reg_1294_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_168_fu_496_p2 = (icmp_ln86_351_reg_1300 ^ 1'd1);

assign xor_ln104_169_fu_547_p2 = (icmp_ln86_352_reg_1306_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_170_fu_799_p2 = (icmp_ln86_353_reg_1312_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_171_fu_813_p2 = (icmp_ln86_354_reg_1318_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_172_fu_511_p2 = (icmp_ln86_355_reg_1324 ^ 1'd1);

assign xor_ln104_173_fu_557_p2 = (icmp_ln86_356_reg_1330_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_174_fu_694_p2 = (icmp_ln86_357_reg_1336_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_175_fu_823_p2 = (icmp_ln86_358_reg_1342_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_176_fu_828_p2 = (icmp_ln86_359_reg_1348_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_177_fu_946_p2 = (icmp_ln86_360_reg_1354_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_178_fu_1039_p2 = (icmp_ln86_361_reg_1360_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_179_fu_1115_p2 = (icmp_ln86_362_reg_1366_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_538_p2 = (icmp_ln86_reg_1278_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_585_p2 = (1'd1 ^ and_ln102_444_fu_567_p2);

assign zext_ln117_37_fu_609_p1 = select_ln117_342_fu_602_p3;

assign zext_ln117_38_fu_659_p1 = select_ln117_346_fu_651_p3;

assign zext_ln117_39_fu_874_p1 = select_ln117_354_fu_867_p3;

assign zext_ln117_fu_591_p1 = xor_ln117_fu_585_p2;

endmodule //conifer_jettag_accelerator_decision_function_87
