<!DOCTYPE html>
<html class="no-js" lang="ru">
<head>
    <title>Basic x86 interrupts | Alex Dzyoba</title>
    <meta charset="utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1.0" />
<link rel="stylesheet" href="/assets/css/foundation.css" />
<link rel="stylesheet" href="/assets/css/foundation-icons.css" />
<link rel="stylesheet" href="/assets/css/main.css" />
<script src="/assets/js/vendor/modernizr.js"></script>

</head>
<body>
    <div class="wrapper">
        <div class="row show-for-large-up">
  <div class="small-12 columns">
    <div class="page-header">
      Voluntary madness!
    </div>
  </div>
</div>

        <nav class="top-bar hide-for-large-up" data-topbar>
  <ul class="title-area">
    <li class="name">
      <h1><a href="/">Alex Dzyoba</a></h1>
    </li>
    <li class="toggle-topbar menu-icon">
      <a href="#">menu</a>
    </li>
  </ul>

  <section class="top-bar-section">
    <ul class="left">
	  <li><a href="/"><i class="fi-home"></i>&nbsp;&nbsp;Home</a></li>
<li><a href="/projects.html"><i class="fi-lightbulb"></i>&nbsp;&nbsp;Projects</a></li>
<li><a href="/about.html"><i class="fi-at-sign"></i>&nbsp;&nbsp;About</a></li>
<li><a href="/feed"><i class="fi-rss"></i>&nbsp;&nbsp;Feed</a></li>

    </ul>
  </section>
</nav>


        <div class="row">
            <div class="large-2 columns show-for-large-up">
  <ul class="side-nav">
	  <li><a href="/"><i class="fi-home"></i>&nbsp;&nbsp;Home</a></li>
<li><a href="/projects.html"><i class="fi-lightbulb"></i>&nbsp;&nbsp;Projects</a></li>
<li><a href="/about.html"><i class="fi-at-sign"></i>&nbsp;&nbsp;About</a></li>
<li><a href="/feed"><i class="fi-rss"></i>&nbsp;&nbsp;Feed</a></li>

  </ul>
</div>

                <div class="large-10 small-12 columns ">
                    <article class="post-wrapper">
                        <div class="post-header">
                            <h1>Basic x86 interrupts</h2>
                            <h6 class="post-meta">
                              02 Apr 2016, in
                              <a class="disabled" href="/categories/programming">programming</a>
                            </h6>
                        </div>
                        <div class="post-content">
                            <p>From my&nbsp;previous article on&nbsp;a&nbsp;<a href="/programming/multiboot.html">multiboot kernel</a>, we&nbsp;saw how to&nbsp;load a&nbsp;trivial kernel, print text and halt forever. However, to&nbsp;make it&nbsp;usable I&nbsp;want keyboard input, where things I&nbsp;type will be&nbsp;printed on&nbsp;the screen.</p>
<p>There is&nbsp;more work than you might initially think because it&nbsp;requires initialization of&nbsp;x86 interrupts: this quirky and tricky x86 routine of&nbsp;40 years legacy.</p>
<h2 id="x86-interrupts">x86 interrupts</h2>
<p>Interrupts are events from devices to&nbsp;the CPU signalizing that device has something to&nbsp;tell, like user input on&nbsp;the keyboard or&nbsp;network packet arrival. Without interrupts you should’ve&nbsp;been polling all your peripherals, thus wasting CPU time, introducing latency and being a&nbsp;horrible person.</p>
<p>There are 3 sources or&nbsp;types of&nbsp;interrupts:</p>
<ol style="list-style-type: decimal">
<li>Hardware interrupts&nbsp;&mdash; comes from hardware devices like keyboard or&nbsp;network card.</li>
<li>Software interrupts&nbsp;&mdash; generated by&nbsp;the software <code>int</code> instruction. Before introducing <code>SYSENTER/SYSEXIT</code> system calls invocation was implemented via software interrupt <code>int $0&times;80</code>.</li>
<li>Exceptions&nbsp;&mdash; generated by&nbsp;CPU itself in&nbsp;response to&nbsp;some error like &laquo;divide by&nbsp;zero&raquo; or&nbsp;&laquo;page fault&raquo;.</li>
</ol>
<p>x86 interrupt system is&nbsp;tripartite in&nbsp;the sense of&nbsp;it&nbsp;involves 3 parts to&nbsp;work conjointly:</p>
<ol style="list-style-type: decimal">
<li><strong>Programmable Interrupt Controller (PIC)</strong> must be&nbsp;configured to&nbsp;receive interrupt requests (IRQs) from devices and send them to&nbsp;CPU.</li>
<li>CPU must be&nbsp;configured to&nbsp;receive IRQs from PIC and invoke correct interrupt handler, via gate described in&nbsp;a&nbsp;<strong>Interrupt Descriptor Table (IDT)</strong>.</li>
<li>Operating system kernel must provide <strong>Interrupt Service Routines (ISRs)</strong> to&nbsp;handle interrupts and be&nbsp;ready to&nbsp;be&nbsp;preempted by&nbsp;an&nbsp;interrupt. It&nbsp;also must configure both PIC and CPU to&nbsp;enable interrupts.</li>
</ol>
<p>Here is&nbsp;the reference figure, check it&nbsp;as&nbsp;you read throught the article</p>
<div class="figure">
<img src="/assets/img/interrupts.png" alt="x86 interrupt system" />
<p class="caption">x86 interrupt system</p>
</div>
<p>Before proceeding to&nbsp;configuring interrupts we&nbsp;must have GDT setup as&nbsp;we&nbsp;<a href="/programming/os-segmentation.html">did before</a>.</p>
<h2 id="programmable-interrupt-controller-pic">Programmable interrupt controller (PIC)</h2>
<p>PIC is&nbsp;the piece of&nbsp;hardware that various peripheral devices are connected to&nbsp;instead of&nbsp;CPU. Being essentially a&nbsp;multiplexer/proxy, it&nbsp;saves CPU pins and provides several nice features:</p>
<ul>
<li>More interrupt lines via PIC chaining (2 PICs give 15 interrupt lines)</li>
<li>Ability to&nbsp;mask particular interrupt line instead of&nbsp;all (<code>cli</code>)</li>
<li>Interrupts queueing, i.e. order interrupts delivery to&nbsp;the CPU. When some interrupt is&nbsp;disabled, PIC queues it&nbsp;for later delivery instead of&nbsp;dropping.</li>
</ul>
<p>Original IBM PCs had separate 8259 PIC chip. Later it&nbsp;was integrated as&nbsp;part of&nbsp;southbridge/ICH/PCH. Modern PC&nbsp;systems have APIC (advanced programmable interrupt controller) that solves interrupts routing problems for <nobr>multi-core</nobr>/processors machines. But for backward compatibility APIC emulates good ol’ 8259 PIC. So&nbsp;if&nbsp;you’re&nbsp;not on&nbsp;an&nbsp;ancient hardware, you actually have an&nbsp;APIC that is&nbsp;configured in&nbsp;some way by&nbsp;you or&nbsp;BIOS. In&nbsp;this article, I&nbsp;will rely on&nbsp;BIOS configuration and will not configure PIC for 2 reasons. First, it’s&nbsp;a&nbsp;shitload of&nbsp;quirks that impossible for the sensible human to&nbsp;figure out, and second, later we&nbsp;will configure APIC mode for SMP. BIOS will configure APIC as&nbsp;in&nbsp;IBM PC&nbsp;AT&nbsp;machine, i.e. 2 PICs with 15 lines.</p>
<p>Apart from the line for raising interrupts in&nbsp;CPU, PIC is&nbsp;connected to&nbsp;the CPU data bus. This bus is&nbsp;used to&nbsp;send IRQ number from PIC to&nbsp;CPU and to&nbsp;send configuration commands from CPU to&nbsp;PIC. Configuration commands include PIC initialization (again, won’t&nbsp;do&nbsp;this for now), IRQ masking, <nobr>End-Of-Interrupt</nobr> (EOI) command and so&nbsp;on.</p>
<h2 id="interrupt-descriptor-table-idt">Interrupt descriptor table (IDT)</h2>
<p>Interrupt descriptor table (IDT) is&nbsp;an&nbsp;x86 system table that holds descriptors for Interrupt Service Routines (ISRs) or&nbsp;simply interrupt handlers.</p>
<p>In&nbsp;real mode, there is&nbsp;an&nbsp;IVT (interrupt vector table) that’s&nbsp;located by&nbsp;the fixed address <code>0&times;0</code> and contains &laquo;interrupt handler pointers&raquo; in&nbsp;the form of&nbsp;CS&nbsp;and IP&nbsp;registers values. This is&nbsp;really inflexible and relies on&nbsp;segmented memory management, and since 80286, there is&nbsp;an&nbsp;IDT for protected mode.</p>
<p>IDT is&nbsp;the table in&nbsp;memory, created and filled by&nbsp;OS&nbsp;that is&nbsp;pointed by&nbsp;<code>idtr</code> system register which is&nbsp;loaded with <code>lidt</code> instruction. You can use IDT only in&nbsp;protected mode. IDT entries contain gate descriptors&nbsp;&mdash; not only addresses of&nbsp;interrupts handlers (ISRs) in&nbsp;<nobr>32-bit</nobr> form but also flags and protection levels. IDT entries are descriptors that describe interrupt gates, and so&nbsp;in&nbsp;this sense, it&nbsp;resembles GDT and its segment descriptors. Just look at&nbsp;them:</p>
<div class="figure">
<img src="/assets/img/idt-descriptor.png" alt="IDT descriptor" />
<p class="caption">IDT descriptor</p>
</div>
<p>The main part of&nbsp;the descriptor is&nbsp;offset&nbsp;&mdash; essentially a&nbsp;pointer to&nbsp;an&nbsp;ISR within code segment chosen by&nbsp;segment selector. The latter consists of&nbsp;an&nbsp;index in&nbsp;GDT table, table indicator (GDT or&nbsp;LDT) and Request Privilege Level (RPL). For interrupt gates, selectors are always for Kernel code segment in&nbsp;GDT, that is&nbsp;it’s&nbsp;0&times;08 for first GDT entry (each is&nbsp;8 byte) with 0 RPL and 0 for GDT.</p>
<p>Type specifies gate type&nbsp;&mdash; task, trap or&nbsp;interrupt. For interrupt handleri, we’ll&nbsp;use interrupt gate, because for interrupt gate CPU will clear IF&nbsp;flag as&nbsp;opposed to&nbsp;trap gate, and TSS won’t&nbsp;be&nbsp;used as&nbsp;opposed to&nbsp;task gate (we&nbsp;don’t&nbsp;have one yet).</p>
<p>So&nbsp;basically, you just fill the IDT with descriptors that differ only in&nbsp;offset, where you put the address of&nbsp;ISR function.</p>
<h2 id="interrupt-service-routines-isr">Interrupt service routines (ISR)</h2>
<p>The main purpose of&nbsp;IDT is&nbsp;to&nbsp;store pointers to&nbsp;ISR that will be&nbsp;automatically invoked by&nbsp;CPU on&nbsp;interrupt receive. The important thing here is&nbsp;that you can NOT control invocation of&nbsp;an&nbsp;interrupt handler. Once you have configured IDT and enabled interrupts (<code>sti</code>) CPU will eventually pass the control to&nbsp;your handler after some behind the curtain work. That &laquo;behind the curtain work&raquo; is&nbsp;important to&nbsp;know.</p>
<p>If&nbsp;interrupt occurred in&nbsp;userspace (actually in&nbsp;a&nbsp;different privilege level), CPU does the following<a href="#fn1" class="footnoteRef" id="fnref1"><sup>1</sup></a>:</p>
<ol style="list-style-type: decimal">
<li>Temporarily saves (internally) the current contents of&nbsp;the SS, ESP, EFLAGS, CS&nbsp;and EIP registers.</li>
<li>Loads the segment selector and stack pointer for the new stack (that is, the stack for the privilege level being called) from the TSS into the SS&nbsp;and ESP registers and switches to&nbsp;the new stack.</li>
<li>Pushes the temporarily saved SS, ESP, EFLAGS, CS, and EIP values for the interrupted procedure’s&nbsp;stack onto the new stack.</li>
<li>Pushes an&nbsp;error code on&nbsp;the new stack (if&nbsp;appropriate).</li>
<li>Loads the segment selector for the new code segment and the new instruction pointer (from the interrupt gate or&nbsp;trap gate) into the CS&nbsp;and EIP registers, respectively.</li>
<li>If&nbsp;the call is&nbsp;through an&nbsp;interrupt gate, clears the IF&nbsp;flag in&nbsp;the EFLAGS register.</li>
<li>Begins execution of&nbsp;the handler procedure at&nbsp;the new privilege level.</li>
</ol>
<p>If&nbsp;an&nbsp;interrupt occurred in&nbsp;kernel space, CPU will not switch stacks, meaning that in&nbsp;kernel space interrupt doesn’t&nbsp;have its own stack, instead it&nbsp;uses the stack of&nbsp;the interrupted procedure. On&nbsp;x64 it&nbsp;may lead to&nbsp;stack corruption because of&nbsp;the red zone, that’s&nbsp;why kernel code must be&nbsp;compiled with <code>-<nobr>mno-red-zone</nobr></code>. I&nbsp;have <a href="/programming/redzone.html">a&nbsp;funny story about this</a>.</p>
<p>When interrupt occurs in&nbsp;kernel mode, CPU will:</p>
<ol style="list-style-type: decimal">
<li>Push the current contents of&nbsp;the EFLAGS, CS, and EIP registers (in&nbsp;that order) on&nbsp;the stack.</li>
<li>Push an&nbsp;error code (if&nbsp;appropriate) on&nbsp;the stack.</li>
<li>Load the segment selector for the new code segment and the new instruction pointer (from the interrupt gate or&nbsp;trap gate) into the CS&nbsp;and EIP registers, respectively.</li>
<li>Clear the IF&nbsp;flag in&nbsp;the EFLAGS, if&nbsp;the call is&nbsp;through an&nbsp;interrupt gate.</li>
<li>Begin execution of&nbsp;the handler procedure.</li>
</ol>
<p>Note, that these 2 cases differ in&nbsp;what is&nbsp;pushed onto the stack. EFLAGS, CS&nbsp;and EIP is&nbsp;always pushed while interrupt in&nbsp;userspace mode will additionally push old SS&nbsp;and ESP.</p>
<p>This means that when interrupt handler begins it&nbsp;has the following stack:</p>
<div class="figure">
<img src="/assets/img/isr-stack.png" alt="ISR stack" />
<p class="caption">ISR stack</p>
</div>
<p>Now, when the control is&nbsp;passed to&nbsp;the interrupt handler, what should it&nbsp;do?</p>
<p>Remember, that interrupt occurred in&nbsp;the middle of&nbsp;some code in&nbsp;userspace or&nbsp;even kernelspace, so&nbsp;the first thing to&nbsp;do&nbsp;is&nbsp;to&nbsp;save the state of&nbsp;the interrupted procedure before proceeding to&nbsp;interrupt handling. Procedure state is&nbsp;defined by&nbsp;its registers, and there is&nbsp;a&nbsp;special instruction <code>pusha</code> that saves general purpose registers onto the stack.</p>
<p>Next thing is&nbsp;to&nbsp;completely switch the environment for interrupt handler in&nbsp;the means of&nbsp;segment registers. CPU automatically switches CS, so&nbsp;interrupt handler must reload 4 data segment register DS, FS, ES&nbsp;and GS. And don’t&nbsp;forget to&nbsp;save and later restore the previous values.</p>
<p>After state is&nbsp;saved and environment is&nbsp;ready, interrupt handler should do&nbsp;its work whatever it&nbsp;is, but first and most important to&nbsp;do&nbsp;is&nbsp;to&nbsp;acknowledge interrupt by&nbsp;sending special EOI command to&nbsp;PIC.</p>
<p>Finally, after doing all its work there should be&nbsp;clean return from interrupt, that will restore the state of&nbsp;interrupted procedure (restore data segment registers, <code>popa</code>), enable interrupts (<code>sti</code>) that were disabled by&nbsp;CPU before entering ISR (penultimate step of&nbsp;CPU work) and call <code>iret</code>.</p>
<p>Here is&nbsp;the basic ISR algorithm:</p>
<ol style="list-style-type: decimal">
<li>Save the state of&nbsp;interrupted procedure</li>
<li>Save previous data segment</li>
<li>Reload data segment registers with kernel data descriptors</li>
<li>Acknowledge interrupt by&nbsp;sending EOI to&nbsp;PIC</li>
<li>Do&nbsp;the work</li>
<li>Restore data segment</li>
<li>Restore the state of&nbsp;interrupted procedure</li>
<li>Enable interrupts</li>
<li>Exit interrupt handler with <code>iret</code></li>
</ol>
<h2 id="putting-it-all-together">Putting it&nbsp;all together</h2>
<p>Now to&nbsp;complete the picture lets see how keyboard press is&nbsp;handled:</p>
<ol style="list-style-type: decimal">
<li>Setup interrupts:
<ol style="list-style-type: decimal">
<li>Create IDT table</li>
<li>Set IDT entry #9 <a href="#fn2" class="footnoteRef" id="fnref2"><sup>2</sup></a> with interrupt gate pointing to&nbsp;keyboard ISR</li>
<li>Load IDT address with <code>lidt</code></li>
<li>Send interrupt mask <code>0xfd</code> (<code>11111101</code>) to&nbsp;PIC1 to&nbsp;unmask (enable) IRQ1</li>
<li>Enable interrupts with <code>sti</code></li>
</ol></li>
<li>Human hits keyboard button</li>
<li>Keyboard controller raises interrupt line IRQ1 in&nbsp;PIC1</li>
<li>PIC checks if&nbsp;this line is&nbsp;not masked (it’s&nbsp;not) and send interrupt number 9 to&nbsp;CPU</li>
<li>CPU checks if&nbsp;interrupts disabled by&nbsp;checking IF&nbsp;in&nbsp;EFLAGS (it’s&nbsp;not)</li>
<li>(Assume that currently we’re&nbsp;executing in&nbsp;kernel mode)</li>
<li>Push EFLAGS, CS, and EIP on&nbsp;the stack</li>
<li>Push an&nbsp;error code from PIC (if&nbsp;appropriate) on&nbsp;the stack</li>
<li>Look into IDT pointed by&nbsp;<code>idtr</code> and fetch segment selector from IDT descriptor 9.</li>
<li>Check privilege levels and load segment selector and ISR address into the CS:EIP</li>
<li>Clear IF&nbsp;flag because IDT entries are interrupt gates</li>
<li>Pass control to&nbsp;ISR</li>
<li>Receive interrupt in&nbsp;ISR:
<ol style="list-style-type: decimal">
<li>Disable interrupt with <code>cli</code> (just in&nbsp;case)</li>
<li>Save interrupted procedure state with <code>pusha</code></li>
<li>Push current DS&nbsp;value on&nbsp;the stack</li>
<li>Reload DS, ES, FS, GS&nbsp;from kernel data segment</li>
</ol></li>
<li>Acknowledge interrupt by&nbsp;sending EOI (<code>0&times;20</code>) to&nbsp;master PIC (I/O port <code>0&times;20</code>)</li>
<li>Read keyboard status from keyboard controller (I/O port <code>0&times;64</code>)</li>
<li>If&nbsp;status is&nbsp;1 then read keycode from keyboard controller (I/O port <code>0&times;60</code>)</li>
<li>Finally, print char via VGA buffer or&nbsp;send it&nbsp;to&nbsp;TTY</li>
<li>Return from interrupt:
<ol style="list-style-type: decimal">
<li>Pop from stack and restore DS</li>
<li>Restore interrupted procedure state with <code>popa</code></li>
<li>Enable interrupts with <code>sti</code></li>
<li><code>iret</code></li>
</ol></li>
</ol>
<p>Note, that this happens every time you hit the keyboard key. And don’t&nbsp;forget that there are few dozens of&nbsp;other interrupts like clocks, network packets and such that is&nbsp;handled seamlessly without you even noticing that. Can you imagine how fast is&nbsp;your hardware? Can you imagine how well written your operating system is? Now think about it&nbsp;and give OS&nbsp;writers and hardware designers a&nbsp;good praise.</p>
<div class="footnotes">
<hr />
<ol>
<li id="fn1"><p>Citing &laquo;Intel software developer’s&nbsp;manual, Volume 1&raquo;.<a href="#fnref1">&#8617;</a></p></li>
<li id="fn2"><p>Without PIC programming and remapping interrupts, keyboard has interrupt number 9 in&nbsp;CPU (but IRQ1 in&nbsp;PIC)<a href="#fnref2">&#8617;</a></p></li>
</ol>
</div>
                        </div>
                    </article>
                </div>
        </div>
		<!--
		<div class="row comments">
      <a class="muut" href="https://muut.com/i/alex-dzyoba-blog/general" type="dynamic">Comments</a>
      <script src="//cdn.muut.com/1/moot.min.js"></script>
		</div>
		-->
        <div class="push"></div>
    </div>
    <div class="footer">
		&copy; 2016 Alex Dzyoba / CC-BY 4.0
</div>

    <script src="/assets/js/vendor/jquery.js"></script>
    <script src="/assets/js/foundation.min.js"></script>
    <script>
      $(document).foundation();
    </script>
</body>
</html>
