<HTML>
<HEAD>
   <META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-8859-1">
   <META NAME="GENERATOR" CONTENT="Mozilla/4.05 [en] (X11; I; SunOS 5.6 sun4u) [Netscape]">
   <META NAME="Author" CONTENT="Daryl G. Beetner">
   <TITLE>CpE311 - HWK1</TITLE>
</HEAD>
<BODY TEXT="#FFFFFF" BGCOLOR="#000013" LINK="#33CCFF" VLINK="#FF99FF" ALINK="#FF0000">
<B><FONT COLOR="#FFFF00"><FONT SIZE=+1>Homework Problem 2</FONT></FONT></B>

<BR>
Due: Tue., Sept. 17.

<OL>
<LI>
Show how to implement the carry-out function for a 1-bit adder:

<p>
Cout = A*B + A*Cin + B*Cin

<p>
using ACT1 logic modules (A, B, Cin, and Cout are all 1-bit variables).

<LI>
Implement a flip-flop using ACT1 logic modules.  It does not have to have a
clear or enable input.
	<OL>
	<LI> Show how the modules must be connected.
		Hint: Think about having the clock drive two different modules.
	<LI> <I>Estimate</I> the timing delay due only to the logic elements
		(i.e. the delay from a change in input to change in output)
		assuming a standard supply voltage and junction temperature.
	<LI> <I>Estimate</I> the complete timing delay, including delay 
		resulting from interconnect.  You can assume the 
		logic blocks are
		relatively close to one another.  Calculate delay as though
		the output of the flip-flop is unconnected (e.g. is unloaded).
	<LI> Estimate the maximum clock-speed.  Do you believe this clock
		rate could be achieved in a "real" design?  Why or why not?
	<LI> Re-estimate the timing delay if the junction temperature
		were 25 degrees C and the Supply votage were 5.5 volts.
	</OL>

<LI> Briefly (4-5 sentences) explain the reason for a special-purpose clock 
input to an FPGA.


</OL>
&nbsp;&nbsp;
<DIV ALIGN=right><TABLE COLS=2 WIDTH="100%" NOSAVE >
<TR NOSAVE>
<TD ALIGN=LEFT VALIGN=CENTER NOSAVE><A HREF="../../index.html">Back to Daryl's
home page</A></TD>

<TD ALIGN=RIGHT VALIGN=CENTER NOSAVE><FONT COLOR="#FFFFFF">Page last modified
: Monday, 16-Sep-2002 13:52:07 CDT</FONT></TD>
</TR>
</TABLE></DIV>
&nbsp;&nbsp;
</BODY>
</HTML>
