#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 19 13:46:03 2024
# Process ID: 28336
# Current directory: C:/ECE281/ece281-lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1972 C:\ECE281\ece281-lab3\thunderbird.xpr
# Log file: C:/ECE281/ece281-lab3/vivado.log
# Journal file: C:/ECE281/ece281-lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ECE281/ece281-lab3/thunderbird.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/ECE281/ece281-lab3/thunderbird.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simuexit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 14:45:40 2024...
[SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj clock_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab3/src/hdl/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab3/src/hdl/clock_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4cd53e6bbb624592b3d648bdc1c3636b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clock_divider_tb_behav xil_defaultlib.clock_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture countcompare of entity xil_defaultlib.clock_divider [\clock_divider(k_div=10)\]
Compiling architecture test_bench of entity xil_defaultlib.clock_divider_tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 845.527 ; gain = 0.836
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top top_basys3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property used_in_simulation false [get_files  C:/ECE281/ece281-lab3/src/hdl/top_basys3.vhd]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top thunderbird_fsm_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'thunderbird_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj thunderbird_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thunderbird_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thunderbird_fsm_tb
ERROR: [VRFC 10-91] w_rightail is not declared [C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd:108]
ERROR: [VRFC 10-91] w_rightail is not declared [C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd:123]
ERROR: [VRFC 10-1504] unit test_bench ignored due to previous errors [C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd:57]
INFO: [VRFC 10-240] VHDL file C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'thunderbird_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj thunderbird_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thunderbird_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thunderbird_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4cd53e6bbb624592b3d648bdc1c3636b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thunderbird_fsm_tb_behav xil_defaultlib.thunderbird_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture thunderbird_fsm_arch of entity xil_defaultlib.thunderbird_fsm [thunderbird_fsm_default]
Compiling architecture test_bench of entity xil_defaultlib.thunderbird_fsm_tb
Built simulation snapshot thunderbird_fsm_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim/xsim.dir/thunderbird_fsm_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 19 14:20:04 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 854.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "thunderbird_fsm_tb_behav -key {Behavioral:sim_1:Functional:thunderbird_fsm_tb} -tclbatch {thunderbird_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source thunderbird_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: should be Ra on only
Time: 30 ns  Iteration: 0  Process: /thunderbird_fsm_tb/sim_proc  File: C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd
$finish called at time : 30 ns : File "C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd" Line 117
INFO: [USF-XSim-96] XSim completed. Design snapshot 'thunderbird_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 871.082 ; gain = 16.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'thunderbird_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj thunderbird_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thunderbird_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4cd53e6bbb624592b3d648bdc1c3636b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thunderbird_fsm_tb_behav xil_defaultlib.thunderbird_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture thunderbird_fsm_arch of entity xil_defaultlib.thunderbird_fsm [thunderbird_fsm_default]
Compiling architecture test_bench of entity xil_defaultlib.thunderbird_fsm_tb
Built simulation snapshot thunderbird_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "thunderbird_fsm_tb_behav -key {Behavioral:sim_1:Functional:thunderbird_fsm_tb} -tclbatch {thunderbird_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source thunderbird_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: should be Ra Rb Rc on only
Time: 50 ns  Iteration: 0  Process: /thunderbird_fsm_tb/sim_proc  File: C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd
$finish called at time : 50 ns : File "C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd" Line 123
INFO: [USF-XSim-96] XSim completed. Design snapshot 'thunderbird_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'thunderbird_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj thunderbird_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thunderbird_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4cd53e6bbb624592b3d648bdc1c3636b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thunderbird_fsm_tb_behav xil_defaultlib.thunderbird_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture thunderbird_fsm_arch of entity xil_defaultlib.thunderbird_fsm [thunderbird_fsm_default]
Compiling architecture test_bench of entity xil_defaultlib.thunderbird_fsm_tb
Built simulation snapshot thunderbird_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "thunderbird_fsm_tb_behav -key {Behavioral:sim_1:Functional:thunderbird_fsm_tb} -tclbatch {thunderbird_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source thunderbird_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: should be La on only
Time: 60 ns  Iteration: 0  Process: /thunderbird_fsm_tb/sim_proc  File: C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd
$finish called at time : 60 ns : File "C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd" Line 128
INFO: [USF-XSim-96] XSim completed. Design snapshot 'thunderbird_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/ECE281/ece281-lab3/vivado_pid10432.debug)
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'thunderbird_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj thunderbird_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thunderbird_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4cd53e6bbb624592b3d648bdc1c3636b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thunderbird_fsm_tb_behav xil_defaultlib.thunderbird_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture thunderbird_fsm_arch of entity xil_defaultlib.thunderbird_fsm [thunderbird_fsm_default]
Compiling architecture test_bench of entity xil_defaultlib.thunderbird_fsm_tb
Built simulation snapshot thunderbird_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE281/ece281-lab3/thunderbird.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "thunderbird_fsm_tb_behav -key {Behavioral:sim_1:Functional:thunderbird_fsm_tb} -tclbatch {thunderbird_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source thunderbird_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: should be La Lb on only
Time: 70 ns  Iteration: 0  Process: /thunderbird_fsm_tb/sim_proc  File: C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd
$finish called at time : 70 ns : File "C:/ECE281/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd" Line 131
INFO: [USF-XSim-96] XSim completed. Design snapshot 'thunderbird_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 879.219 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/ECE281/ece281-lab3/vivado_pid10432.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/ECE281/ece281-lab3/vivado_pid10432.debug)
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 14:45:34 2024...
