/*
 * Copyright (c) 2019 Samsung Electronics Co., Ltd.
 *
 * Author: Hajun Sung <hajun.sung@samsung.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Device Tree binding constants for S5E8535 interrupt controller.
*/

#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_EXYNOS_S5E8535_H
#define _DT_BINDINGS_INTERRUPT_CONTROLLER_EXYNOS_S5E8535_H

#include <dt-bindings/interrupt-controller/arm-gic.h>

#define	EXT_INTA0_OUT0	0
#define	EXT_INTA0_OUT1	1
#define	EXT_INTA0_OUT2	2
#define	EXT_INTA0_OUT3	3
#define	EXT_INTA0_OUT4	4
#define	EXT_INTA0_OUT5	5
#define	EXT_INTA0_OUT6	6
#define	EXT_INTA0_OUT7	7
#define	EXT_INTA1_OUT0	8
#define	EXT_INTA1_OUT1	9
#define	EXT_INTA1_OUT2	10
#define	EXT_INTA1_OUT3	11
#define	EXT_INTC0_OUT0	12
#define	EXT_INTC0_OUT1	13
#define	EXT_INTC0_OUT2	14
#define	EXT_INTC0_OUT3	15
#define	EXT_INTC0_OUT4	16
#define	EXT_INTC0_OUT5	17
#define	EXT_INTC0_OUT6	18
#define	EXT_INTC0_OUT7	19
#define	EXT_INTC0_OUT8	20
#define	EXT_INTC0_OUT9	21
#define	EXT_INTC0_OUT10	22
#define	EXT_INTC0_OUT11	23
#define	EXT_INTC0_OUT12	24
#define	EXT_INTC0_OUT13	25
#define	EXT_INTC0_OUT14	26
#define	INTREQ__ALIVE_CP_ACTIVE	27
#define	INTREQ__ALIVE_GNSS_ACTIVE	28
#define	INTREQ__ALIVE_WLBT_ACTIVE	29
#define	INTREQ__CLKMON_MONCLK	30
#define	INTREQ__CLKMON_REFSTUCK	31
#define	INTREQ__COMB_NONSECURE_INTCOMB_VGPIO2AP	32
#define	INTREQ__COMB_SFI_CE_NONSECURE_SYSREG_ALIVE	33
#define	INTREQ__COMB_SFI_UCE_NONSECURE_SYSREG_ALIVE	34
#define	INTREQ__DBGCORE_UART	35
#define	INTREQ__I2C_ALIVE0	36
#define	INTREQ__MAILBOX_APM2AP	37
#define	INTREQ__MAILBOX_CHUB2AP	38
#define	INTREQ__MAILBOX_CP2AP_0	39
#define	INTREQ__MAILBOX_CP2AP_1	40
#define	INTREQ__MAILBOX_CP2AP_2	41
#define	INTREQ__MAILBOX_CP2AP_3	42
#define	INTREQ__MAILBOX_CP2AP_4	43
#define	INTREQ__MAILBOX_DBGCORE2AP	44
#define	INTREQ__MAILBOX_GNSS2AP	45
#define	INTREQ__MAILBOX_WLBT2AUD	46
#define	INTREQ__MAILBOX_WLBT_BT2AP	47
#define	INTREQ__MAILBOX_WLBT_WL2AP	48
#define	INTREQ__MCT_ALIVE_IRQ_0	49
#define	INTREQ__MCT_ALIVE_IRQ_1	50
#define	INTREQ__MCT_ALIVE_IRQ_2	51
#define	INTREQ__MCT_ALIVE_IRQ_3	52
#define	INTREQ__MCT_ALIVE_IRQ_4	53
#define	INTREQ__MCT_ALIVE_IRQ_5	54
#define	INTREQ__MCT_ALIVE_IRQ_6	55
#define	INTREQ__MCT_ALIVE_IRQ_7	56
#define	INTREQ__MCT_ALIVE_IRQ_8	57
#define	INTREQ__MCT_ALIVE_IRQ_9	58
#define	INTREQ__MCT_ALIVE_IRQ_10	59
#define	INTREQ__MCT_ALIVE_IRQ_11	60
#define	INTREQ__MCT_ALIVE_S_IRQ_0	61
#define	INTREQ__MCT_ALIVE_S_IRQ_1	62
#define	INTREQ__MCT_ALIVE_S_IRQ_2	63
#define	INTREQ__MCT_ALIVE_S_IRQ_3	64
#define	INTREQ__NOTIFY	65
#define	INTREQ__RTC_0_ALARM_INT	66
#define	INTREQ__RTC_0_TIC_INT_0	67
#define	INTREQ__RTC_S_ALARM_INT	68
#define	INTREQ__RTC_S_TIC_INT_0	69
#define	INTREQ__S_MAILBOX_CP2AP	70
#define	INTREQ__SPMI_MASTER_PMIC_0	71
#define	INTREQ__SPMI_MASTER_PMIC_1	72
#define	INTREQ__USI_ALIVE0	73
#define	INTREQ__AUD_ABOX_GIC400_MCPU	74
#define	INTREQ__AUD_WDT	75
#define	INTREQ__PPMU_AUD	76
#define	INTREQ__SYSMMU_ABOX_S1_NS	77
#define	INTREQ__SYSMMU_ABOX_S1_S	78
#define	INTREQ__SYSMMU_ABOX_S2_NS	79
#define	INTREQ__SYSMMU_ABOX_S2_S	80
#define	INTREQ__EXT_INTE0	81
#define	INTREQ__EXT_INTE1	82
#define	INTREQ__EXT_INTH0_0	83
#define	INTREQ__EXT_INTH0_1	84
#define	INTREQ__EXT_INTH0_2	85
#define	INTREQ__EXT_INTH0_3	86
#define	INTREQ__EXT_INTH0_4	87
#define	INTREQ__EXT_INTH0_5	88
#define	INTREQ__EXT_INTH0_6	89
#define	INTREQ__EXT_INTH0_7	90
#define	INTREQ__I2C_CHUB1	91
#define	INTREQ__I2C_CHUB2	92
#define	INTREQ__I3C_CHUB	93
#define	INTREQ__TIMER_CHUB	94
#define	INTREQ__USI_CHUB0	95
#define	INTREQ__USI_CHUB1	96
#define	INTREQ__USI_CHUB2	97
#define	INTREQ__WDT_CHUB	98
#define	INTRQ_PWM_CHUB_0	99
#define	INTRQ_PWM_CHUB_1	100
#define	INTRQ_PWM_CHUB_2	101
#define	INTRQ_PWM_CHUB_3	102
#define	INTREQ__EXT_INTM00	103
#define	INTREQ__EXT_INTM01	104
#define	INTREQ__EXT_INTM02	105
#define	INTREQ__EXT_INTM03	106
#define	INTREQ__EXT_INTM04	107
#define	INTREQ__EXT_INTM05	108
#define	INTREQ__CPUCL0_CTIIRQ_0	109
#define	INTREQ__CPUCL0_CTIIRQ_1	110
#define	INTREQ__CPUCL0_CTIIRQ_2	111
#define	INTREQ__CPUCL0_CTIIRQ_3	112
#define	INTREQ__CPUCL0_CTIIRQ_4	113
#define	INTREQ__CPUCL0_CTIIRQ_5	114
#define	INTREQ__CPUCL0_CTIIRQ_6	115
#define	INTREQ__CPUCL0_CTIIRQ_7	116
#define	INTREQ__CPUCL0_PMBIRQ_6	117
#define	INTREQ__CPUCL0_PMBIRQ_7	118
#define	INTREQ__EXT_INTM06	119
#define	INTREQ__EXT_INTM07	120
#define	INTREQ__EXT_INTM08	121
#define	INTREQ__EXT_INTM09	122
#define	INTREQ__EXT_INTM10	123
#define	INTREQ__EXT_INTM11	124
#define	INTREQ__EXT_INTM12	125
#define	INTREQ__EXT_INTM13	126
#define	INTREQ__EXT_INTM14	127
#define	INTREQ__EXT_INTM15	128
#define	INTREQ__EXT_INTM16	129
#define	INTREQ__EXT_INTM17	130
#define	INTREQ__EXT_INTM18	131
#define	INTREQ__EXT_INTM19	132
#define	INTREQ__EXT_INTM20	133
#define	INTREQ__I2C_CMGP0	134
#define	INTREQ__I2C_CMGP1	135
#define	INTREQ__I2C_CMGP2	136
#define	INTREQ__I2C_CMGP3	137
#define	INTREQ__I2C_CMGP4	138
#define	INTREQ__I3C_CMGP0	139
#define	INTREQ__I3C_CMGP1	140
#define	INTREQ__USI_CMGP0	141
#define	INTREQ__USI_CMGP1	142
#define	INTREQ__USI_CMGP2	143
#define	INTREQ__USI_CMGP3	144
#define	INTREQ__USI_CMGP4	145
#define	INTREQ__CPUCL0_CLUSTERPMUIRQ	146
#define	INTREQ__CPUCL0_COMMIRQ_0	147
#define	INTREQ__CPUCL0_COMMIRQ_1	148
#define	INTREQ__CPUCL0_COMMIRQ_2	149
#define	INTREQ__CPUCL0_COMMIRQ_3	150
#define	INTREQ__CPUCL0_COMMIRQ_4	151
#define	INTREQ__CPUCL0_COMMIRQ_5	152
#define	INTREQ__CPUCL0_COMMIRQ_6	153
#define	INTREQ__CPUCL0_COMMIRQ_7	154
#define	INTREQ__CPUCL0_ERRIRQ_0	155
#define	INTREQ__CPUCL0_ERRIRQ_1	156
#define	INTREQ__CPUCL0_ERRIRQ_2	157
#define	INTREQ__CPUCL0_ERRIRQ_3	158
#define	INTREQ__CPUCL0_ERRIRQ_4	159
#define	INTREQ__CPUCL0_ERRIRQ_5	160
#define	INTREQ__CPUCL0_ERRIRQ_6	161
#define	INTREQ__CPUCL0_ERRIRQ_7	162
#define	INTREQ__CPUCL0_ERRIRQ_8	163
#define	INTREQ__CPUCL0_FAULTIRQ_0	164
#define	INTREQ__CPUCL0_FAULTIRQ_1	165
#define	INTREQ__CPUCL0_FAULTIRQ_2	166
#define	INTREQ__CPUCL0_FAULTIRQ_3	167
#define	INTREQ__CPUCL0_FAULTIRQ_4	168
#define	INTREQ__CPUCL0_FAULTIRQ_5	169
#define	INTREQ__CPUCL0_FAULTIRQ_6	170
#define	INTREQ__CPUCL0_FAULTIRQ_7	171
#define	INTREQ__CPUCL0_FAULTIRQ_8	172
#define	INTREQ__CPUCL0_PMUIRQ_0	173
#define	INTREQ__CPUCL0_PMUIRQ_1	174
#define	INTREQ__CPUCL0_PMUIRQ_2	175
#define	INTREQ__CPUCL0_PMUIRQ_3	176
#define	INTREQ__CPUCL0_PMUIRQ_4	177
#define	INTREQ__CPUCL0_PMUIRQ_5	178
#define	INTREQ__CPUCL0_PMUIRQ_6	179
#define	INTREQ__CPUCL0_PMUIRQ_7	180
#define	INTREQ__OCP_REATOR_CPUCL0_0	181
#define	INTREQ__OCP_REATOR_CPUCL0_1	182
#define	INTREQ__OCP_REATOR_DSU	183
#define	INTREQ__PPC_INSTRRET_LOWER_CPUCL0_0	184
#define	INTREQ__PPC_INSTRRET_LOWER_CPUCL0_1	185
#define	INTREQ__PPC_INSTRRET_UPPER_CPUCL0_0	186
#define	INTREQ__PPC_INSTRRET_UPPER_CPUCL0_1	187
#define	INTREQ__PPC_INSTRRUN_LOWER_CPUCL0_0	188
#define	INTREQ__PPC_INSTRRUN_LOWER_CPUCL0_1	189
#define	INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_0	190
#define	INTREQ__PPC_INSTRRUN_UPPER_CPUCL0_1	191
#define	INTREQ__CSIS0	192
#define	INTREQ__CSIS1	193
#define	INTREQ__CSIS2	194
#define	INTREQ__CSIS3	195
#define	INTREQ__CSIS_DMA0	196
#define	INTREQ__CSIS_DMA1	197
#define	INTREQ__CSIS_DMA2	198
#define	INTREQ__CSIS_DMA3	199
#define	INTREQ__NFI	200
#define	INTREQ__OVERFLOW_CSIS_PDP	201
#define	INTREQ__PDP0	202
#define	INTREQ__PDP1	203
#define	INTREQ__PDP2	204
#define	INTREQ__PDP3	205
#define	INTREQ__PDP4	206
#define	INTREQ__PDP5	207
#define	INTREQ__PDP6	208
#define	INTREQ__PDP7	209
#define	INTREQ__SENSOR_ABORT	210
#define	INTREQ__SYSMMU_D0_CSIS_S1_NS	211
#define	INTREQ__SYSMMU_D0_CSIS_S1_S	212
#define	INTREQ__SYSMMU_D0_CSIS_S2_NS	213
#define	INTREQ__SYSMMU_D0_CSIS_S2_S	214
#define	INTREQ__SYSMMU_D1_CSIS_S1_NS	215
#define	INTREQ__SYSMMU_D1_CSIS_S1_S	216
#define	INTREQ__SYSMMU_D1_CSIS_S2_NS	217
#define	INTREQ__SYSMMU_D1_CSIS_S2_S	218
#define	INTREQ__BYRP_0	219
#define	INTREQ__BYRP_1	220
#define	INTREQ__CSTAT_CH0_0	221
#define	INTREQ__HDCP	222
#define	INTREQ__TBASE	223
#define	INTREQ__SECURE_LOG	224
#define	INTREQ__RPMB	225
#define	INTREQ__S2_LV3_TABLE_ALLOC	226
#define	INTREQ__DUMMY_S2MPU	227
#define	INTREQ__TEEGRIS_EVENT  228
#define	INTREQ__TEEGRIS_PANIC  229
#define	INTREQ__CSTAT_CH0_1	230
#define	INTREQ__CSTAT_CH1_0	231
#define	INTREQ__CSTAT_CH1_1	232
#define	INTREQ__SYSMMU_D0_CSTAT_S1_NS	233
#define	INTREQ__SYSMMU_D0_CSTAT_S1_S	234
#define	INTREQ__SYSMMU_D0_CSTAT_S2_NS	235
#define	INTREQ__SYSMMU_D0_CSTAT_S2_S	236
#define	INTREQ__SYSMMU_D1_CSTAT_S1_NS	237
#define	INTREQ__SYSMMU_D1_CSTAT_S1_S	238
#define	INTREQ__SYSMMU_D1_CSTAT_S2_NS	239
#define	INTREQ__SYSMMU_D1_CSTAT_S2_S	240
#define	INTREQ__DPU_DECON0_EXTRA	241
#define	INTREQ__DPU_DECON0_FRAME_DONE	242
#define	INTREQ__DPU_DECON0_FRAME_START	243
#define	INTREQ__DPU_DECON1_EXTRA	244
#define	INTREQ__DPU_DECON1_FRAME_DONE	245
#define	INTREQ__DPU_DECON1_FRAME_START	246
#define	INTREQ__DPU_DMA_DSIMFC0	247
#define	INTREQ__DPU_DMA_L0	248
#define	INTREQ__DPU_DMA_L1	249
#define	INTREQ__DPU_DMA_L2	250
#define	INTREQ__DPU_DMA_L3	251
#define	INTREQ__DPU_DMA_L4	252
#define	INTREQ__DPU_DMA_L5	253
#define	INTREQ__DPU_DMA_L6	254
#define	INTREQ__DPU_DMA_L7	255
#define	INTREQ__DPU_DMA_WB	256
#define	INTREQ__DPU_DPP_L0	257
#define	INTREQ__DPU_DPP_L1	258
#define	INTREQ__DPU_DPP_L2	259
#define	INTREQ__DPU_DPP_L3	260
#define	INTREQ__DPU_DPP_L4	261
#define	INTREQ__DPU_DPP_L5	262
#define	INTREQ__DPU_DPP_L6	263
#define	INTREQ__DPU_DPP_L7	264
#define	INTREQ__DPU_DSIM0	265
#define	INTREQ__SYSMMU_D0_DPU_S1_NS	266
#define	INTREQ__SYSMMU_D0_DPU_S1_S	267
#define	INTREQ__SYSMMU_D0_DPU_S2_NS	268
#define	INTREQ__SYSMMU_D0_DPU_S2_S	269
#define	INTREQ__SYSMMU_D1_DPU_S1_NS	270
#define	INTREQ__SYSMMU_D1_DPU_S1_S	271
#define	INTREQ__SYSMMU_D1_DPU_S2_NS	272
#define	INTREQ__SYSMMU_D1_DPU_S2_S	273
#define	INTREQ__G3D_IRQEVENT	274
#define	INTREQ__G3D_IRQGPU	275
#define	INTREQ__G3D_IRQJOB	276
#define	INTREQ__G3D_IRQMMU	277
#define	INTREQ__G3D_O_OCP_THROTT	278
#define	INTREQ__SYSMMU_D_G3D_S2_NS	279
#define	INTREQ__SYSMMU_D_G3D_S2_S	280
#define	INTREQ__GNSS_SW_INT	281
#define	INTREQ__GNSS_WAKEUP_INT	282
#define	INTREQ__GNSS_WDOG_RESET	283
#define	INTREQ__GPIO_HSI_UFS	284
#define	INTREQ__S2MPU_D_HSI_NS	285
#define	INTREQ__S2MPU_D_HSI_S	286
#define	INTREQ__UFS_EMBD	287
#define	INTREQ__UFS_EMBD_VS	288
#define	INTREQ__FROM_ICPU_TO_HOST_0	289
#define	INTREQ__FROM_ICPU_TO_HOST_1	290
#define	INTREQ__FROM_ICPU_TO_HOST_2	291
#define	INTREQ__FROM_ICPU_TO_HOST_3	292
#define	INTREQ__FROM_ICPU_TO_HOST_4	293
#define	INTREQ__FROM_ICPU_TO_HOST_5	294
#define	INTREQ__FROM_ICPU_TO_HOST_6	295
#define	INTREQ__FROM_ICPU_TO_HOST_7	296
#define	INTREQ__SYSMMU_D_ICPU_S1_NS	297
#define	INTREQ__SYSMMU_D_ICPU_S1_S	298
#define	INTREQ__SYSMMU_D_ICPU_S2_NS	299
#define	INTREQ__SYSMMU_D_ICPU_S2_S	300
#define	INTREQ__GDC_IRQ	301
#define	INTREQ__JPEG0	302
#define	INTREQ__LME_O_INT	303
#define	INTREQ__M2M	304
#define	INTREQ__SYSMMU_D0_M2M_S1_NS	305
#define	INTREQ__SYSMMU_D0_M2M_S1_S	306
#define	INTREQ__SYSMMU_D0_M2M_S2_NS	307
#define	INTREQ__SYSMMU_D0_M2M_S2_S	308
#define	INTREQ__SYSMMU_D1_M2M_S1_NS	309
#define	INTREQ__SYSMMU_D1_M2M_S1_S	310
#define	INTREQ__SYSMMU_D1_M2M_S2_NS	311
#define	INTREQ__SYSMMU_D1_M2M_S2_S	312
#define	INTREQ_VRA_O_INT	313
#define	INTREQ__MFC	314
#define	INTREQ__SYSMMU_MFC_interrupt_s1_ns	315
#define	INTREQ__SYSMMU_MFC_interrupt_s1_s	316
#define	INTREQ__SYSMMU_MFC_interrupt_s2_ns	317
#define	INTREQ__SYSMMU_MFC_interrupt_s2_s	318
#define	INTREQ__DMC_ECC_CORERR_MIF0	319
#define	INTREQ__DMC_ECC_UNCORERR_MIF0	320
#define	INTREQ__DMC_PPMPINT_MIF0	321
#define	INTREQ__DMC_TEMPERR_MIF0	322
#define	INTREQ__DMC_TEMPHOT_MIF0	323
#define	INTREQ__DMC_TZCINT_MIF0	324
#define	INTREQ__PPMU_MIF_MIF0	325
#define	INTREQ__DMC_ECC_CORERR_MIF1	326
#define	INTREQ__DMC_ECC_UNCORERR_MIF1	327
#define	INTREQ__DMC_PPMPINT_MIF1	328
#define	INTREQ__DMC_TEMPERR_MIF1	329
#define	INTREQ__DMC_TEMPHOT_MIF1	330
#define	INTREQ__DMC_TZCINT_MIF1	331
#define	INTREQ__PPMU_MIF_MIF1	332
#define	INTREQ_CPALV_GPIO	333
#define	INTREQ_MODEM_PPMU	334
#define	INTREQ_RESET_REQ	335
#define	INTREQ_WOW_DVFS	336
#define	INTREQ__DIT_RxDst00	337
#define	INTREQ__DIT_RxDst01	338
#define	INTREQ__DIT_RxDst1	339
#define	INTREQ__DIT_RxDst02	340
#define	INTREQ__DIT_RxDst2	341
#define	INTREQ__DIT_RxDst03	342
#define	INTREQ__DIT_RxSrc0	343
#define	INTREQ__DIT_RxSrc1	344
#define	INTREQ__DIT_RxSrc2	345
#define	INTREQ__DIT_TxDst0	346
#define	INTREQ__DIT_TxDst1	347
#define	INTREQ__DIT_TxDst2 	348
#define	INTREQ__DIT_TxSrc0	349
#define	INTREQ__DIT_TxSrc1	350
#define	INTREQ__DIT_TxSrc2	351
#define	INTREQ__PDMA0	352
#define	INTREQ__SPDMA0	353
#define	INTREQ__SYSMMU_AXI_D_NOCL1A_O_INTERRUPT_S2_NS	354
#define	INTREQ__SYSMMU_AXI_D_NOCL1A_O_INTERRUPT_S2_S	355
#define	INTREQ_SYSMMU_D_DIT_O_INTERRUPT_S2_NS	356
#define	INTREQ_SYSMMU_D_DIT_O_INTERRUPT_S2_S	357
#define	INTREQ__GPIO_PERI	358
#define	INTREQ__GPIO_PERIMMC	359
#define	INTREQ__MMC_CARD	360
#define	INTREQ__OTP_CON_TOP	361
#define	INTREQ__PWM0	362
#define	INTREQ__PWM1	363
#define	INTREQ__PWM2	364
#define	INTREQ__PWM3	365
#define	INTREQ__PWM4	366
#define	INTREQ__S2MPU_D_PERI_S2_NS	367
#define	INTREQ__S2MPU_D_PERI_S2_S	368
#define	INTREQ__TMU	369
#define	INTREQ__UART_DBG	370
#define	INTREQ__USI00_I2C	371
#define	INTREQ__USI00_USI	372
#define	INTREQ__USI01_I2C	373
#define	INTREQ__USI01_USI	374
#define	INTREQ__USI02_I2C	375
#define	INTREQ__USI02_USI	376
#define	INTREQ__USI03_I2C	377
#define	INTREQ__USI03_USI	378
#define	INTREQ__USI04_I2C	379
#define	INTREQ__USI04_USI	380
#define	INTREQ__USI05_I2C	381
#define	INTREQ__USI05_USI	382
#define	INTREQ__USI06_I2C	383
#define	INTREQ__USI06_USI	384
#define	INTREQ__USI07_I2C	385
#define	INTREQ__WDT0	386
#define	INTREQ__WDT1	387
#define	INTREQ__MCFP_0	388
#define	INTREQ__MCFP_1	389
#define	INTREQ__RGBP_0	390
#define	INTREQ__RGBP_1	391
#define	INTREQ__SYSMMU_D0_RGBP_S1_NS	392
#define	INTREQ__SYSMMU_D0_RGBP_S1_S	393
#define	INTREQ__SYSMMU_D0_RGBP_S2_NS	394
#define	INTREQ__SYSMMU_D0_RGBP_S2_S	395
#define	INTREQ__SYSMMU_D1_RGBP_S1_NS	396
#define	INTREQ__SYSMMU_D1_RGBP_S1_S	397
#define	INTREQ__SYSMMU_D1_RGBP_S2_NS	398
#define	INTREQ__SYSMMU_D1_RGBP_S2_S	399
#define	INTREQ__SYSMMU_D2_RGBP_S1_NS	400
#define	INTREQ__SYSMMU_D2_RGBP_S1_S	401
#define	INTREQ__SYSMMU_D2_RGBP_S2_NS	402
#define	INTREQ__SYSMMU_D2_RGBP_S2_S	403
#define	INTREQ__SYSMMU_D3_RGBP_S1_NS	404
#define	INTREQ__SYSMMU_D3_RGBP_S1_S	405
#define	INTREQ__SYSMMU_D3_RGBP_S2_NS	406
#define	INTREQ__SYSMMU_D3_RGBP_S2_S	407
#define	INTREQ__S2MPU_D_USB_NS	408
#define	INTREQ__S2MPU_D_USB_S	409
#define	INTREQ__USB2_REMOTE_CONNECT_GIC	410
#define	INTREQ__USB2_REMOTE_TIMER_GIC	411
#define	INTREQ__USB2_REMOTE_WAKEUP_GIC	412
#define	INTREQ__USB2_REWA_WAKEUP_REQ	413
#define	INTREQ__USB20DRD_0	414
#define	INTREQ__USB20DRD_1	415
#define	INTREQ__USB20_PHY_FSVPLUS_MINUS_GIC	416
#define	WB2AP_CFG_REQ	417
#define	WB2AP_WDOG_RESET_REQ_IRQ	418
#define	INTREQ__MCSC_0	419
#define	INTREQ__MCSC_1	420
#define	INTREQ__SYSMMU_D_YUVP_S1_NS	421
#define	INTREQ__SYSMMU_D_YUVP_S1_S	422
#define	INTREQ__SYSMMU_D_YUVP_S2_NS	423
#define	INTREQ__SYSMMU_D_YUVP_S2_S	424
#define	INTREQ__YUVP_0	425
#define	INTREQ__YUVP_1	426
#define	INTREQ_CPU2DRAM_PPMU_INT	459
#define	INTREQ_TREX_PPMU	460
#define	INTREQ_SCI_Lite_INT_AST	461
#define	INTREQ__WOW_DVFS_SMC_GIC	462
#define	INTREQ_PUF_FAULT_DETECT_QL	463
#define	INTREQ_PUF_FAULT_DETECT_QF	464
#define	INTREQ_PUF_DUAL_FF_RESULT	465
#define	INTREQ_PUF_KEY_NO_GEN	466
#define	INTREQ__PUF_INTEGRITY_ERROR	467
#define	INTREQ__PUF_UNCORRECT_INT	468
#define	INTREQ__PUF_SEC_INT	469
#define	INTREQ__NOCL0_CON_ALIVE_INTERRUPT	470
#define	INTREQ__HWSEMA_ACK_INT	471
#define	INTREQ__HWSEMA_TIMEOUT	472
#define	INTREQ__HWSEMA_KMERR	473
#define	INTREQ__HWSEMA_KM	474
#define	INTREQ__HWSEMA_DMAERR	475
#define	INTREQ__HWSEMA_DMA	476
#define	INTREQ__HWSEMA_SCERRINT	477
#define	INTREQ__HWSEMA_INT	478
#define	INTREQ__TREX_NOCL0_DEBUG_INT	479

#endif	/* _DT_BINDINGS_INTERRUPT_CONTROLLER_EXYNOS_S5E8535_H */
