rm -rf sim/mixed/regression/msim/transcript
rm -rf sim/verilog/regression/msim/transcript
rm -rf sim/vhdl/regression/msim/transcript

rm -rf sim/verilog/uvm/bus/ahb3/msim/transcript
rm -rf sim/verilog/uvm/bus/apb4/msim/transcript
rm -rf sim/verilog/uvm/bus/axi4/msim/transcript
rm -rf sim/verilog/uvm/bus/wb/msim/transcript

rm -rf sim/verilog/uvm/noc/2d/msim/transcript
rm -rf sim/verilog/uvm/noc/3d/msim/transcript
rm -rf sim/verilog/uvm/noc/4d/msim/transcript

rm -rf sim/mixed/regression/msim/work
rm -rf sim/verilog/regression/msim/work
rm -rf sim/vhdl/regression/msim/work

rm -rf sim/verilog/uvm/bus/ahb3/msim/work
rm -rf sim/verilog/uvm/bus/apb4/msim/work
rm -rf sim/verilog/uvm/bus/axi4/msim/work
rm -rf sim/verilog/uvm/bus/wb/msim/work

rm -rf sim/verilog/uvm/noc/2d/msim/work
rm -rf sim/verilog/uvm/noc/3d/msim/work
rm -rf sim/verilog/uvm/noc/4d/msim/work

rm -rf sim/verilog/regression/iverilog/system.vvp

rm -rf sim/verilog/regression/iverilog/*.tap

rm -rf sim/verilog/regression/vtor/obj_dir
