ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 1


   1              	/***************************************************************************//**
   2              	* \file CyBootAsmGnu.s
   3              	* \version 5.60
   4              	*
   5              	* \brief Assembly routines for GNU as.
   6              	*
   7              	********************************************************************************
   8              	* \copyright
   9              	* Copyright 2010-2017, Cypress Semiconductor Corporation.  All rights reserved.
  10              	* You may use this file only in accordance with the license, terms, conditions,
  11              	* disclaimers, and limitations in the end user license agreement accompanying
  12              	* the software package with which this file was provided.
  13              	*******************************************************************************/
  14              	
  15              	.syntax unified
  16              	.text
  17              	.thumb
  18              	.include "cyfittergnu.inc"
   1              	/*******************************************************************************
   2              	* File Name: cyfittergnu.inc
   3              	* 
   4              	* PSoC Creator  4.4
   5              	*
   6              	* Description:
   7              	* 
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.ifndef INCLUDED_CYFITTERGNU_INC
  18              	.set INCLUDED_CYFITTERGNU_INC, 1
  19              	.include "cydevicegnu_trm.inc"
   1              	/*******************************************************************************
   2              	* File Name: cydevicegnu_trm.inc
   3              	* 
   4              	* PSoC Creator  4.4
   5              	*
   6              	* Description:
   7              	* This file provides all of the address values for the entire PSoC device.
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.set CYDEV_FLASH_BASE, 0x00000000
  18              	.set CYDEV_FLASH_SIZE, 0x00010000
  19              	.set CYREG_FLASH_DATA_MBASE, 0x00000000
  20              	.set CYREG_FLASH_DATA_MSIZE, 0x00020000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 2


  21              	.set CYDEV_SFLASH_BASE, 0x0ffff000
  22              	.set CYDEV_SFLASH_SIZE, 0x00000800
  23              	.set CYREG_SFLASH_PROT_ROW0, 0x0ffff000
  24              	.set CYFLD_SFLASH_DATA8__OFFSET, 0x00000000
  25              	.set CYFLD_SFLASH_DATA8__SIZE, 0x00000008
  26              	.set CYREG_SFLASH_PROT_ROW1, 0x0ffff001
  27              	.set CYREG_SFLASH_PROT_ROW2, 0x0ffff002
  28              	.set CYREG_SFLASH_PROT_ROW3, 0x0ffff003
  29              	.set CYREG_SFLASH_PROT_ROW4, 0x0ffff004
  30              	.set CYREG_SFLASH_PROT_ROW5, 0x0ffff005
  31              	.set CYREG_SFLASH_PROT_ROW6, 0x0ffff006
  32              	.set CYREG_SFLASH_PROT_ROW7, 0x0ffff007
  33              	.set CYREG_SFLASH_PROT_ROW8, 0x0ffff008
  34              	.set CYREG_SFLASH_PROT_ROW9, 0x0ffff009
  35              	.set CYREG_SFLASH_PROT_ROW10, 0x0ffff00a
  36              	.set CYREG_SFLASH_PROT_ROW11, 0x0ffff00b
  37              	.set CYREG_SFLASH_PROT_ROW12, 0x0ffff00c
  38              	.set CYREG_SFLASH_PROT_ROW13, 0x0ffff00d
  39              	.set CYREG_SFLASH_PROT_ROW14, 0x0ffff00e
  40              	.set CYREG_SFLASH_PROT_ROW15, 0x0ffff00f
  41              	.set CYREG_SFLASH_PROT_ROW16, 0x0ffff010
  42              	.set CYREG_SFLASH_PROT_ROW17, 0x0ffff011
  43              	.set CYREG_SFLASH_PROT_ROW18, 0x0ffff012
  44              	.set CYREG_SFLASH_PROT_ROW19, 0x0ffff013
  45              	.set CYREG_SFLASH_PROT_ROW20, 0x0ffff014
  46              	.set CYREG_SFLASH_PROT_ROW21, 0x0ffff015
  47              	.set CYREG_SFLASH_PROT_ROW22, 0x0ffff016
  48              	.set CYREG_SFLASH_PROT_ROW23, 0x0ffff017
  49              	.set CYREG_SFLASH_PROT_ROW24, 0x0ffff018
  50              	.set CYREG_SFLASH_PROT_ROW25, 0x0ffff019
  51              	.set CYREG_SFLASH_PROT_ROW26, 0x0ffff01a
  52              	.set CYREG_SFLASH_PROT_ROW27, 0x0ffff01b
  53              	.set CYREG_SFLASH_PROT_ROW28, 0x0ffff01c
  54              	.set CYREG_SFLASH_PROT_ROW29, 0x0ffff01d
  55              	.set CYREG_SFLASH_PROT_ROW30, 0x0ffff01e
  56              	.set CYREG_SFLASH_PROT_ROW31, 0x0ffff01f
  57              	.set CYREG_SFLASH_PROT_ROW32, 0x0ffff020
  58              	.set CYREG_SFLASH_PROT_ROW33, 0x0ffff021
  59              	.set CYREG_SFLASH_PROT_ROW34, 0x0ffff022
  60              	.set CYREG_SFLASH_PROT_ROW35, 0x0ffff023
  61              	.set CYREG_SFLASH_PROT_ROW36, 0x0ffff024
  62              	.set CYREG_SFLASH_PROT_ROW37, 0x0ffff025
  63              	.set CYREG_SFLASH_PROT_ROW38, 0x0ffff026
  64              	.set CYREG_SFLASH_PROT_ROW39, 0x0ffff027
  65              	.set CYREG_SFLASH_PROT_ROW40, 0x0ffff028
  66              	.set CYREG_SFLASH_PROT_ROW41, 0x0ffff029
  67              	.set CYREG_SFLASH_PROT_ROW42, 0x0ffff02a
  68              	.set CYREG_SFLASH_PROT_ROW43, 0x0ffff02b
  69              	.set CYREG_SFLASH_PROT_ROW44, 0x0ffff02c
  70              	.set CYREG_SFLASH_PROT_ROW45, 0x0ffff02d
  71              	.set CYREG_SFLASH_PROT_ROW46, 0x0ffff02e
  72              	.set CYREG_SFLASH_PROT_ROW47, 0x0ffff02f
  73              	.set CYREG_SFLASH_PROT_ROW48, 0x0ffff030
  74              	.set CYREG_SFLASH_PROT_ROW49, 0x0ffff031
  75              	.set CYREG_SFLASH_PROT_ROW50, 0x0ffff032
  76              	.set CYREG_SFLASH_PROT_ROW51, 0x0ffff033
  77              	.set CYREG_SFLASH_PROT_ROW52, 0x0ffff034
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 3


  78              	.set CYREG_SFLASH_PROT_ROW53, 0x0ffff035
  79              	.set CYREG_SFLASH_PROT_ROW54, 0x0ffff036
  80              	.set CYREG_SFLASH_PROT_ROW55, 0x0ffff037
  81              	.set CYREG_SFLASH_PROT_ROW56, 0x0ffff038
  82              	.set CYREG_SFLASH_PROT_ROW57, 0x0ffff039
  83              	.set CYREG_SFLASH_PROT_ROW58, 0x0ffff03a
  84              	.set CYREG_SFLASH_PROT_ROW59, 0x0ffff03b
  85              	.set CYREG_SFLASH_PROT_ROW60, 0x0ffff03c
  86              	.set CYREG_SFLASH_PROT_ROW61, 0x0ffff03d
  87              	.set CYREG_SFLASH_PROT_ROW62, 0x0ffff03e
  88              	.set CYREG_SFLASH_PROT_ROW63, 0x0ffff03f
  89              	.set CYREG_SFLASH_PROT_PROTECTION, 0x0ffff07f
  90              	.set CYFLD_SFLASH_PROT_LEVEL__OFFSET, 0x00000000
  91              	.set CYFLD_SFLASH_PROT_LEVEL__SIZE, 0x00000002
  92              	.set CYVAL_SFLASH_PROT_LEVEL_VIRGIN, 0x00000001
  93              	.set CYVAL_SFLASH_PROT_LEVEL_OPEN, 0x00000000
  94              	.set CYVAL_SFLASH_PROT_LEVEL_PROTECTED, 0x00000002
  95              	.set CYVAL_SFLASH_PROT_LEVEL_KILL, 0x00000003
  96              	.set CYREG_SFLASH_AV_PAIRS_8B0, 0x0ffff080
  97              	.set CYREG_SFLASH_AV_PAIRS_8B1, 0x0ffff081
  98              	.set CYREG_SFLASH_AV_PAIRS_8B2, 0x0ffff082
  99              	.set CYREG_SFLASH_AV_PAIRS_8B3, 0x0ffff083
 100              	.set CYREG_SFLASH_AV_PAIRS_8B4, 0x0ffff084
 101              	.set CYREG_SFLASH_AV_PAIRS_8B5, 0x0ffff085
 102              	.set CYREG_SFLASH_AV_PAIRS_8B6, 0x0ffff086
 103              	.set CYREG_SFLASH_AV_PAIRS_8B7, 0x0ffff087
 104              	.set CYREG_SFLASH_AV_PAIRS_8B8, 0x0ffff088
 105              	.set CYREG_SFLASH_AV_PAIRS_8B9, 0x0ffff089
 106              	.set CYREG_SFLASH_AV_PAIRS_8B10, 0x0ffff08a
 107              	.set CYREG_SFLASH_AV_PAIRS_8B11, 0x0ffff08b
 108              	.set CYREG_SFLASH_AV_PAIRS_8B12, 0x0ffff08c
 109              	.set CYREG_SFLASH_AV_PAIRS_8B13, 0x0ffff08d
 110              	.set CYREG_SFLASH_AV_PAIRS_8B14, 0x0ffff08e
 111              	.set CYREG_SFLASH_AV_PAIRS_8B15, 0x0ffff08f
 112              	.set CYREG_SFLASH_AV_PAIRS_8B16, 0x0ffff090
 113              	.set CYREG_SFLASH_AV_PAIRS_8B17, 0x0ffff091
 114              	.set CYREG_SFLASH_AV_PAIRS_8B18, 0x0ffff092
 115              	.set CYREG_SFLASH_AV_PAIRS_8B19, 0x0ffff093
 116              	.set CYREG_SFLASH_AV_PAIRS_8B20, 0x0ffff094
 117              	.set CYREG_SFLASH_AV_PAIRS_8B21, 0x0ffff095
 118              	.set CYREG_SFLASH_AV_PAIRS_8B22, 0x0ffff096
 119              	.set CYREG_SFLASH_AV_PAIRS_8B23, 0x0ffff097
 120              	.set CYREG_SFLASH_AV_PAIRS_8B24, 0x0ffff098
 121              	.set CYREG_SFLASH_AV_PAIRS_8B25, 0x0ffff099
 122              	.set CYREG_SFLASH_AV_PAIRS_8B26, 0x0ffff09a
 123              	.set CYREG_SFLASH_AV_PAIRS_8B27, 0x0ffff09b
 124              	.set CYREG_SFLASH_AV_PAIRS_8B28, 0x0ffff09c
 125              	.set CYREG_SFLASH_AV_PAIRS_8B29, 0x0ffff09d
 126              	.set CYREG_SFLASH_AV_PAIRS_8B30, 0x0ffff09e
 127              	.set CYREG_SFLASH_AV_PAIRS_8B31, 0x0ffff09f
 128              	.set CYREG_SFLASH_AV_PAIRS_8B32, 0x0ffff0a0
 129              	.set CYREG_SFLASH_AV_PAIRS_8B33, 0x0ffff0a1
 130              	.set CYREG_SFLASH_AV_PAIRS_8B34, 0x0ffff0a2
 131              	.set CYREG_SFLASH_AV_PAIRS_8B35, 0x0ffff0a3
 132              	.set CYREG_SFLASH_AV_PAIRS_8B36, 0x0ffff0a4
 133              	.set CYREG_SFLASH_AV_PAIRS_8B37, 0x0ffff0a5
 134              	.set CYREG_SFLASH_AV_PAIRS_8B38, 0x0ffff0a6
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 4


 135              	.set CYREG_SFLASH_AV_PAIRS_8B39, 0x0ffff0a7
 136              	.set CYREG_SFLASH_AV_PAIRS_8B40, 0x0ffff0a8
 137              	.set CYREG_SFLASH_AV_PAIRS_8B41, 0x0ffff0a9
 138              	.set CYREG_SFLASH_AV_PAIRS_8B42, 0x0ffff0aa
 139              	.set CYREG_SFLASH_AV_PAIRS_8B43, 0x0ffff0ab
 140              	.set CYREG_SFLASH_AV_PAIRS_8B44, 0x0ffff0ac
 141              	.set CYREG_SFLASH_AV_PAIRS_8B45, 0x0ffff0ad
 142              	.set CYREG_SFLASH_AV_PAIRS_8B46, 0x0ffff0ae
 143              	.set CYREG_SFLASH_AV_PAIRS_8B47, 0x0ffff0af
 144              	.set CYREG_SFLASH_AV_PAIRS_8B48, 0x0ffff0b0
 145              	.set CYREG_SFLASH_AV_PAIRS_8B49, 0x0ffff0b1
 146              	.set CYREG_SFLASH_AV_PAIRS_8B50, 0x0ffff0b2
 147              	.set CYREG_SFLASH_AV_PAIRS_8B51, 0x0ffff0b3
 148              	.set CYREG_SFLASH_AV_PAIRS_8B52, 0x0ffff0b4
 149              	.set CYREG_SFLASH_AV_PAIRS_8B53, 0x0ffff0b5
 150              	.set CYREG_SFLASH_AV_PAIRS_8B54, 0x0ffff0b6
 151              	.set CYREG_SFLASH_AV_PAIRS_8B55, 0x0ffff0b7
 152              	.set CYREG_SFLASH_AV_PAIRS_8B56, 0x0ffff0b8
 153              	.set CYREG_SFLASH_AV_PAIRS_8B57, 0x0ffff0b9
 154              	.set CYREG_SFLASH_AV_PAIRS_8B58, 0x0ffff0ba
 155              	.set CYREG_SFLASH_AV_PAIRS_8B59, 0x0ffff0bb
 156              	.set CYREG_SFLASH_AV_PAIRS_8B60, 0x0ffff0bc
 157              	.set CYREG_SFLASH_AV_PAIRS_8B61, 0x0ffff0bd
 158              	.set CYREG_SFLASH_AV_PAIRS_8B62, 0x0ffff0be
 159              	.set CYREG_SFLASH_AV_PAIRS_8B63, 0x0ffff0bf
 160              	.set CYREG_SFLASH_AV_PAIRS_8B64, 0x0ffff0c0
 161              	.set CYREG_SFLASH_AV_PAIRS_8B65, 0x0ffff0c1
 162              	.set CYREG_SFLASH_AV_PAIRS_8B66, 0x0ffff0c2
 163              	.set CYREG_SFLASH_AV_PAIRS_8B67, 0x0ffff0c3
 164              	.set CYREG_SFLASH_AV_PAIRS_8B68, 0x0ffff0c4
 165              	.set CYREG_SFLASH_AV_PAIRS_8B69, 0x0ffff0c5
 166              	.set CYREG_SFLASH_AV_PAIRS_8B70, 0x0ffff0c6
 167              	.set CYREG_SFLASH_AV_PAIRS_8B71, 0x0ffff0c7
 168              	.set CYREG_SFLASH_AV_PAIRS_8B72, 0x0ffff0c8
 169              	.set CYREG_SFLASH_AV_PAIRS_8B73, 0x0ffff0c9
 170              	.set CYREG_SFLASH_AV_PAIRS_8B74, 0x0ffff0ca
 171              	.set CYREG_SFLASH_AV_PAIRS_8B75, 0x0ffff0cb
 172              	.set CYREG_SFLASH_AV_PAIRS_8B76, 0x0ffff0cc
 173              	.set CYREG_SFLASH_AV_PAIRS_8B77, 0x0ffff0cd
 174              	.set CYREG_SFLASH_AV_PAIRS_8B78, 0x0ffff0ce
 175              	.set CYREG_SFLASH_AV_PAIRS_8B79, 0x0ffff0cf
 176              	.set CYREG_SFLASH_AV_PAIRS_8B80, 0x0ffff0d0
 177              	.set CYREG_SFLASH_AV_PAIRS_8B81, 0x0ffff0d1
 178              	.set CYREG_SFLASH_AV_PAIRS_8B82, 0x0ffff0d2
 179              	.set CYREG_SFLASH_AV_PAIRS_8B83, 0x0ffff0d3
 180              	.set CYREG_SFLASH_AV_PAIRS_8B84, 0x0ffff0d4
 181              	.set CYREG_SFLASH_AV_PAIRS_8B85, 0x0ffff0d5
 182              	.set CYREG_SFLASH_AV_PAIRS_8B86, 0x0ffff0d6
 183              	.set CYREG_SFLASH_AV_PAIRS_8B87, 0x0ffff0d7
 184              	.set CYREG_SFLASH_AV_PAIRS_8B88, 0x0ffff0d8
 185              	.set CYREG_SFLASH_AV_PAIRS_8B89, 0x0ffff0d9
 186              	.set CYREG_SFLASH_AV_PAIRS_8B90, 0x0ffff0da
 187              	.set CYREG_SFLASH_AV_PAIRS_8B91, 0x0ffff0db
 188              	.set CYREG_SFLASH_AV_PAIRS_8B92, 0x0ffff0dc
 189              	.set CYREG_SFLASH_AV_PAIRS_8B93, 0x0ffff0dd
 190              	.set CYREG_SFLASH_AV_PAIRS_8B94, 0x0ffff0de
 191              	.set CYREG_SFLASH_AV_PAIRS_8B95, 0x0ffff0df
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 5


 192              	.set CYREG_SFLASH_AV_PAIRS_8B96, 0x0ffff0e0
 193              	.set CYREG_SFLASH_AV_PAIRS_8B97, 0x0ffff0e1
 194              	.set CYREG_SFLASH_AV_PAIRS_8B98, 0x0ffff0e2
 195              	.set CYREG_SFLASH_AV_PAIRS_8B99, 0x0ffff0e3
 196              	.set CYREG_SFLASH_AV_PAIRS_8B100, 0x0ffff0e4
 197              	.set CYREG_SFLASH_AV_PAIRS_8B101, 0x0ffff0e5
 198              	.set CYREG_SFLASH_AV_PAIRS_8B102, 0x0ffff0e6
 199              	.set CYREG_SFLASH_AV_PAIRS_8B103, 0x0ffff0e7
 200              	.set CYREG_SFLASH_AV_PAIRS_8B104, 0x0ffff0e8
 201              	.set CYREG_SFLASH_AV_PAIRS_8B105, 0x0ffff0e9
 202              	.set CYREG_SFLASH_AV_PAIRS_8B106, 0x0ffff0ea
 203              	.set CYREG_SFLASH_AV_PAIRS_8B107, 0x0ffff0eb
 204              	.set CYREG_SFLASH_AV_PAIRS_8B108, 0x0ffff0ec
 205              	.set CYREG_SFLASH_AV_PAIRS_8B109, 0x0ffff0ed
 206              	.set CYREG_SFLASH_AV_PAIRS_8B110, 0x0ffff0ee
 207              	.set CYREG_SFLASH_AV_PAIRS_8B111, 0x0ffff0ef
 208              	.set CYREG_SFLASH_AV_PAIRS_8B112, 0x0ffff0f0
 209              	.set CYREG_SFLASH_AV_PAIRS_8B113, 0x0ffff0f1
 210              	.set CYREG_SFLASH_AV_PAIRS_8B114, 0x0ffff0f2
 211              	.set CYREG_SFLASH_AV_PAIRS_8B115, 0x0ffff0f3
 212              	.set CYREG_SFLASH_AV_PAIRS_8B116, 0x0ffff0f4
 213              	.set CYREG_SFLASH_AV_PAIRS_8B117, 0x0ffff0f5
 214              	.set CYREG_SFLASH_AV_PAIRS_8B118, 0x0ffff0f6
 215              	.set CYREG_SFLASH_AV_PAIRS_8B119, 0x0ffff0f7
 216              	.set CYREG_SFLASH_AV_PAIRS_8B120, 0x0ffff0f8
 217              	.set CYREG_SFLASH_AV_PAIRS_8B121, 0x0ffff0f9
 218              	.set CYREG_SFLASH_AV_PAIRS_8B122, 0x0ffff0fa
 219              	.set CYREG_SFLASH_AV_PAIRS_8B123, 0x0ffff0fb
 220              	.set CYREG_SFLASH_AV_PAIRS_8B124, 0x0ffff0fc
 221              	.set CYREG_SFLASH_AV_PAIRS_8B125, 0x0ffff0fd
 222              	.set CYREG_SFLASH_AV_PAIRS_8B126, 0x0ffff0fe
 223              	.set CYREG_SFLASH_AV_PAIRS_8B127, 0x0ffff0ff
 224              	.set CYREG_SFLASH_AV_PAIRS_32B0, 0x0ffff100
 225              	.set CYFLD_SFLASH_DATA32__OFFSET, 0x00000000
 226              	.set CYFLD_SFLASH_DATA32__SIZE, 0x00000020
 227              	.set CYREG_SFLASH_AV_PAIRS_32B1, 0x0ffff104
 228              	.set CYREG_SFLASH_AV_PAIRS_32B2, 0x0ffff108
 229              	.set CYREG_SFLASH_AV_PAIRS_32B3, 0x0ffff10c
 230              	.set CYREG_SFLASH_AV_PAIRS_32B4, 0x0ffff110
 231              	.set CYREG_SFLASH_AV_PAIRS_32B5, 0x0ffff114
 232              	.set CYREG_SFLASH_AV_PAIRS_32B6, 0x0ffff118
 233              	.set CYREG_SFLASH_AV_PAIRS_32B7, 0x0ffff11c
 234              	.set CYREG_SFLASH_AV_PAIRS_32B8, 0x0ffff120
 235              	.set CYREG_SFLASH_AV_PAIRS_32B9, 0x0ffff124
 236              	.set CYREG_SFLASH_AV_PAIRS_32B10, 0x0ffff128
 237              	.set CYREG_SFLASH_AV_PAIRS_32B11, 0x0ffff12c
 238              	.set CYREG_SFLASH_AV_PAIRS_32B12, 0x0ffff130
 239              	.set CYREG_SFLASH_AV_PAIRS_32B13, 0x0ffff134
 240              	.set CYREG_SFLASH_AV_PAIRS_32B14, 0x0ffff138
 241              	.set CYREG_SFLASH_AV_PAIRS_32B15, 0x0ffff13c
 242              	.set CYREG_SFLASH_SILICON_ID, 0x0ffff144
 243              	.set CYFLD_SFLASH_ID__OFFSET, 0x00000000
 244              	.set CYFLD_SFLASH_ID__SIZE, 0x00000010
 245              	.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff150
 246              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET, 0x00000000
 247              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE, 0x0000000a
 248              	.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff152
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 6


 249              	.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff154
 250              	.set CYFLD_SFLASH_SWD_SELECT__OFFSET, 0x00000000
 251              	.set CYFLD_SFLASH_SWD_SELECT__SIZE, 0x00000001
 252              	.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff158
 253              	.set CYFLD_SFLASH_CYCLES__OFFSET, 0x00000000
 254              	.set CYFLD_SFLASH_CYCLES__SIZE, 0x00000020
 255              	.set CYREG_SFLASH_FLASH_START, 0x0ffff15c
 256              	.set CYFLD_SFLASH_ADDRESS__OFFSET, 0x00000000
 257              	.set CYFLD_SFLASH_ADDRESS__SIZE, 0x00000020
 258              	.set CYREG_SFLASH_PROT_VIRGINKEY0, 0x0ffff170
 259              	.set CYFLD_SFLASH_KEY8__OFFSET, 0x00000000
 260              	.set CYFLD_SFLASH_KEY8__SIZE, 0x00000008
 261              	.set CYREG_SFLASH_PROT_VIRGINKEY1, 0x0ffff171
 262              	.set CYREG_SFLASH_PROT_VIRGINKEY2, 0x0ffff172
 263              	.set CYREG_SFLASH_PROT_VIRGINKEY3, 0x0ffff173
 264              	.set CYREG_SFLASH_PROT_VIRGINKEY4, 0x0ffff174
 265              	.set CYREG_SFLASH_PROT_VIRGINKEY5, 0x0ffff175
 266              	.set CYREG_SFLASH_PROT_VIRGINKEY6, 0x0ffff176
 267              	.set CYREG_SFLASH_PROT_VIRGINKEY7, 0x0ffff177
 268              	.set CYREG_SFLASH_DIE_LOT0, 0x0ffff178
 269              	.set CYFLD_SFLASH_LOT__OFFSET, 0x00000000
 270              	.set CYFLD_SFLASH_LOT__SIZE, 0x00000008
 271              	.set CYREG_SFLASH_DIE_LOT1, 0x0ffff179
 272              	.set CYREG_SFLASH_DIE_LOT2, 0x0ffff17a
 273              	.set CYREG_SFLASH_DIE_WAFER, 0x0ffff17b
 274              	.set CYFLD_SFLASH_WAFER__OFFSET, 0x00000000
 275              	.set CYFLD_SFLASH_WAFER__SIZE, 0x00000008
 276              	.set CYREG_SFLASH_DIE_X, 0x0ffff17c
 277              	.set CYFLD_SFLASH_X__OFFSET, 0x00000000
 278              	.set CYFLD_SFLASH_X__SIZE, 0x00000008
 279              	.set CYREG_SFLASH_DIE_Y, 0x0ffff17d
 280              	.set CYFLD_SFLASH_Y__OFFSET, 0x00000000
 281              	.set CYFLD_SFLASH_Y__SIZE, 0x00000008
 282              	.set CYREG_SFLASH_DIE_SORT, 0x0ffff17e
 283              	.set CYFLD_SFLASH_S1_PASS__OFFSET, 0x00000000
 284              	.set CYFLD_SFLASH_S1_PASS__SIZE, 0x00000001
 285              	.set CYFLD_SFLASH_S2_PASS__OFFSET, 0x00000001
 286              	.set CYFLD_SFLASH_S2_PASS__SIZE, 0x00000001
 287              	.set CYFLD_SFLASH_S3_PASS__OFFSET, 0x00000002
 288              	.set CYFLD_SFLASH_S3_PASS__SIZE, 0x00000001
 289              	.set CYFLD_SFLASH_CRI_PASS__OFFSET, 0x00000003
 290              	.set CYFLD_SFLASH_CRI_PASS__SIZE, 0x00000001
 291              	.set CYFLD_SFLASH_CHI_PASS__OFFSET, 0x00000004
 292              	.set CYFLD_SFLASH_CHI_PASS__SIZE, 0x00000001
 293              	.set CYFLD_SFLASH_ENG_PASS__OFFSET, 0x00000005
 294              	.set CYFLD_SFLASH_ENG_PASS__SIZE, 0x00000001
 295              	.set CYREG_SFLASH_DIE_MINOR, 0x0ffff17f
 296              	.set CYFLD_SFLASH_MINOR__OFFSET, 0x00000000
 297              	.set CYFLD_SFLASH_MINOR__SIZE, 0x00000008
 298              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_24, 0x0ffff1be
 299              	.set CYFLD_SFLASH_TRIM_24__OFFSET, 0x00000000
 300              	.set CYFLD_SFLASH_TRIM_24__SIZE, 0x00000008
 301              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_48, 0x0ffff1bf
 302              	.set CYREG_SFLASH_IMO_TCTRIM_LT0, 0x0ffff1cc
 303              	.set CYFLD_SFLASH_STEPSIZE__OFFSET, 0x00000000
 304              	.set CYFLD_SFLASH_STEPSIZE__SIZE, 0x00000005
 305              	.set CYFLD_SFLASH_TCTRIM__OFFSET, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 7


 306              	.set CYFLD_SFLASH_TCTRIM__SIZE, 0x00000002
 307              	.set CYREG_SFLASH_IMO_TCTRIM_LT1, 0x0ffff1cd
 308              	.set CYREG_SFLASH_IMO_TCTRIM_LT2, 0x0ffff1ce
 309              	.set CYREG_SFLASH_IMO_TCTRIM_LT3, 0x0ffff1cf
 310              	.set CYREG_SFLASH_IMO_TCTRIM_LT4, 0x0ffff1d0
 311              	.set CYREG_SFLASH_IMO_TCTRIM_LT5, 0x0ffff1d1
 312              	.set CYREG_SFLASH_IMO_TCTRIM_LT6, 0x0ffff1d2
 313              	.set CYREG_SFLASH_IMO_TCTRIM_LT7, 0x0ffff1d3
 314              	.set CYREG_SFLASH_IMO_TCTRIM_LT8, 0x0ffff1d4
 315              	.set CYREG_SFLASH_IMO_TCTRIM_LT9, 0x0ffff1d5
 316              	.set CYREG_SFLASH_IMO_TCTRIM_LT10, 0x0ffff1d6
 317              	.set CYREG_SFLASH_IMO_TCTRIM_LT11, 0x0ffff1d7
 318              	.set CYREG_SFLASH_IMO_TCTRIM_LT12, 0x0ffff1d8
 319              	.set CYREG_SFLASH_IMO_TCTRIM_LT13, 0x0ffff1d9
 320              	.set CYREG_SFLASH_IMO_TCTRIM_LT14, 0x0ffff1da
 321              	.set CYREG_SFLASH_IMO_TCTRIM_LT15, 0x0ffff1db
 322              	.set CYREG_SFLASH_IMO_TCTRIM_LT16, 0x0ffff1dc
 323              	.set CYREG_SFLASH_IMO_TCTRIM_LT17, 0x0ffff1dd
 324              	.set CYREG_SFLASH_IMO_TCTRIM_LT18, 0x0ffff1de
 325              	.set CYREG_SFLASH_IMO_TCTRIM_LT19, 0x0ffff1df
 326              	.set CYREG_SFLASH_IMO_TCTRIM_LT20, 0x0ffff1e0
 327              	.set CYREG_SFLASH_IMO_TCTRIM_LT21, 0x0ffff1e1
 328              	.set CYREG_SFLASH_IMO_TCTRIM_LT22, 0x0ffff1e2
 329              	.set CYREG_SFLASH_IMO_TCTRIM_LT23, 0x0ffff1e3
 330              	.set CYREG_SFLASH_IMO_TCTRIM_LT24, 0x0ffff1e4
 331              	.set CYREG_SFLASH_IMO_TRIM_LT0, 0x0ffff1e5
 332              	.set CYFLD_SFLASH_OFFSET__OFFSET, 0x00000000
 333              	.set CYFLD_SFLASH_OFFSET__SIZE, 0x00000008
 334              	.set CYREG_SFLASH_IMO_TRIM_LT1, 0x0ffff1e6
 335              	.set CYREG_SFLASH_IMO_TRIM_LT2, 0x0ffff1e7
 336              	.set CYREG_SFLASH_IMO_TRIM_LT3, 0x0ffff1e8
 337              	.set CYREG_SFLASH_IMO_TRIM_LT4, 0x0ffff1e9
 338              	.set CYREG_SFLASH_IMO_TRIM_LT5, 0x0ffff1ea
 339              	.set CYREG_SFLASH_IMO_TRIM_LT6, 0x0ffff1eb
 340              	.set CYREG_SFLASH_IMO_TRIM_LT7, 0x0ffff1ec
 341              	.set CYREG_SFLASH_IMO_TRIM_LT8, 0x0ffff1ed
 342              	.set CYREG_SFLASH_IMO_TRIM_LT9, 0x0ffff1ee
 343              	.set CYREG_SFLASH_IMO_TRIM_LT10, 0x0ffff1ef
 344              	.set CYREG_SFLASH_IMO_TRIM_LT11, 0x0ffff1f0
 345              	.set CYREG_SFLASH_IMO_TRIM_LT12, 0x0ffff1f1
 346              	.set CYREG_SFLASH_IMO_TRIM_LT13, 0x0ffff1f2
 347              	.set CYREG_SFLASH_IMO_TRIM_LT14, 0x0ffff1f3
 348              	.set CYREG_SFLASH_IMO_TRIM_LT15, 0x0ffff1f4
 349              	.set CYREG_SFLASH_IMO_TRIM_LT16, 0x0ffff1f5
 350              	.set CYREG_SFLASH_IMO_TRIM_LT17, 0x0ffff1f6
 351              	.set CYREG_SFLASH_IMO_TRIM_LT18, 0x0ffff1f7
 352              	.set CYREG_SFLASH_IMO_TRIM_LT19, 0x0ffff1f8
 353              	.set CYREG_SFLASH_IMO_TRIM_LT20, 0x0ffff1f9
 354              	.set CYREG_SFLASH_IMO_TRIM_LT21, 0x0ffff1fa
 355              	.set CYREG_SFLASH_IMO_TRIM_LT22, 0x0ffff1fb
 356              	.set CYREG_SFLASH_IMO_TRIM_LT23, 0x0ffff1fc
 357              	.set CYREG_SFLASH_IMO_TRIM_LT24, 0x0ffff1fd
 358              	.set CYDEV_ROM_BASE, 0x10000000
 359              	.set CYDEV_ROM_SIZE, 0x00002000
 360              	.set CYREG_ROM_DATA_MBASE, 0x10000000
 361              	.set CYREG_ROM_DATA_MSIZE, 0x00002000
 362              	.set CYDEV_SRAM_BASE, 0x20000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 8


 363              	.set CYDEV_SRAM_SIZE, 0x00002000
 364              	.set CYREG_SRAM_DATA_MBASE, 0x20000000
 365              	.set CYREG_SRAM_DATA_MSIZE, 0x00002000
 366              	.set CYDEV_PERI_BASE, 0x40010000
 367              	.set CYDEV_PERI_SIZE, 0x00010000
 368              	.set CYREG_PERI_DIV_CMD, 0x40010000
 369              	.set CYFLD_PERI_SEL_DIV__OFFSET, 0x00000000
 370              	.set CYFLD_PERI_SEL_DIV__SIZE, 0x00000006
 371              	.set CYFLD_PERI_SEL_TYPE__OFFSET, 0x00000006
 372              	.set CYFLD_PERI_SEL_TYPE__SIZE, 0x00000002
 373              	.set CYFLD_PERI_PA_SEL_DIV__OFFSET, 0x00000008
 374              	.set CYFLD_PERI_PA_SEL_DIV__SIZE, 0x00000006
 375              	.set CYFLD_PERI_PA_SEL_TYPE__OFFSET, 0x0000000e
 376              	.set CYFLD_PERI_PA_SEL_TYPE__SIZE, 0x00000002
 377              	.set CYFLD_PERI_DISABLE__OFFSET, 0x0000001e
 378              	.set CYFLD_PERI_DISABLE__SIZE, 0x00000001
 379              	.set CYFLD_PERI_ENABLE__OFFSET, 0x0000001f
 380              	.set CYFLD_PERI_ENABLE__SIZE, 0x00000001
 381              	.set CYREG_PERI_PCLK_CTL0, 0x40010100
 382              	.set CYREG_PERI_PCLK_CTL1, 0x40010104
 383              	.set CYREG_PERI_PCLK_CTL2, 0x40010108
 384              	.set CYREG_PERI_PCLK_CTL3, 0x4001010c
 385              	.set CYREG_PERI_PCLK_CTL4, 0x40010110
 386              	.set CYREG_PERI_PCLK_CTL5, 0x40010114
 387              	.set CYREG_PERI_PCLK_CTL6, 0x40010118
 388              	.set CYREG_PERI_PCLK_CTL7, 0x4001011c
 389              	.set CYREG_PERI_PCLK_CTL8, 0x40010120
 390              	.set CYREG_PERI_PCLK_CTL9, 0x40010124
 391              	.set CYREG_PERI_PCLK_CTL10, 0x40010128
 392              	.set CYREG_PERI_PCLK_CTL11, 0x4001012c
 393              	.set CYREG_PERI_PCLK_CTL12, 0x40010130
 394              	.set CYREG_PERI_PCLK_CTL13, 0x40010134
 395              	.set CYREG_PERI_PCLK_CTL14, 0x40010138
 396              	.set CYREG_PERI_DIV_8_CTL0, 0x40010200
 397              	.set CYFLD_PERI_EN__OFFSET, 0x00000000
 398              	.set CYFLD_PERI_EN__SIZE, 0x00000001
 399              	.set CYFLD_PERI_INT8_DIV__OFFSET, 0x00000008
 400              	.set CYFLD_PERI_INT8_DIV__SIZE, 0x00000008
 401              	.set CYREG_PERI_DIV_8_CTL1, 0x40010204
 402              	.set CYREG_PERI_DIV_8_CTL2, 0x40010208
 403              	.set CYREG_PERI_DIV_8_CTL3, 0x4001020c
 404              	.set CYREG_PERI_DIV_16_CTL0, 0x40010300
 405              	.set CYFLD_PERI_INT16_DIV__OFFSET, 0x00000008
 406              	.set CYFLD_PERI_INT16_DIV__SIZE, 0x00000010
 407              	.set CYREG_PERI_DIV_16_CTL1, 0x40010304
 408              	.set CYREG_PERI_DIV_16_CTL2, 0x40010308
 409              	.set CYREG_PERI_DIV_16_CTL3, 0x4001030c
 410              	.set CYREG_PERI_DIV_16_5_CTL0, 0x40010400
 411              	.set CYFLD_PERI_FRAC5_DIV__OFFSET, 0x00000003
 412              	.set CYFLD_PERI_FRAC5_DIV__SIZE, 0x00000005
 413              	.set CYREG_PERI_DIV_16_5_CTL1, 0x40010404
 414              	.set CYDEV_HSIOM_BASE, 0x40020000
 415              	.set CYDEV_HSIOM_SIZE, 0x00004000
 416              	.set CYREG_HSIOM_PORT_SEL0, 0x40020000
 417              	.set CYFLD_HSIOM_IO0_SEL__OFFSET, 0x00000000
 418              	.set CYFLD_HSIOM_IO0_SEL__SIZE, 0x00000004
 419              	.set CYVAL_HSIOM_IO0_SEL_GPIO, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 9


 420              	.set CYVAL_HSIOM_IO0_SEL_GPIO_DSI, 0x00000001
 421              	.set CYVAL_HSIOM_IO0_SEL_DSI_DSI, 0x00000002
 422              	.set CYVAL_HSIOM_IO0_SEL_DSI_GPIO, 0x00000003
 423              	.set CYVAL_HSIOM_IO0_SEL_CSD_SENSE, 0x00000004
 424              	.set CYVAL_HSIOM_IO0_SEL_CSD_SHIELD, 0x00000005
 425              	.set CYVAL_HSIOM_IO0_SEL_AMUXA, 0x00000006
 426              	.set CYVAL_HSIOM_IO0_SEL_AMUXB, 0x00000007
 427              	.set CYVAL_HSIOM_IO0_SEL_ACT_0, 0x00000008
 428              	.set CYVAL_HSIOM_IO0_SEL_ACT_1, 0x00000009
 429              	.set CYVAL_HSIOM_IO0_SEL_ACT_2, 0x0000000a
 430              	.set CYVAL_HSIOM_IO0_SEL_ACT_3, 0x0000000b
 431              	.set CYVAL_HSIOM_IO0_SEL_LCD_COM, 0x0000000c
 432              	.set CYVAL_HSIOM_IO0_SEL_LCD_SEG, 0x0000000d
 433              	.set CYVAL_HSIOM_IO0_SEL_DS_0, 0x0000000c
 434              	.set CYVAL_HSIOM_IO0_SEL_DS_1, 0x0000000d
 435              	.set CYVAL_HSIOM_IO0_SEL_DS_2, 0x0000000e
 436              	.set CYVAL_HSIOM_IO0_SEL_DS_3, 0x0000000f
 437              	.set CYFLD_HSIOM_IO1_SEL__OFFSET, 0x00000004
 438              	.set CYFLD_HSIOM_IO1_SEL__SIZE, 0x00000004
 439              	.set CYREG_HSIOM_PORT_SEL1, 0x40020100
 440              	.set CYFLD_HSIOM_IO2_SEL__OFFSET, 0x00000008
 441              	.set CYFLD_HSIOM_IO2_SEL__SIZE, 0x00000004
 442              	.set CYFLD_HSIOM_IO3_SEL__OFFSET, 0x0000000c
 443              	.set CYFLD_HSIOM_IO3_SEL__SIZE, 0x00000004
 444              	.set CYREG_HSIOM_PORT_SEL2, 0x40020200
 445              	.set CYREG_HSIOM_PORT_SEL3, 0x40020300
 446              	.set CYREG_PWR_CONTROL, 0x40030000
 447              	.set CYFLD__POWER_MODE__OFFSET, 0x00000000
 448              	.set CYFLD__POWER_MODE__SIZE, 0x00000004
 449              	.set CYVAL__POWER_MODE_RESET, 0x00000000
 450              	.set CYVAL__POWER_MODE_ACTIVE, 0x00000001
 451              	.set CYVAL__POWER_MODE_SLEEP, 0x00000002
 452              	.set CYVAL__POWER_MODE_DEEP_SLEEP, 0x00000003
 453              	.set CYFLD__DEBUG_SESSION__OFFSET, 0x00000004
 454              	.set CYFLD__DEBUG_SESSION__SIZE, 0x00000001
 455              	.set CYVAL__DEBUG_SESSION_NO_SESSION, 0x00000000
 456              	.set CYVAL__DEBUG_SESSION_SESSION_ACTIVE, 0x00000001
 457              	.set CYFLD__LPM_READY__OFFSET, 0x00000005
 458              	.set CYFLD__LPM_READY__SIZE, 0x00000001
 459              	.set CYFLD__OVER_TEMP_EN__OFFSET, 0x00000010
 460              	.set CYFLD__OVER_TEMP_EN__SIZE, 0x00000001
 461              	.set CYFLD__OVER_TEMP_THRESH__OFFSET, 0x00000011
 462              	.set CYFLD__OVER_TEMP_THRESH__SIZE, 0x00000001
 463              	.set CYFLD__SPARE__OFFSET, 0x00000012
 464              	.set CYFLD__SPARE__SIZE, 0x00000002
 465              	.set CYFLD__EXT_VCCD__OFFSET, 0x00000017
 466              	.set CYFLD__EXT_VCCD__SIZE, 0x00000001
 467              	.set CYREG_PWR_KEY_DELAY, 0x40030004
 468              	.set CYFLD__WAKEUP_HOLDOFF__OFFSET, 0x00000000
 469              	.set CYFLD__WAKEUP_HOLDOFF__SIZE, 0x0000000a
 470              	.set CYREG_PWR_DDFT_SELECT, 0x4003000c
 471              	.set CYFLD__DDFT0_SEL__OFFSET, 0x00000000
 472              	.set CYFLD__DDFT0_SEL__SIZE, 0x00000004
 473              	.set CYVAL__DDFT0_SEL_WAKEUP, 0x00000000
 474              	.set CYVAL__DDFT0_SEL_AWAKE, 0x00000001
 475              	.set CYVAL__DDFT0_SEL_ACT_POWER_EN, 0x00000002
 476              	.set CYVAL__DDFT0_SEL_ACT_POWER_UP, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 10


 477              	.set CYVAL__DDFT0_SEL_ACT_POWER_GOOD, 0x00000004
 478              	.set CYVAL__DDFT0_SEL_ACT_REF_EN, 0x00000005
 479              	.set CYVAL__DDFT0_SEL_ACT_COMP_EN, 0x00000006
 480              	.set CYVAL__DDFT0_SEL_DPSLP_REF_EN, 0x00000007
 481              	.set CYVAL__DDFT0_SEL_DPSLP_REG_EN, 0x00000008
 482              	.set CYVAL__DDFT0_SEL_DPSLP_COMP_EN, 0x00000009
 483              	.set CYVAL__DDFT0_SEL_OVER_TEMP_EN, 0x0000000a
 484              	.set CYVAL__DDFT0_SEL_SLEEPHOLDREQ_N, 0x0000000b
 485              	.set CYVAL__DDFT0_SEL_ADFT_BUF_EN, 0x0000000c
 486              	.set CYVAL__DDFT0_SEL_ATPG_OBSERVE, 0x0000000d
 487              	.set CYVAL__DDFT0_SEL_GND, 0x0000000e
 488              	.set CYVAL__DDFT0_SEL_PWR, 0x0000000f
 489              	.set CYFLD__DDFT1_SEL__OFFSET, 0x00000004
 490              	.set CYFLD__DDFT1_SEL__SIZE, 0x00000004
 491              	.set CYVAL__DDFT1_SEL_WAKEUP, 0x00000000
 492              	.set CYVAL__DDFT1_SEL_AWAKE, 0x00000001
 493              	.set CYVAL__DDFT1_SEL_ACT_POWER_EN, 0x00000002
 494              	.set CYVAL__DDFT1_SEL_ACT_POWER_UP, 0x00000003
 495              	.set CYVAL__DDFT1_SEL_ACT_POWER_GOOD, 0x00000004
 496              	.set CYVAL__DDFT1_SEL_ACT_REF_VALID, 0x00000005
 497              	.set CYVAL__DDFT1_SEL_ACT_REG_VALID, 0x00000006
 498              	.set CYVAL__DDFT1_SEL_ACT_COMP_OUT, 0x00000007
 499              	.set CYVAL__DDFT1_SEL_ACT_TEMP_HIGH, 0x00000008
 500              	.set CYVAL__DDFT1_SEL_DPSLP_COMP_OUT, 0x00000009
 501              	.set CYVAL__DDFT1_SEL_DPSLP_POWER_UP, 0x0000000a
 502              	.set CYVAL__DDFT1_SEL_AWAKE_DELAYED, 0x0000000b
 503              	.set CYVAL__DDFT1_SEL_LPM_READY, 0x0000000c
 504              	.set CYVAL__DDFT1_SEL_SLEEPHOLDACK_N, 0x0000000d
 505              	.set CYVAL__DDFT1_SEL_GND, 0x0000000e
 506              	.set CYVAL__DDFT1_SEL_PWR, 0x0000000f
 507              	.set CYREG_TST_MODE, 0x40030014
 508              	.set CYFLD__SWD_CONNECTED__OFFSET, 0x00000002
 509              	.set CYFLD__SWD_CONNECTED__SIZE, 0x00000001
 510              	.set CYFLD__BLOCK_ALT_XRES__OFFSET, 0x0000001c
 511              	.set CYFLD__BLOCK_ALT_XRES__SIZE, 0x00000001
 512              	.set CYFLD__TEST_KEY_DFT_EN__OFFSET, 0x0000001e
 513              	.set CYFLD__TEST_KEY_DFT_EN__SIZE, 0x00000001
 514              	.set CYFLD__TEST_MODE__OFFSET, 0x0000001f
 515              	.set CYFLD__TEST_MODE__SIZE, 0x00000001
 516              	.set CYREG_TST_DDFT_CTRL, 0x40030018
 517              	.set CYFLD__DFT_SEL0__OFFSET, 0x00000000
 518              	.set CYFLD__DFT_SEL0__SIZE, 0x00000004
 519              	.set CYVAL__DFT_SEL0_SRC0, 0x00000000
 520              	.set CYVAL__DFT_SEL0_SRC1, 0x00000001
 521              	.set CYVAL__DFT_SEL0_SRC2, 0x00000002
 522              	.set CYVAL__DFT_SEL0_SRC3, 0x00000003
 523              	.set CYVAL__DFT_SEL0_SRC4, 0x00000004
 524              	.set CYVAL__DFT_SEL0_SRC5, 0x00000005
 525              	.set CYVAL__DFT_SEL0_SRC6, 0x00000006
 526              	.set CYVAL__DFT_SEL0_SRC7, 0x00000007
 527              	.set CYVAL__DFT_SEL0_CLK0, 0x00000008
 528              	.set CYVAL__DFT_SEL0_CLK1, 0x00000009
 529              	.set CYVAL__DFT_SEL0_PWR0, 0x0000000a
 530              	.set CYVAL__DFT_SEL0_PWR1, 0x0000000b
 531              	.set CYVAL__DFT_SEL0_RES0, 0x0000000c
 532              	.set CYVAL__DFT_SEL0_RES1, 0x0000000d
 533              	.set CYVAL__DFT_SEL0_ADFT_COMP, 0x0000000e
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 11


 534              	.set CYVAL__DFT_SEL0_VSS, 0x0000000f
 535              	.set CYFLD__DFT_SEL1__OFFSET, 0x00000008
 536              	.set CYFLD__DFT_SEL1__SIZE, 0x00000004
 537              	.set CYVAL__DFT_SEL1_SRC0, 0x00000000
 538              	.set CYVAL__DFT_SEL1_SRC1, 0x00000001
 539              	.set CYVAL__DFT_SEL1_SRC2, 0x00000002
 540              	.set CYVAL__DFT_SEL1_SRC3, 0x00000003
 541              	.set CYVAL__DFT_SEL1_SRC4, 0x00000004
 542              	.set CYVAL__DFT_SEL1_SRC5, 0x00000005
 543              	.set CYVAL__DFT_SEL1_SRC6, 0x00000006
 544              	.set CYVAL__DFT_SEL1_SRC7, 0x00000007
 545              	.set CYVAL__DFT_SEL1_CLK0, 0x00000008
 546              	.set CYVAL__DFT_SEL1_CLK1, 0x00000009
 547              	.set CYVAL__DFT_SEL1_PWR0, 0x0000000a
 548              	.set CYVAL__DFT_SEL1_PWR1, 0x0000000b
 549              	.set CYVAL__DFT_SEL1_RES0, 0x0000000c
 550              	.set CYVAL__DFT_SEL1_RES1, 0x0000000d
 551              	.set CYVAL__DFT_SEL1_ADFT_COMP, 0x0000000e
 552              	.set CYVAL__DFT_SEL1_VSS, 0x0000000f
 553              	.set CYFLD__ENABLE__OFFSET, 0x0000001f
 554              	.set CYFLD__ENABLE__SIZE, 0x00000001
 555              	.set CYREG_TST_TRIM_CNTR1, 0x4003001c
 556              	.set CYFLD__COUNTER__OFFSET, 0x00000000
 557              	.set CYFLD__COUNTER__SIZE, 0x00000010
 558              	.set CYFLD__COUNTER_DONE__OFFSET, 0x0000001f
 559              	.set CYFLD__COUNTER_DONE__SIZE, 0x00000001
 560              	.set CYREG_TST_TRIM_CNTR2, 0x40030020
 561              	.set CYREG_TST_ADFT_CTRL, 0x40030024
 562              	.set CYFLD__BUF_AUTO_ZERO__OFFSET, 0x00000000
 563              	.set CYFLD__BUF_AUTO_ZERO__SIZE, 0x00000001
 564              	.set CYFLD__BUF_MODE__OFFSET, 0x00000008
 565              	.set CYFLD__BUF_MODE__SIZE, 0x00000002
 566              	.set CYFLD__BUF_COMP_OUT__OFFSET, 0x00000010
 567              	.set CYFLD__BUF_COMP_OUT__SIZE, 0x00000001
 568              	.set CYFLD__BUF_EN__OFFSET, 0x0000001f
 569              	.set CYFLD__BUF_EN__SIZE, 0x00000001
 570              	.set CYREG_CLK_SELECT, 0x40030028
 571              	.set CYFLD__HFCLK_SEL__OFFSET, 0x00000000
 572              	.set CYFLD__HFCLK_SEL__SIZE, 0x00000002
 573              	.set CYVAL__HFCLK_SEL_IMO, 0x00000000
 574              	.set CYVAL__HFCLK_SEL_EXTCLK, 0x00000001
 575              	.set CYVAL__HFCLK_SEL_ECO, 0x00000002
 576              	.set CYFLD__HFCLK_DIV__OFFSET, 0x00000002
 577              	.set CYFLD__HFCLK_DIV__SIZE, 0x00000002
 578              	.set CYVAL__HFCLK_DIV_NO_DIV, 0x00000000
 579              	.set CYVAL__HFCLK_DIV_DIV_BY_2, 0x00000001
 580              	.set CYVAL__HFCLK_DIV_DIV_BY_4, 0x00000002
 581              	.set CYVAL__HFCLK_DIV_DIV_BY_8, 0x00000003
 582              	.set CYFLD__PUMP_SEL__OFFSET, 0x00000004
 583              	.set CYFLD__PUMP_SEL__SIZE, 0x00000002
 584              	.set CYVAL__PUMP_SEL_GND, 0x00000000
 585              	.set CYVAL__PUMP_SEL_IMO, 0x00000001
 586              	.set CYVAL__PUMP_SEL_HFCLK, 0x00000002
 587              	.set CYFLD__SYSCLK_DIV__OFFSET, 0x00000006
 588              	.set CYFLD__SYSCLK_DIV__SIZE, 0x00000002
 589              	.set CYVAL__SYSCLK_DIV_NO_DIV, 0x00000000
 590              	.set CYVAL__SYSCLK_DIV_DIV_BY_2, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 12


 591              	.set CYVAL__SYSCLK_DIV_DIV_BY_4, 0x00000002
 592              	.set CYVAL__SYSCLK_DIV_DIV_BY_8, 0x00000003
 593              	.set CYREG_CLK_ILO_CONFIG, 0x4003002c
 594              	.set CYREG_CLK_IMO_CONFIG, 0x40030030
 595              	.set CYREG_CLK_DFT_SELECT, 0x40030034
 596              	.set CYFLD__DFT_DIV0__OFFSET, 0x00000004
 597              	.set CYFLD__DFT_DIV0__SIZE, 0x00000002
 598              	.set CYVAL__DFT_DIV0_NO_DIV, 0x00000000
 599              	.set CYVAL__DFT_DIV0_DIV_BY_2, 0x00000001
 600              	.set CYVAL__DFT_DIV0_DIV_BY_4, 0x00000002
 601              	.set CYVAL__DFT_DIV0_DIV_BY_8, 0x00000003
 602              	.set CYFLD__DFT_EDGE0__OFFSET, 0x00000006
 603              	.set CYFLD__DFT_EDGE0__SIZE, 0x00000001
 604              	.set CYVAL__DFT_EDGE0_POSEDGE, 0x00000000
 605              	.set CYVAL__DFT_EDGE0_NEGEDGE, 0x00000001
 606              	.set CYFLD__DFT_DIV1__OFFSET, 0x0000000c
 607              	.set CYFLD__DFT_DIV1__SIZE, 0x00000002
 608              	.set CYVAL__DFT_DIV1_NO_DIV, 0x00000000
 609              	.set CYVAL__DFT_DIV1_DIV_BY_2, 0x00000001
 610              	.set CYVAL__DFT_DIV1_DIV_BY_4, 0x00000002
 611              	.set CYVAL__DFT_DIV1_DIV_BY_8, 0x00000003
 612              	.set CYFLD__DFT_EDGE1__OFFSET, 0x0000000e
 613              	.set CYFLD__DFT_EDGE1__SIZE, 0x00000001
 614              	.set CYVAL__DFT_EDGE1_POSEDGE, 0x00000000
 615              	.set CYVAL__DFT_EDGE1_NEGEDGE, 0x00000001
 616              	.set CYREG_WDT_DISABLE_KEY, 0x40030038
 617              	.set CYFLD__KEY__OFFSET, 0x00000000
 618              	.set CYFLD__KEY__SIZE, 0x00000020
 619              	.set CYREG_WDT_COUNTER, 0x4003003c
 620              	.set CYREG_WDT_MATCH, 0x40030040
 621              	.set CYFLD__MATCH__OFFSET, 0x00000000
 622              	.set CYFLD__MATCH__SIZE, 0x00000010
 623              	.set CYFLD__IGNORE_BITS__OFFSET, 0x00000010
 624              	.set CYFLD__IGNORE_BITS__SIZE, 0x00000004
 625              	.set CYREG_SRSS_INTR, 0x40030044
 626              	.set CYFLD__WDT_MATCH__OFFSET, 0x00000000
 627              	.set CYFLD__WDT_MATCH__SIZE, 0x00000001
 628              	.set CYFLD__TEMP_HIGH__OFFSET, 0x00000001
 629              	.set CYFLD__TEMP_HIGH__SIZE, 0x00000001
 630              	.set CYREG_SRSS_INTR_SET, 0x40030048
 631              	.set CYREG_SRSS_INTR_MASK, 0x4003004c
 632              	.set CYREG_RES_CAUSE, 0x40030054
 633              	.set CYFLD__RESET_WDT__OFFSET, 0x00000000
 634              	.set CYFLD__RESET_WDT__SIZE, 0x00000001
 635              	.set CYFLD__RESET_PROT_FAULT__OFFSET, 0x00000003
 636              	.set CYFLD__RESET_PROT_FAULT__SIZE, 0x00000001
 637              	.set CYFLD__RESET_SOFT__OFFSET, 0x00000004
 638              	.set CYFLD__RESET_SOFT__SIZE, 0x00000001
 639              	.set CYREG_PWR_BG_TRIM1, 0x40030f00
 640              	.set CYFLD__REF_VTRIM__OFFSET, 0x00000000
 641              	.set CYFLD__REF_VTRIM__SIZE, 0x00000006
 642              	.set CYREG_PWR_BG_TRIM2, 0x40030f04
 643              	.set CYFLD__REF_ITRIM__OFFSET, 0x00000000
 644              	.set CYFLD__REF_ITRIM__SIZE, 0x00000006
 645              	.set CYREG_CLK_IMO_SELECT, 0x40030f08
 646              	.set CYFLD__FREQ__OFFSET, 0x00000000
 647              	.set CYFLD__FREQ__SIZE, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 13


 648              	.set CYVAL__FREQ_24_MHZ, 0x00000000
 649              	.set CYVAL__FREQ_28_MHZ, 0x00000001
 650              	.set CYVAL__FREQ_32_MHZ, 0x00000002
 651              	.set CYVAL__FREQ_36_MHZ, 0x00000003
 652              	.set CYVAL__FREQ_40_MHZ, 0x00000004
 653              	.set CYVAL__FREQ_44_MHZ, 0x00000005
 654              	.set CYVAL__FREQ_48_MHZ, 0x00000006
 655              	.set CYREG_CLK_IMO_TRIM1, 0x40030f0c
 656              	.set CYFLD__OFFSET__OFFSET, 0x00000000
 657              	.set CYFLD__OFFSET__SIZE, 0x00000008
 658              	.set CYREG_CLK_IMO_TRIM2, 0x40030f10
 659              	.set CYFLD__FSOFFSET__OFFSET, 0x00000000
 660              	.set CYFLD__FSOFFSET__SIZE, 0x00000003
 661              	.set CYREG_PWR_PWRSYS_TRIM1, 0x40030f14
 662              	.set CYFLD__DPSLP_REF_TRIM__OFFSET, 0x00000000
 663              	.set CYFLD__DPSLP_REF_TRIM__SIZE, 0x00000004
 664              	.set CYFLD__SPARE_TRIM__OFFSET, 0x00000004
 665              	.set CYFLD__SPARE_TRIM__SIZE, 0x00000004
 666              	.set CYREG_CLK_IMO_TRIM3, 0x40030f18
 667              	.set CYFLD__STEPSIZE__OFFSET, 0x00000000
 668              	.set CYFLD__STEPSIZE__SIZE, 0x00000005
 669              	.set CYFLD__TCTRIM__OFFSET, 0x00000005
 670              	.set CYFLD__TCTRIM__SIZE, 0x00000002
 671              	.set CYDEV_GPIO_BASE, 0x40040000
 672              	.set CYDEV_GPIO_SIZE, 0x00004000
 673              	.set CYDEV_GPIO_PRT0_BASE, 0x40040000
 674              	.set CYDEV_GPIO_PRT0_SIZE, 0x00000100
 675              	.set CYREG_GPIO_PRT0_DR, 0x40040000
 676              	.set CYFLD_GPIO_PRT_DATA0__OFFSET, 0x00000000
 677              	.set CYFLD_GPIO_PRT_DATA0__SIZE, 0x00000001
 678              	.set CYFLD_GPIO_PRT_DATA1__OFFSET, 0x00000001
 679              	.set CYFLD_GPIO_PRT_DATA1__SIZE, 0x00000001
 680              	.set CYREG_GPIO_PRT0_PS, 0x40040004
 681              	.set CYFLD_GPIO_PRT_FLT_DATA__OFFSET, 0x00000008
 682              	.set CYFLD_GPIO_PRT_FLT_DATA__SIZE, 0x00000001
 683              	.set CYREG_GPIO_PRT0_PC, 0x40040008
 684              	.set CYFLD_GPIO_PRT_DM0__OFFSET, 0x00000000
 685              	.set CYFLD_GPIO_PRT_DM0__SIZE, 0x00000003
 686              	.set CYVAL_GPIO_PRT_DM0_OFF, 0x00000000
 687              	.set CYVAL_GPIO_PRT_DM0_INPUT, 0x00000001
 688              	.set CYVAL_GPIO_PRT_DM0_0_PU, 0x00000002
 689              	.set CYVAL_GPIO_PRT_DM0_PD_1, 0x00000003
 690              	.set CYVAL_GPIO_PRT_DM0_0_Z, 0x00000004
 691              	.set CYVAL_GPIO_PRT_DM0_Z_1, 0x00000005
 692              	.set CYVAL_GPIO_PRT_DM0_0_1, 0x00000006
 693              	.set CYVAL_GPIO_PRT_DM0_PD_PU, 0x00000007
 694              	.set CYFLD_GPIO_PRT_DM1__OFFSET, 0x00000003
 695              	.set CYFLD_GPIO_PRT_DM1__SIZE, 0x00000003
 696              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET, 0x00000018
 697              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE, 0x00000001
 698              	.set CYFLD_GPIO_PRT_PORT_SLOW__OFFSET, 0x00000019
 699              	.set CYFLD_GPIO_PRT_PORT_SLOW__SIZE, 0x00000001
 700              	.set CYFLD_GPIO_PRT_PORT_HYST_TRIM__OFFSET, 0x0000001b
 701              	.set CYFLD_GPIO_PRT_PORT_HYST_TRIM__SIZE, 0x00000001
 702              	.set CYFLD_GPIO_PRT_PORT_SLEW_CTL__OFFSET, 0x0000001c
 703              	.set CYFLD_GPIO_PRT_PORT_SLEW_CTL__SIZE, 0x00000002
 704              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_0, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 14


 705              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_1, 0x00000001
 706              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_2, 0x00000002
 707              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_3, 0x00000003
 708              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET, 0x0000001e
 709              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE, 0x00000002
 710              	.set CYREG_GPIO_PRT0_INTR_CFG, 0x4004000c
 711              	.set CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET, 0x00000000
 712              	.set CYFLD_GPIO_PRT_EDGE0_SEL__SIZE, 0x00000002
 713              	.set CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE, 0x00000000
 714              	.set CYVAL_GPIO_PRT_EDGE0_SEL_RISING, 0x00000001
 715              	.set CYVAL_GPIO_PRT_EDGE0_SEL_FALLING, 0x00000002
 716              	.set CYVAL_GPIO_PRT_EDGE0_SEL_BOTH, 0x00000003
 717              	.set CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET, 0x00000002
 718              	.set CYFLD_GPIO_PRT_EDGE1_SEL__SIZE, 0x00000002
 719              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET, 0x00000010
 720              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE, 0x00000002
 721              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE, 0x00000000
 722              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING, 0x00000001
 723              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING, 0x00000002
 724              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH, 0x00000003
 725              	.set CYFLD_GPIO_PRT_FLT_SEL__OFFSET, 0x00000012
 726              	.set CYFLD_GPIO_PRT_FLT_SEL__SIZE, 0x00000003
 727              	.set CYREG_GPIO_PRT0_INTR, 0x40040010
 728              	.set CYFLD_GPIO_PRT_PS_DATA0__OFFSET, 0x00000010
 729              	.set CYFLD_GPIO_PRT_PS_DATA0__SIZE, 0x00000001
 730              	.set CYFLD_GPIO_PRT_PS_DATA1__OFFSET, 0x00000011
 731              	.set CYFLD_GPIO_PRT_PS_DATA1__SIZE, 0x00000001
 732              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET, 0x00000018
 733              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE, 0x00000001
 734              	.set CYREG_GPIO_PRT0_PC2, 0x40040018
 735              	.set CYFLD_GPIO_PRT_INP_DIS0__OFFSET, 0x00000000
 736              	.set CYFLD_GPIO_PRT_INP_DIS0__SIZE, 0x00000001
 737              	.set CYFLD_GPIO_PRT_INP_DIS1__OFFSET, 0x00000001
 738              	.set CYFLD_GPIO_PRT_INP_DIS1__SIZE, 0x00000001
 739              	.set CYREG_GPIO_PRT0_DR_SET, 0x40040040
 740              	.set CYFLD_GPIO_PRT_DATA__OFFSET, 0x00000000
 741              	.set CYFLD_GPIO_PRT_DATA__SIZE, 0x00000008
 742              	.set CYREG_GPIO_PRT0_DR_CLR, 0x40040044
 743              	.set CYREG_GPIO_PRT0_DR_INV, 0x40040048
 744              	.set CYDEV_GPIO_PRT1_BASE, 0x40040100
 745              	.set CYDEV_GPIO_PRT1_SIZE, 0x00000100
 746              	.set CYREG_GPIO_PRT1_DR, 0x40040100
 747              	.set CYFLD_GPIO_PRT_DATA2__OFFSET, 0x00000002
 748              	.set CYFLD_GPIO_PRT_DATA2__SIZE, 0x00000001
 749              	.set CYFLD_GPIO_PRT_DATA3__OFFSET, 0x00000003
 750              	.set CYFLD_GPIO_PRT_DATA3__SIZE, 0x00000001
 751              	.set CYREG_GPIO_PRT1_PS, 0x40040104
 752              	.set CYREG_GPIO_PRT1_PC, 0x40040108
 753              	.set CYFLD_GPIO_PRT_DM2__OFFSET, 0x00000006
 754              	.set CYFLD_GPIO_PRT_DM2__SIZE, 0x00000003
 755              	.set CYFLD_GPIO_PRT_DM3__OFFSET, 0x00000009
 756              	.set CYFLD_GPIO_PRT_DM3__SIZE, 0x00000003
 757              	.set CYREG_GPIO_PRT1_INTR_CFG, 0x4004010c
 758              	.set CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET, 0x00000004
 759              	.set CYFLD_GPIO_PRT_EDGE2_SEL__SIZE, 0x00000002
 760              	.set CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET, 0x00000006
 761              	.set CYFLD_GPIO_PRT_EDGE3_SEL__SIZE, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 15


 762              	.set CYREG_GPIO_PRT1_INTR, 0x40040110
 763              	.set CYFLD_GPIO_PRT_PS_DATA2__OFFSET, 0x00000012
 764              	.set CYFLD_GPIO_PRT_PS_DATA2__SIZE, 0x00000001
 765              	.set CYFLD_GPIO_PRT_PS_DATA3__OFFSET, 0x00000013
 766              	.set CYFLD_GPIO_PRT_PS_DATA3__SIZE, 0x00000001
 767              	.set CYREG_GPIO_PRT1_PC2, 0x40040118
 768              	.set CYFLD_GPIO_PRT_INP_DIS2__OFFSET, 0x00000002
 769              	.set CYFLD_GPIO_PRT_INP_DIS2__SIZE, 0x00000001
 770              	.set CYFLD_GPIO_PRT_INP_DIS3__OFFSET, 0x00000003
 771              	.set CYFLD_GPIO_PRT_INP_DIS3__SIZE, 0x00000001
 772              	.set CYREG_GPIO_PRT1_DR_SET, 0x40040140
 773              	.set CYREG_GPIO_PRT1_DR_CLR, 0x40040144
 774              	.set CYREG_GPIO_PRT1_DR_INV, 0x40040148
 775              	.set CYDEV_GPIO_PRT2_BASE, 0x40040200
 776              	.set CYDEV_GPIO_PRT2_SIZE, 0x00000100
 777              	.set CYREG_GPIO_PRT2_DR, 0x40040200
 778              	.set CYREG_GPIO_PRT2_PS, 0x40040204
 779              	.set CYREG_GPIO_PRT2_PC, 0x40040208
 780              	.set CYREG_GPIO_PRT2_INTR_CFG, 0x4004020c
 781              	.set CYREG_GPIO_PRT2_INTR, 0x40040210
 782              	.set CYREG_GPIO_PRT2_PC2, 0x40040218
 783              	.set CYREG_GPIO_PRT2_DR_SET, 0x40040240
 784              	.set CYREG_GPIO_PRT2_DR_CLR, 0x40040244
 785              	.set CYREG_GPIO_PRT2_DR_INV, 0x40040248
 786              	.set CYDEV_GPIO_PRT3_BASE, 0x40040300
 787              	.set CYDEV_GPIO_PRT3_SIZE, 0x00000100
 788              	.set CYREG_GPIO_PRT3_DR, 0x40040300
 789              	.set CYREG_GPIO_PRT3_PS, 0x40040304
 790              	.set CYREG_GPIO_PRT3_PC, 0x40040308
 791              	.set CYREG_GPIO_PRT3_INTR_CFG, 0x4004030c
 792              	.set CYREG_GPIO_PRT3_INTR, 0x40040310
 793              	.set CYREG_GPIO_PRT3_PC2, 0x40040318
 794              	.set CYREG_GPIO_PRT3_DR_SET, 0x40040340
 795              	.set CYREG_GPIO_PRT3_DR_CLR, 0x40040344
 796              	.set CYREG_GPIO_PRT3_DR_INV, 0x40040348
 797              	.set CYREG_GPIO_INTR_CAUSE, 0x40041000
 798              	.set CYFLD_GPIO_PORT_INT__OFFSET, 0x00000000
 799              	.set CYFLD_GPIO_PORT_INT__SIZE, 0x00000004
 800              	.set CYDEV_SCB0_BASE, 0x40050000
 801              	.set CYDEV_SCB0_SIZE, 0x00010000
 802              	.set CYREG_SCB0_CTRL, 0x40050000
 803              	.set CYFLD_SCB_OVS__OFFSET, 0x00000000
 804              	.set CYFLD_SCB_OVS__SIZE, 0x00000004
 805              	.set CYFLD_SCB_EC_AM_MODE__OFFSET, 0x00000008
 806              	.set CYFLD_SCB_EC_AM_MODE__SIZE, 0x00000001
 807              	.set CYFLD_SCB_EC_OP_MODE__OFFSET, 0x00000009
 808              	.set CYFLD_SCB_EC_OP_MODE__SIZE, 0x00000001
 809              	.set CYFLD_SCB_EZ_MODE__OFFSET, 0x0000000a
 810              	.set CYFLD_SCB_EZ_MODE__SIZE, 0x00000001
 811              	.set CYFLD_SCB_BYTE_MODE__OFFSET, 0x0000000b
 812              	.set CYFLD_SCB_BYTE_MODE__SIZE, 0x00000001
 813              	.set CYFLD_SCB_CMD_RESP_MODE__OFFSET, 0x0000000c
 814              	.set CYFLD_SCB_CMD_RESP_MODE__SIZE, 0x00000001
 815              	.set CYFLD_SCB_ADDR_ACCEPT__OFFSET, 0x00000010
 816              	.set CYFLD_SCB_ADDR_ACCEPT__SIZE, 0x00000001
 817              	.set CYFLD_SCB_BLOCK__OFFSET, 0x00000011
 818              	.set CYFLD_SCB_BLOCK__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 16


 819              	.set CYFLD_SCB_MODE__OFFSET, 0x00000018
 820              	.set CYFLD_SCB_MODE__SIZE, 0x00000002
 821              	.set CYVAL_SCB_MODE_I2C, 0x00000000
 822              	.set CYVAL_SCB_MODE_SPI, 0x00000001
 823              	.set CYVAL_SCB_MODE_UART, 0x00000002
 824              	.set CYFLD_SCB_ENABLED__OFFSET, 0x0000001f
 825              	.set CYFLD_SCB_ENABLED__SIZE, 0x00000001
 826              	.set CYREG_SCB0_STATUS, 0x40050004
 827              	.set CYFLD_SCB_EC_BUSY__OFFSET, 0x00000000
 828              	.set CYFLD_SCB_EC_BUSY__SIZE, 0x00000001
 829              	.set CYREG_SCB0_CMD_RESP_CTRL, 0x40050008
 830              	.set CYFLD_SCB_BASE_RD_ADDR__OFFSET, 0x00000000
 831              	.set CYFLD_SCB_BASE_RD_ADDR__SIZE, 0x00000005
 832              	.set CYFLD_SCB_BASE_WR_ADDR__OFFSET, 0x00000010
 833              	.set CYFLD_SCB_BASE_WR_ADDR__SIZE, 0x00000005
 834              	.set CYREG_SCB0_CMD_RESP_STATUS, 0x4005000c
 835              	.set CYFLD_SCB_CURR_RD_ADDR__OFFSET, 0x00000000
 836              	.set CYFLD_SCB_CURR_RD_ADDR__SIZE, 0x00000005
 837              	.set CYFLD_SCB_CURR_WR_ADDR__OFFSET, 0x00000010
 838              	.set CYFLD_SCB_CURR_WR_ADDR__SIZE, 0x00000005
 839              	.set CYFLD_SCB_CMD_RESP_EC_BUS_BUSY__OFFSET, 0x0000001e
 840              	.set CYFLD_SCB_CMD_RESP_EC_BUS_BUSY__SIZE, 0x00000001
 841              	.set CYFLD_SCB_CMD_RESP_EC_BUSY__OFFSET, 0x0000001f
 842              	.set CYFLD_SCB_CMD_RESP_EC_BUSY__SIZE, 0x00000001
 843              	.set CYREG_SCB0_SPI_CTRL, 0x40050020
 844              	.set CYFLD_SCB_CONTINUOUS__OFFSET, 0x00000000
 845              	.set CYFLD_SCB_CONTINUOUS__SIZE, 0x00000001
 846              	.set CYFLD_SCB_SELECT_PRECEDE__OFFSET, 0x00000001
 847              	.set CYFLD_SCB_SELECT_PRECEDE__SIZE, 0x00000001
 848              	.set CYFLD_SCB_CPHA__OFFSET, 0x00000002
 849              	.set CYFLD_SCB_CPHA__SIZE, 0x00000001
 850              	.set CYFLD_SCB_CPOL__OFFSET, 0x00000003
 851              	.set CYFLD_SCB_CPOL__SIZE, 0x00000001
 852              	.set CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET, 0x00000004
 853              	.set CYFLD_SCB_LATE_MISO_SAMPLE__SIZE, 0x00000001
 854              	.set CYFLD_SCB_SCLK_CONTINUOUS__OFFSET, 0x00000005
 855              	.set CYFLD_SCB_SCLK_CONTINUOUS__SIZE, 0x00000001
 856              	.set CYFLD_SCB_SSEL_POLARITY0__OFFSET, 0x00000008
 857              	.set CYFLD_SCB_SSEL_POLARITY0__SIZE, 0x00000001
 858              	.set CYFLD_SCB_SSEL_POLARITY1__OFFSET, 0x00000009
 859              	.set CYFLD_SCB_SSEL_POLARITY1__SIZE, 0x00000001
 860              	.set CYFLD_SCB_SSEL_POLARITY2__OFFSET, 0x0000000a
 861              	.set CYFLD_SCB_SSEL_POLARITY2__SIZE, 0x00000001
 862              	.set CYFLD_SCB_SSEL_POLARITY3__OFFSET, 0x0000000b
 863              	.set CYFLD_SCB_SSEL_POLARITY3__SIZE, 0x00000001
 864              	.set CYFLD_SCB_LOOPBACK__OFFSET, 0x00000010
 865              	.set CYFLD_SCB_LOOPBACK__SIZE, 0x00000001
 866              	.set CYFLD_SCB_SLAVE_SELECT__OFFSET, 0x0000001a
 867              	.set CYFLD_SCB_SLAVE_SELECT__SIZE, 0x00000002
 868              	.set CYFLD_SCB_MASTER_MODE__OFFSET, 0x0000001f
 869              	.set CYFLD_SCB_MASTER_MODE__SIZE, 0x00000001
 870              	.set CYREG_SCB0_SPI_STATUS, 0x40050024
 871              	.set CYFLD_SCB_BUS_BUSY__OFFSET, 0x00000000
 872              	.set CYFLD_SCB_BUS_BUSY__SIZE, 0x00000001
 873              	.set CYFLD_SCB_SPI_EC_BUSY__OFFSET, 0x00000001
 874              	.set CYFLD_SCB_SPI_EC_BUSY__SIZE, 0x00000001
 875              	.set CYFLD_SCB_CURR_EZ_ADDR__OFFSET, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 17


 876              	.set CYFLD_SCB_CURR_EZ_ADDR__SIZE, 0x00000008
 877              	.set CYFLD_SCB_BASE_EZ_ADDR__OFFSET, 0x00000010
 878              	.set CYFLD_SCB_BASE_EZ_ADDR__SIZE, 0x00000008
 879              	.set CYREG_SCB0_UART_CTRL, 0x40050040
 880              	.set CYREG_SCB0_UART_TX_CTRL, 0x40050044
 881              	.set CYFLD_SCB_STOP_BITS__OFFSET, 0x00000000
 882              	.set CYFLD_SCB_STOP_BITS__SIZE, 0x00000003
 883              	.set CYFLD_SCB_PARITY__OFFSET, 0x00000004
 884              	.set CYFLD_SCB_PARITY__SIZE, 0x00000001
 885              	.set CYFLD_SCB_PARITY_ENABLED__OFFSET, 0x00000005
 886              	.set CYFLD_SCB_PARITY_ENABLED__SIZE, 0x00000001
 887              	.set CYFLD_SCB_RETRY_ON_NACK__OFFSET, 0x00000008
 888              	.set CYFLD_SCB_RETRY_ON_NACK__SIZE, 0x00000001
 889              	.set CYREG_SCB0_UART_RX_CTRL, 0x40050048
 890              	.set CYFLD_SCB_POLARITY__OFFSET, 0x00000006
 891              	.set CYFLD_SCB_POLARITY__SIZE, 0x00000001
 892              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET, 0x00000008
 893              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE, 0x00000001
 894              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET, 0x00000009
 895              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE, 0x00000001
 896              	.set CYFLD_SCB_MP_MODE__OFFSET, 0x0000000a
 897              	.set CYFLD_SCB_MP_MODE__SIZE, 0x00000001
 898              	.set CYFLD_SCB_LIN_MODE__OFFSET, 0x0000000c
 899              	.set CYFLD_SCB_LIN_MODE__SIZE, 0x00000001
 900              	.set CYFLD_SCB_SKIP_START__OFFSET, 0x0000000d
 901              	.set CYFLD_SCB_SKIP_START__SIZE, 0x00000001
 902              	.set CYFLD_SCB_BREAK_WIDTH__OFFSET, 0x00000010
 903              	.set CYFLD_SCB_BREAK_WIDTH__SIZE, 0x00000004
 904              	.set CYREG_SCB0_UART_RX_STATUS, 0x4005004c
 905              	.set CYFLD_SCB_BR_COUNTER__OFFSET, 0x00000000
 906              	.set CYFLD_SCB_BR_COUNTER__SIZE, 0x0000000c
 907              	.set CYREG_SCB0_UART_FLOW_CTRL, 0x40050050
 908              	.set CYFLD_SCB_TRIGGER_LEVEL__OFFSET, 0x00000000
 909              	.set CYFLD_SCB_TRIGGER_LEVEL__SIZE, 0x00000004
 910              	.set CYFLD_SCB_RTS_POLARITY__OFFSET, 0x00000010
 911              	.set CYFLD_SCB_RTS_POLARITY__SIZE, 0x00000001
 912              	.set CYFLD_SCB_CTS_POLARITY__OFFSET, 0x00000018
 913              	.set CYFLD_SCB_CTS_POLARITY__SIZE, 0x00000001
 914              	.set CYFLD_SCB_CTS_ENABLED__OFFSET, 0x00000019
 915              	.set CYFLD_SCB_CTS_ENABLED__SIZE, 0x00000001
 916              	.set CYREG_SCB0_I2C_CTRL, 0x40050060
 917              	.set CYFLD_SCB_HIGH_PHASE_OVS__OFFSET, 0x00000000
 918              	.set CYFLD_SCB_HIGH_PHASE_OVS__SIZE, 0x00000004
 919              	.set CYFLD_SCB_LOW_PHASE_OVS__OFFSET, 0x00000004
 920              	.set CYFLD_SCB_LOW_PHASE_OVS__SIZE, 0x00000004
 921              	.set CYFLD_SCB_M_READY_DATA_ACK__OFFSET, 0x00000008
 922              	.set CYFLD_SCB_M_READY_DATA_ACK__SIZE, 0x00000001
 923              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET, 0x00000009
 924              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE, 0x00000001
 925              	.set CYFLD_SCB_S_GENERAL_IGNORE__OFFSET, 0x0000000b
 926              	.set CYFLD_SCB_S_GENERAL_IGNORE__SIZE, 0x00000001
 927              	.set CYFLD_SCB_S_READY_ADDR_ACK__OFFSET, 0x0000000c
 928              	.set CYFLD_SCB_S_READY_ADDR_ACK__SIZE, 0x00000001
 929              	.set CYFLD_SCB_S_READY_DATA_ACK__OFFSET, 0x0000000d
 930              	.set CYFLD_SCB_S_READY_DATA_ACK__SIZE, 0x00000001
 931              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET, 0x0000000e
 932              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 18


 933              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET, 0x0000000f
 934              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE, 0x00000001
 935              	.set CYFLD_SCB_SLAVE_MODE__OFFSET, 0x0000001e
 936              	.set CYFLD_SCB_SLAVE_MODE__SIZE, 0x00000001
 937              	.set CYREG_SCB0_I2C_STATUS, 0x40050064
 938              	.set CYFLD_SCB_I2C_EC_BUSY__OFFSET, 0x00000001
 939              	.set CYFLD_SCB_I2C_EC_BUSY__SIZE, 0x00000001
 940              	.set CYFLD_SCB_S_READ__OFFSET, 0x00000004
 941              	.set CYFLD_SCB_S_READ__SIZE, 0x00000001
 942              	.set CYFLD_SCB_M_READ__OFFSET, 0x00000005
 943              	.set CYFLD_SCB_M_READ__SIZE, 0x00000001
 944              	.set CYREG_SCB0_I2C_M_CMD, 0x40050068
 945              	.set CYFLD_SCB_M_START__OFFSET, 0x00000000
 946              	.set CYFLD_SCB_M_START__SIZE, 0x00000001
 947              	.set CYFLD_SCB_M_START_ON_IDLE__OFFSET, 0x00000001
 948              	.set CYFLD_SCB_M_START_ON_IDLE__SIZE, 0x00000001
 949              	.set CYFLD_SCB_M_ACK__OFFSET, 0x00000002
 950              	.set CYFLD_SCB_M_ACK__SIZE, 0x00000001
 951              	.set CYFLD_SCB_M_NACK__OFFSET, 0x00000003
 952              	.set CYFLD_SCB_M_NACK__SIZE, 0x00000001
 953              	.set CYFLD_SCB_M_STOP__OFFSET, 0x00000004
 954              	.set CYFLD_SCB_M_STOP__SIZE, 0x00000001
 955              	.set CYREG_SCB0_I2C_S_CMD, 0x4005006c
 956              	.set CYFLD_SCB_S_ACK__OFFSET, 0x00000000
 957              	.set CYFLD_SCB_S_ACK__SIZE, 0x00000001
 958              	.set CYFLD_SCB_S_NACK__OFFSET, 0x00000001
 959              	.set CYFLD_SCB_S_NACK__SIZE, 0x00000001
 960              	.set CYREG_SCB0_I2C_CFG, 0x40050070
 961              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET, 0x00000000
 962              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE, 0x00000002
 963              	.set CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET, 0x00000004
 964              	.set CYFLD_SCB_SDA_IN_FILT_SEL__SIZE, 0x00000001
 965              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET, 0x00000008
 966              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE, 0x00000002
 967              	.set CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET, 0x0000000c
 968              	.set CYFLD_SCB_SCL_IN_FILT_SEL__SIZE, 0x00000001
 969              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET, 0x00000010
 970              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE, 0x00000002
 971              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET, 0x00000012
 972              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE, 0x00000002
 973              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET, 0x00000014
 974              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE, 0x00000002
 975              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET, 0x0000001c
 976              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE, 0x00000002
 977              	.set CYREG_SCB0_TX_CTRL, 0x40050200
 978              	.set CYFLD_SCB_DATA_WIDTH__OFFSET, 0x00000000
 979              	.set CYFLD_SCB_DATA_WIDTH__SIZE, 0x00000004
 980              	.set CYFLD_SCB_MSB_FIRST__OFFSET, 0x00000008
 981              	.set CYFLD_SCB_MSB_FIRST__SIZE, 0x00000001
 982              	.set CYREG_SCB0_TX_FIFO_CTRL, 0x40050204
 983              	.set CYFLD_SCB_CLEAR__OFFSET, 0x00000010
 984              	.set CYFLD_SCB_CLEAR__SIZE, 0x00000001
 985              	.set CYFLD_SCB_FREEZE__OFFSET, 0x00000011
 986              	.set CYFLD_SCB_FREEZE__SIZE, 0x00000001
 987              	.set CYREG_SCB0_TX_FIFO_STATUS, 0x40050208
 988              	.set CYFLD_SCB_USED__OFFSET, 0x00000000
 989              	.set CYFLD_SCB_USED__SIZE, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 19


 990              	.set CYFLD_SCB_SR_VALID__OFFSET, 0x0000000f
 991              	.set CYFLD_SCB_SR_VALID__SIZE, 0x00000001
 992              	.set CYFLD_SCB_RD_PTR__OFFSET, 0x00000010
 993              	.set CYFLD_SCB_RD_PTR__SIZE, 0x00000004
 994              	.set CYFLD_SCB_WR_PTR__OFFSET, 0x00000018
 995              	.set CYFLD_SCB_WR_PTR__SIZE, 0x00000004
 996              	.set CYREG_SCB0_TX_FIFO_WR, 0x40050240
 997              	.set CYFLD_SCB_DATA__OFFSET, 0x00000000
 998              	.set CYFLD_SCB_DATA__SIZE, 0x00000010
 999              	.set CYREG_SCB0_RX_CTRL, 0x40050300
 1000              	.set CYFLD_SCB_MEDIAN__OFFSET, 0x00000009
 1001              	.set CYFLD_SCB_MEDIAN__SIZE, 0x00000001
 1002              	.set CYREG_SCB0_RX_FIFO_CTRL, 0x40050304
 1003              	.set CYREG_SCB0_RX_FIFO_STATUS, 0x40050308
 1004              	.set CYREG_SCB0_RX_MATCH, 0x40050310
 1005              	.set CYFLD_SCB_ADDR__OFFSET, 0x00000000
 1006              	.set CYFLD_SCB_ADDR__SIZE, 0x00000008
 1007              	.set CYFLD_SCB_MASK__OFFSET, 0x00000010
 1008              	.set CYFLD_SCB_MASK__SIZE, 0x00000008
 1009              	.set CYREG_SCB0_RX_FIFO_RD, 0x40050340
 1010              	.set CYREG_SCB0_RX_FIFO_RD_SILENT, 0x40050344
 1011              	.set CYREG_SCB0_EZ_DATA0, 0x40050400
 1012              	.set CYFLD_SCB_EZ_DATA__OFFSET, 0x00000000
 1013              	.set CYFLD_SCB_EZ_DATA__SIZE, 0x00000008
 1014              	.set CYREG_SCB0_EZ_DATA1, 0x40050404
 1015              	.set CYREG_SCB0_EZ_DATA2, 0x40050408
 1016              	.set CYREG_SCB0_EZ_DATA3, 0x4005040c
 1017              	.set CYREG_SCB0_EZ_DATA4, 0x40050410
 1018              	.set CYREG_SCB0_EZ_DATA5, 0x40050414
 1019              	.set CYREG_SCB0_EZ_DATA6, 0x40050418
 1020              	.set CYREG_SCB0_EZ_DATA7, 0x4005041c
 1021              	.set CYREG_SCB0_EZ_DATA8, 0x40050420
 1022              	.set CYREG_SCB0_EZ_DATA9, 0x40050424
 1023              	.set CYREG_SCB0_EZ_DATA10, 0x40050428
 1024              	.set CYREG_SCB0_EZ_DATA11, 0x4005042c
 1025              	.set CYREG_SCB0_EZ_DATA12, 0x40050430
 1026              	.set CYREG_SCB0_EZ_DATA13, 0x40050434
 1027              	.set CYREG_SCB0_EZ_DATA14, 0x40050438
 1028              	.set CYREG_SCB0_EZ_DATA15, 0x4005043c
 1029              	.set CYREG_SCB0_EZ_DATA16, 0x40050440
 1030              	.set CYREG_SCB0_EZ_DATA17, 0x40050444
 1031              	.set CYREG_SCB0_EZ_DATA18, 0x40050448
 1032              	.set CYREG_SCB0_EZ_DATA19, 0x4005044c
 1033              	.set CYREG_SCB0_EZ_DATA20, 0x40050450
 1034              	.set CYREG_SCB0_EZ_DATA21, 0x40050454
 1035              	.set CYREG_SCB0_EZ_DATA22, 0x40050458
 1036              	.set CYREG_SCB0_EZ_DATA23, 0x4005045c
 1037              	.set CYREG_SCB0_EZ_DATA24, 0x40050460
 1038              	.set CYREG_SCB0_EZ_DATA25, 0x40050464
 1039              	.set CYREG_SCB0_EZ_DATA26, 0x40050468
 1040              	.set CYREG_SCB0_EZ_DATA27, 0x4005046c
 1041              	.set CYREG_SCB0_EZ_DATA28, 0x40050470
 1042              	.set CYREG_SCB0_EZ_DATA29, 0x40050474
 1043              	.set CYREG_SCB0_EZ_DATA30, 0x40050478
 1044              	.set CYREG_SCB0_EZ_DATA31, 0x4005047c
 1045              	.set CYREG_SCB0_INTR_CAUSE, 0x40050e00
 1046              	.set CYFLD_SCB_M__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 20


 1047              	.set CYFLD_SCB_M__SIZE, 0x00000001
 1048              	.set CYFLD_SCB_S__OFFSET, 0x00000001
 1049              	.set CYFLD_SCB_S__SIZE, 0x00000001
 1050              	.set CYFLD_SCB_TX__OFFSET, 0x00000002
 1051              	.set CYFLD_SCB_TX__SIZE, 0x00000001
 1052              	.set CYFLD_SCB_RX__OFFSET, 0x00000003
 1053              	.set CYFLD_SCB_RX__SIZE, 0x00000001
 1054              	.set CYFLD_SCB_I2C_EC__OFFSET, 0x00000004
 1055              	.set CYFLD_SCB_I2C_EC__SIZE, 0x00000001
 1056              	.set CYFLD_SCB_SPI_EC__OFFSET, 0x00000005
 1057              	.set CYFLD_SCB_SPI_EC__SIZE, 0x00000001
 1058              	.set CYREG_SCB0_INTR_I2C_EC, 0x40050e80
 1059              	.set CYFLD_SCB_WAKE_UP__OFFSET, 0x00000000
 1060              	.set CYFLD_SCB_WAKE_UP__SIZE, 0x00000001
 1061              	.set CYFLD_SCB_EZ_STOP__OFFSET, 0x00000001
 1062              	.set CYFLD_SCB_EZ_STOP__SIZE, 0x00000001
 1063              	.set CYFLD_SCB_EZ_WRITE_STOP__OFFSET, 0x00000002
 1064              	.set CYFLD_SCB_EZ_WRITE_STOP__SIZE, 0x00000001
 1065              	.set CYFLD_SCB_EZ_READ_STOP__OFFSET, 0x00000003
 1066              	.set CYFLD_SCB_EZ_READ_STOP__SIZE, 0x00000001
 1067              	.set CYREG_SCB0_INTR_I2C_EC_MASK, 0x40050e88
 1068              	.set CYREG_SCB0_INTR_I2C_EC_MASKED, 0x40050e8c
 1069              	.set CYREG_SCB0_INTR_SPI_EC, 0x40050ec0
 1070              	.set CYREG_SCB0_INTR_SPI_EC_MASK, 0x40050ec8
 1071              	.set CYREG_SCB0_INTR_SPI_EC_MASKED, 0x40050ecc
 1072              	.set CYREG_SCB0_INTR_M, 0x40050f00
 1073              	.set CYFLD_SCB_I2C_ARB_LOST__OFFSET, 0x00000000
 1074              	.set CYFLD_SCB_I2C_ARB_LOST__SIZE, 0x00000001
 1075              	.set CYFLD_SCB_I2C_NACK__OFFSET, 0x00000001
 1076              	.set CYFLD_SCB_I2C_NACK__SIZE, 0x00000001
 1077              	.set CYFLD_SCB_I2C_ACK__OFFSET, 0x00000002
 1078              	.set CYFLD_SCB_I2C_ACK__SIZE, 0x00000001
 1079              	.set CYFLD_SCB_I2C_STOP__OFFSET, 0x00000004
 1080              	.set CYFLD_SCB_I2C_STOP__SIZE, 0x00000001
 1081              	.set CYFLD_SCB_I2C_BUS_ERROR__OFFSET, 0x00000008
 1082              	.set CYFLD_SCB_I2C_BUS_ERROR__SIZE, 0x00000001
 1083              	.set CYFLD_SCB_SPI_DONE__OFFSET, 0x00000009
 1084              	.set CYFLD_SCB_SPI_DONE__SIZE, 0x00000001
 1085              	.set CYREG_SCB0_INTR_M_SET, 0x40050f04
 1086              	.set CYREG_SCB0_INTR_M_MASK, 0x40050f08
 1087              	.set CYREG_SCB0_INTR_M_MASKED, 0x40050f0c
 1088              	.set CYREG_SCB0_INTR_S, 0x40050f40
 1089              	.set CYFLD_SCB_I2C_WRITE_STOP__OFFSET, 0x00000003
 1090              	.set CYFLD_SCB_I2C_WRITE_STOP__SIZE, 0x00000001
 1091              	.set CYFLD_SCB_I2C_START__OFFSET, 0x00000005
 1092              	.set CYFLD_SCB_I2C_START__SIZE, 0x00000001
 1093              	.set CYFLD_SCB_I2C_ADDR_MATCH__OFFSET, 0x00000006
 1094              	.set CYFLD_SCB_I2C_ADDR_MATCH__SIZE, 0x00000001
 1095              	.set CYFLD_SCB_I2C_GENERAL__OFFSET, 0x00000007
 1096              	.set CYFLD_SCB_I2C_GENERAL__SIZE, 0x00000001
 1097              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET, 0x00000009
 1098              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE, 0x00000001
 1099              	.set CYFLD_SCB_SPI_EZ_STOP__OFFSET, 0x0000000a
 1100              	.set CYFLD_SCB_SPI_EZ_STOP__SIZE, 0x00000001
 1101              	.set CYFLD_SCB_SPI_BUS_ERROR__OFFSET, 0x0000000b
 1102              	.set CYFLD_SCB_SPI_BUS_ERROR__SIZE, 0x00000001
 1103              	.set CYREG_SCB0_INTR_S_SET, 0x40050f44
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 21


 1104              	.set CYREG_SCB0_INTR_S_MASK, 0x40050f48
 1105              	.set CYREG_SCB0_INTR_S_MASKED, 0x40050f4c
 1106              	.set CYREG_SCB0_INTR_TX, 0x40050f80
 1107              	.set CYFLD_SCB_TRIGGER__OFFSET, 0x00000000
 1108              	.set CYFLD_SCB_TRIGGER__SIZE, 0x00000001
 1109              	.set CYFLD_SCB_NOT_FULL__OFFSET, 0x00000001
 1110              	.set CYFLD_SCB_NOT_FULL__SIZE, 0x00000001
 1111              	.set CYFLD_SCB_EMPTY__OFFSET, 0x00000004
 1112              	.set CYFLD_SCB_EMPTY__SIZE, 0x00000001
 1113              	.set CYFLD_SCB_OVERFLOW__OFFSET, 0x00000005
 1114              	.set CYFLD_SCB_OVERFLOW__SIZE, 0x00000001
 1115              	.set CYFLD_SCB_UNDERFLOW__OFFSET, 0x00000006
 1116              	.set CYFLD_SCB_UNDERFLOW__SIZE, 0x00000001
 1117              	.set CYFLD_SCB_BLOCKED__OFFSET, 0x00000007
 1118              	.set CYFLD_SCB_BLOCKED__SIZE, 0x00000001
 1119              	.set CYFLD_SCB_UART_NACK__OFFSET, 0x00000008
 1120              	.set CYFLD_SCB_UART_NACK__SIZE, 0x00000001
 1121              	.set CYFLD_SCB_UART_DONE__OFFSET, 0x00000009
 1122              	.set CYFLD_SCB_UART_DONE__SIZE, 0x00000001
 1123              	.set CYFLD_SCB_UART_ARB_LOST__OFFSET, 0x0000000a
 1124              	.set CYFLD_SCB_UART_ARB_LOST__SIZE, 0x00000001
 1125              	.set CYREG_SCB0_INTR_TX_SET, 0x40050f84
 1126              	.set CYREG_SCB0_INTR_TX_MASK, 0x40050f88
 1127              	.set CYREG_SCB0_INTR_TX_MASKED, 0x40050f8c
 1128              	.set CYREG_SCB0_INTR_RX, 0x40050fc0
 1129              	.set CYFLD_SCB_NOT_EMPTY__OFFSET, 0x00000002
 1130              	.set CYFLD_SCB_NOT_EMPTY__SIZE, 0x00000001
 1131              	.set CYFLD_SCB_FULL__OFFSET, 0x00000003
 1132              	.set CYFLD_SCB_FULL__SIZE, 0x00000001
 1133              	.set CYFLD_SCB_FRAME_ERROR__OFFSET, 0x00000008
 1134              	.set CYFLD_SCB_FRAME_ERROR__SIZE, 0x00000001
 1135              	.set CYFLD_SCB_PARITY_ERROR__OFFSET, 0x00000009
 1136              	.set CYFLD_SCB_PARITY_ERROR__SIZE, 0x00000001
 1137              	.set CYFLD_SCB_BAUD_DETECT__OFFSET, 0x0000000a
 1138              	.set CYFLD_SCB_BAUD_DETECT__SIZE, 0x00000001
 1139              	.set CYFLD_SCB_BREAK_DETECT__OFFSET, 0x0000000b
 1140              	.set CYFLD_SCB_BREAK_DETECT__SIZE, 0x00000001
 1141              	.set CYREG_SCB0_INTR_RX_SET, 0x40050fc4
 1142              	.set CYREG_SCB0_INTR_RX_MASK, 0x40050fc8
 1143              	.set CYREG_SCB0_INTR_RX_MASKED, 0x40050fcc
 1144              	.set CYDEV_SCB1_BASE, 0x40060000
 1145              	.set CYDEV_SCB1_SIZE, 0x00010000
 1146              	.set CYREG_SCB1_CTRL, 0x40060000
 1147              	.set CYREG_SCB1_STATUS, 0x40060004
 1148              	.set CYREG_SCB1_CMD_RESP_CTRL, 0x40060008
 1149              	.set CYREG_SCB1_CMD_RESP_STATUS, 0x4006000c
 1150              	.set CYREG_SCB1_SPI_CTRL, 0x40060020
 1151              	.set CYREG_SCB1_SPI_STATUS, 0x40060024
 1152              	.set CYREG_SCB1_UART_CTRL, 0x40060040
 1153              	.set CYREG_SCB1_UART_TX_CTRL, 0x40060044
 1154              	.set CYREG_SCB1_UART_RX_CTRL, 0x40060048
 1155              	.set CYREG_SCB1_UART_RX_STATUS, 0x4006004c
 1156              	.set CYREG_SCB1_UART_FLOW_CTRL, 0x40060050
 1157              	.set CYREG_SCB1_I2C_CTRL, 0x40060060
 1158              	.set CYREG_SCB1_I2C_STATUS, 0x40060064
 1159              	.set CYREG_SCB1_I2C_M_CMD, 0x40060068
 1160              	.set CYREG_SCB1_I2C_S_CMD, 0x4006006c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 22


 1161              	.set CYREG_SCB1_I2C_CFG, 0x40060070
 1162              	.set CYREG_SCB1_TX_CTRL, 0x40060200
 1163              	.set CYREG_SCB1_TX_FIFO_CTRL, 0x40060204
 1164              	.set CYREG_SCB1_TX_FIFO_STATUS, 0x40060208
 1165              	.set CYREG_SCB1_TX_FIFO_WR, 0x40060240
 1166              	.set CYREG_SCB1_RX_CTRL, 0x40060300
 1167              	.set CYREG_SCB1_RX_FIFO_CTRL, 0x40060304
 1168              	.set CYREG_SCB1_RX_FIFO_STATUS, 0x40060308
 1169              	.set CYREG_SCB1_RX_MATCH, 0x40060310
 1170              	.set CYREG_SCB1_RX_FIFO_RD, 0x40060340
 1171              	.set CYREG_SCB1_RX_FIFO_RD_SILENT, 0x40060344
 1172              	.set CYREG_SCB1_EZ_DATA0, 0x40060400
 1173              	.set CYREG_SCB1_EZ_DATA1, 0x40060404
 1174              	.set CYREG_SCB1_EZ_DATA2, 0x40060408
 1175              	.set CYREG_SCB1_EZ_DATA3, 0x4006040c
 1176              	.set CYREG_SCB1_EZ_DATA4, 0x40060410
 1177              	.set CYREG_SCB1_EZ_DATA5, 0x40060414
 1178              	.set CYREG_SCB1_EZ_DATA6, 0x40060418
 1179              	.set CYREG_SCB1_EZ_DATA7, 0x4006041c
 1180              	.set CYREG_SCB1_EZ_DATA8, 0x40060420
 1181              	.set CYREG_SCB1_EZ_DATA9, 0x40060424
 1182              	.set CYREG_SCB1_EZ_DATA10, 0x40060428
 1183              	.set CYREG_SCB1_EZ_DATA11, 0x4006042c
 1184              	.set CYREG_SCB1_EZ_DATA12, 0x40060430
 1185              	.set CYREG_SCB1_EZ_DATA13, 0x40060434
 1186              	.set CYREG_SCB1_EZ_DATA14, 0x40060438
 1187              	.set CYREG_SCB1_EZ_DATA15, 0x4006043c
 1188              	.set CYREG_SCB1_EZ_DATA16, 0x40060440
 1189              	.set CYREG_SCB1_EZ_DATA17, 0x40060444
 1190              	.set CYREG_SCB1_EZ_DATA18, 0x40060448
 1191              	.set CYREG_SCB1_EZ_DATA19, 0x4006044c
 1192              	.set CYREG_SCB1_EZ_DATA20, 0x40060450
 1193              	.set CYREG_SCB1_EZ_DATA21, 0x40060454
 1194              	.set CYREG_SCB1_EZ_DATA22, 0x40060458
 1195              	.set CYREG_SCB1_EZ_DATA23, 0x4006045c
 1196              	.set CYREG_SCB1_EZ_DATA24, 0x40060460
 1197              	.set CYREG_SCB1_EZ_DATA25, 0x40060464
 1198              	.set CYREG_SCB1_EZ_DATA26, 0x40060468
 1199              	.set CYREG_SCB1_EZ_DATA27, 0x4006046c
 1200              	.set CYREG_SCB1_EZ_DATA28, 0x40060470
 1201              	.set CYREG_SCB1_EZ_DATA29, 0x40060474
 1202              	.set CYREG_SCB1_EZ_DATA30, 0x40060478
 1203              	.set CYREG_SCB1_EZ_DATA31, 0x4006047c
 1204              	.set CYREG_SCB1_INTR_CAUSE, 0x40060e00
 1205              	.set CYREG_SCB1_INTR_I2C_EC, 0x40060e80
 1206              	.set CYREG_SCB1_INTR_I2C_EC_MASK, 0x40060e88
 1207              	.set CYREG_SCB1_INTR_I2C_EC_MASKED, 0x40060e8c
 1208              	.set CYREG_SCB1_INTR_SPI_EC, 0x40060ec0
 1209              	.set CYREG_SCB1_INTR_SPI_EC_MASK, 0x40060ec8
 1210              	.set CYREG_SCB1_INTR_SPI_EC_MASKED, 0x40060ecc
 1211              	.set CYREG_SCB1_INTR_M, 0x40060f00
 1212              	.set CYREG_SCB1_INTR_M_SET, 0x40060f04
 1213              	.set CYREG_SCB1_INTR_M_MASK, 0x40060f08
 1214              	.set CYREG_SCB1_INTR_M_MASKED, 0x40060f0c
 1215              	.set CYREG_SCB1_INTR_S, 0x40060f40
 1216              	.set CYREG_SCB1_INTR_S_SET, 0x40060f44
 1217              	.set CYREG_SCB1_INTR_S_MASK, 0x40060f48
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 23


 1218              	.set CYREG_SCB1_INTR_S_MASKED, 0x40060f4c
 1219              	.set CYREG_SCB1_INTR_TX, 0x40060f80
 1220              	.set CYREG_SCB1_INTR_TX_SET, 0x40060f84
 1221              	.set CYREG_SCB1_INTR_TX_MASK, 0x40060f88
 1222              	.set CYREG_SCB1_INTR_TX_MASKED, 0x40060f8c
 1223              	.set CYREG_SCB1_INTR_RX, 0x40060fc0
 1224              	.set CYREG_SCB1_INTR_RX_SET, 0x40060fc4
 1225              	.set CYREG_SCB1_INTR_RX_MASK, 0x40060fc8
 1226              	.set CYREG_SCB1_INTR_RX_MASKED, 0x40060fcc
 1227              	.set CYDEV_TCPWM_BASE, 0x40090000
 1228              	.set CYDEV_TCPWM_SIZE, 0x00010000
 1229              	.set CYREG_TCPWM_CTRL, 0x40090000
 1230              	.set CYFLD_TCPWM_COUNTER_ENABLED__OFFSET, 0x00000000
 1231              	.set CYFLD_TCPWM_COUNTER_ENABLED__SIZE, 0x00000004
 1232              	.set CYREG_TCPWM_CMD, 0x40090008
 1233              	.set CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET, 0x00000000
 1234              	.set CYFLD_TCPWM_COUNTER_CAPTURE__SIZE, 0x00000004
 1235              	.set CYFLD_TCPWM_COUNTER_RELOAD__OFFSET, 0x00000008
 1236              	.set CYFLD_TCPWM_COUNTER_RELOAD__SIZE, 0x00000004
 1237              	.set CYFLD_TCPWM_COUNTER_STOP__OFFSET, 0x00000010
 1238              	.set CYFLD_TCPWM_COUNTER_STOP__SIZE, 0x00000004
 1239              	.set CYFLD_TCPWM_COUNTER_START__OFFSET, 0x00000018
 1240              	.set CYFLD_TCPWM_COUNTER_START__SIZE, 0x00000004
 1241              	.set CYREG_TCPWM_INTR_CAUSE, 0x4009000c
 1242              	.set CYFLD_TCPWM_COUNTER_INT__OFFSET, 0x00000000
 1243              	.set CYFLD_TCPWM_COUNTER_INT__SIZE, 0x00000004
 1244              	.set CYDEV_TCPWM_CNT0_BASE, 0x40090100
 1245              	.set CYDEV_TCPWM_CNT0_SIZE, 0x00000040
 1246              	.set CYREG_TCPWM_CNT0_CTRL, 0x40090100
 1247              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET, 0x00000000
 1248              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE, 0x00000001
 1249              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET, 0x00000001
 1250              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE, 0x00000001
 1251              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET, 0x00000002
 1252              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE, 0x00000001
 1253              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET, 0x00000003
 1254              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE, 0x00000001
 1255              	.set CYFLD_TCPWM_CNT_GENERIC__OFFSET, 0x00000008
 1256              	.set CYFLD_TCPWM_CNT_GENERIC__SIZE, 0x00000008
 1257              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY1, 0x00000000
 1258              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY2, 0x00000001
 1259              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY4, 0x00000002
 1260              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY8, 0x00000003
 1261              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY16, 0x00000004
 1262              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY32, 0x00000005
 1263              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY64, 0x00000006
 1264              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY128, 0x00000007
 1265              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET, 0x00000010
 1266              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE, 0x00000002
 1267              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP, 0x00000000
 1268              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN, 0x00000001
 1269              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1, 0x00000002
 1270              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2, 0x00000003
 1271              	.set CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET, 0x00000012
 1272              	.set CYFLD_TCPWM_CNT_ONE_SHOT__SIZE, 0x00000001
 1273              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET, 0x00000014
 1274              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 24


 1275              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1, 0x00000000
 1276              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2, 0x00000001
 1277              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4, 0x00000002
 1278              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT, 0x00000001
 1279              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT, 0x00000002
 1280              	.set CYFLD_TCPWM_CNT_MODE__OFFSET, 0x00000018
 1281              	.set CYFLD_TCPWM_CNT_MODE__SIZE, 0x00000003
 1282              	.set CYVAL_TCPWM_CNT_MODE_TIMER, 0x00000000
 1283              	.set CYVAL_TCPWM_CNT_MODE_CAPTURE, 0x00000002
 1284              	.set CYVAL_TCPWM_CNT_MODE_QUAD, 0x00000003
 1285              	.set CYVAL_TCPWM_CNT_MODE_PWM, 0x00000004
 1286              	.set CYVAL_TCPWM_CNT_MODE_PWM_DT, 0x00000005
 1287              	.set CYVAL_TCPWM_CNT_MODE_PWM_PR, 0x00000006
 1288              	.set CYREG_TCPWM_CNT0_STATUS, 0x40090104
 1289              	.set CYFLD_TCPWM_CNT_DOWN__OFFSET, 0x00000000
 1290              	.set CYFLD_TCPWM_CNT_DOWN__SIZE, 0x00000001
 1291              	.set CYFLD_TCPWM_CNT_RUNNING__OFFSET, 0x0000001f
 1292              	.set CYFLD_TCPWM_CNT_RUNNING__SIZE, 0x00000001
 1293              	.set CYREG_TCPWM_CNT0_COUNTER, 0x40090108
 1294              	.set CYFLD_TCPWM_CNT_COUNTER__OFFSET, 0x00000000
 1295              	.set CYFLD_TCPWM_CNT_COUNTER__SIZE, 0x00000010
 1296              	.set CYREG_TCPWM_CNT0_CC, 0x4009010c
 1297              	.set CYFLD_TCPWM_CNT_CC__OFFSET, 0x00000000
 1298              	.set CYFLD_TCPWM_CNT_CC__SIZE, 0x00000010
 1299              	.set CYREG_TCPWM_CNT0_CC_BUFF, 0x40090110
 1300              	.set CYREG_TCPWM_CNT0_PERIOD, 0x40090114
 1301              	.set CYFLD_TCPWM_CNT_PERIOD__OFFSET, 0x00000000
 1302              	.set CYFLD_TCPWM_CNT_PERIOD__SIZE, 0x00000010
 1303              	.set CYREG_TCPWM_CNT0_PERIOD_BUFF, 0x40090118
 1304              	.set CYREG_TCPWM_CNT0_TR_CTRL0, 0x40090120
 1305              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET, 0x00000000
 1306              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE, 0x00000004
 1307              	.set CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET, 0x00000004
 1308              	.set CYFLD_TCPWM_CNT_COUNT_SEL__SIZE, 0x00000004
 1309              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET, 0x00000008
 1310              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE, 0x00000004
 1311              	.set CYFLD_TCPWM_CNT_STOP_SEL__OFFSET, 0x0000000c
 1312              	.set CYFLD_TCPWM_CNT_STOP_SEL__SIZE, 0x00000004
 1313              	.set CYFLD_TCPWM_CNT_START_SEL__OFFSET, 0x00000010
 1314              	.set CYFLD_TCPWM_CNT_START_SEL__SIZE, 0x00000004
 1315              	.set CYREG_TCPWM_CNT0_TR_CTRL1, 0x40090124
 1316              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET, 0x00000000
 1317              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE, 0x00000002
 1318              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE, 0x00000000
 1319              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE, 0x00000001
 1320              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES, 0x00000002
 1321              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET, 0x00000003
 1322              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET, 0x00000002
 1323              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE, 0x00000002
 1324              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE, 0x00000000
 1325              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE, 0x00000001
 1326              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES, 0x00000002
 1327              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET, 0x00000003
 1328              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET, 0x00000004
 1329              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE, 0x00000002
 1330              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE, 0x00000000
 1331              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 25


 1332              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES, 0x00000002
 1333              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET, 0x00000003
 1334              	.set CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET, 0x00000006
 1335              	.set CYFLD_TCPWM_CNT_STOP_EDGE__SIZE, 0x00000002
 1336              	.set CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE, 0x00000000
 1337              	.set CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE, 0x00000001
 1338              	.set CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES, 0x00000002
 1339              	.set CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET, 0x00000003
 1340              	.set CYFLD_TCPWM_CNT_START_EDGE__OFFSET, 0x00000008
 1341              	.set CYFLD_TCPWM_CNT_START_EDGE__SIZE, 0x00000002
 1342              	.set CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE, 0x00000000
 1343              	.set CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE, 0x00000001
 1344              	.set CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES, 0x00000002
 1345              	.set CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET, 0x00000003
 1346              	.set CYREG_TCPWM_CNT0_TR_CTRL2, 0x40090128
 1347              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET, 0x00000000
 1348              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE, 0x00000002
 1349              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET, 0x00000000
 1350              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR, 0x00000001
 1351              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT, 0x00000002
 1352              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE, 0x00000003
 1353              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET, 0x00000002
 1354              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE, 0x00000002
 1355              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET, 0x00000000
 1356              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR, 0x00000001
 1357              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT, 0x00000002
 1358              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE, 0x00000003
 1359              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET, 0x00000004
 1360              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE, 0x00000002
 1361              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET, 0x00000000
 1362              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR, 0x00000001
 1363              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT, 0x00000002
 1364              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE, 0x00000003
 1365              	.set CYREG_TCPWM_CNT0_INTR, 0x40090130
 1366              	.set CYFLD_TCPWM_CNT_TC__OFFSET, 0x00000000
 1367              	.set CYFLD_TCPWM_CNT_TC__SIZE, 0x00000001
 1368              	.set CYFLD_TCPWM_CNT_CC_MATCH__OFFSET, 0x00000001
 1369              	.set CYFLD_TCPWM_CNT_CC_MATCH__SIZE, 0x00000001
 1370              	.set CYREG_TCPWM_CNT0_INTR_SET, 0x40090134
 1371              	.set CYREG_TCPWM_CNT0_INTR_MASK, 0x40090138
 1372              	.set CYREG_TCPWM_CNT0_INTR_MASKED, 0x4009013c
 1373              	.set CYDEV_TCPWM_CNT1_BASE, 0x40090140
 1374              	.set CYDEV_TCPWM_CNT1_SIZE, 0x00000040
 1375              	.set CYREG_TCPWM_CNT1_CTRL, 0x40090140
 1376              	.set CYREG_TCPWM_CNT1_STATUS, 0x40090144
 1377              	.set CYREG_TCPWM_CNT1_COUNTER, 0x40090148
 1378              	.set CYREG_TCPWM_CNT1_CC, 0x4009014c
 1379              	.set CYREG_TCPWM_CNT1_CC_BUFF, 0x40090150
 1380              	.set CYREG_TCPWM_CNT1_PERIOD, 0x40090154
 1381              	.set CYREG_TCPWM_CNT1_PERIOD_BUFF, 0x40090158
 1382              	.set CYREG_TCPWM_CNT1_TR_CTRL0, 0x40090160
 1383              	.set CYREG_TCPWM_CNT1_TR_CTRL1, 0x40090164
 1384              	.set CYREG_TCPWM_CNT1_TR_CTRL2, 0x40090168
 1385              	.set CYREG_TCPWM_CNT1_INTR, 0x40090170
 1386              	.set CYREG_TCPWM_CNT1_INTR_SET, 0x40090174
 1387              	.set CYREG_TCPWM_CNT1_INTR_MASK, 0x40090178
 1388              	.set CYREG_TCPWM_CNT1_INTR_MASKED, 0x4009017c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 26


 1389              	.set CYDEV_TCPWM_CNT2_BASE, 0x40090180
 1390              	.set CYDEV_TCPWM_CNT2_SIZE, 0x00000040
 1391              	.set CYREG_TCPWM_CNT2_CTRL, 0x40090180
 1392              	.set CYREG_TCPWM_CNT2_STATUS, 0x40090184
 1393              	.set CYREG_TCPWM_CNT2_COUNTER, 0x40090188
 1394              	.set CYREG_TCPWM_CNT2_CC, 0x4009018c
 1395              	.set CYREG_TCPWM_CNT2_CC_BUFF, 0x40090190
 1396              	.set CYREG_TCPWM_CNT2_PERIOD, 0x40090194
 1397              	.set CYREG_TCPWM_CNT2_PERIOD_BUFF, 0x40090198
 1398              	.set CYREG_TCPWM_CNT2_TR_CTRL0, 0x400901a0
 1399              	.set CYREG_TCPWM_CNT2_TR_CTRL1, 0x400901a4
 1400              	.set CYREG_TCPWM_CNT2_TR_CTRL2, 0x400901a8
 1401              	.set CYREG_TCPWM_CNT2_INTR, 0x400901b0
 1402              	.set CYREG_TCPWM_CNT2_INTR_SET, 0x400901b4
 1403              	.set CYREG_TCPWM_CNT2_INTR_MASK, 0x400901b8
 1404              	.set CYREG_TCPWM_CNT2_INTR_MASKED, 0x400901bc
 1405              	.set CYDEV_TCPWM_CNT3_BASE, 0x400901c0
 1406              	.set CYDEV_TCPWM_CNT3_SIZE, 0x00000040
 1407              	.set CYREG_TCPWM_CNT3_CTRL, 0x400901c0
 1408              	.set CYREG_TCPWM_CNT3_STATUS, 0x400901c4
 1409              	.set CYREG_TCPWM_CNT3_COUNTER, 0x400901c8
 1410              	.set CYREG_TCPWM_CNT3_CC, 0x400901cc
 1411              	.set CYREG_TCPWM_CNT3_CC_BUFF, 0x400901d0
 1412              	.set CYREG_TCPWM_CNT3_PERIOD, 0x400901d4
 1413              	.set CYREG_TCPWM_CNT3_PERIOD_BUFF, 0x400901d8
 1414              	.set CYREG_TCPWM_CNT3_TR_CTRL0, 0x400901e0
 1415              	.set CYREG_TCPWM_CNT3_TR_CTRL1, 0x400901e4
 1416              	.set CYREG_TCPWM_CNT3_TR_CTRL2, 0x400901e8
 1417              	.set CYREG_TCPWM_CNT3_INTR, 0x400901f0
 1418              	.set CYREG_TCPWM_CNT3_INTR_SET, 0x400901f4
 1419              	.set CYREG_TCPWM_CNT3_INTR_MASK, 0x400901f8
 1420              	.set CYREG_TCPWM_CNT3_INTR_MASKED, 0x400901fc
 1421              	.set CYDEV_USBPD_BASE, 0x400a0000
 1422              	.set CYDEV_USBPD_SIZE, 0x00010000
 1423              	.set CYREG_USBPD_CTRL, 0x400a0000
 1424              	.set CYFLD_USBPD_TX_BYPASS_EN__OFFSET, 0x00000000
 1425              	.set CYFLD_USBPD_TX_BYPASS_EN__SIZE, 0x00000001
 1426              	.set CYFLD_USBPD_RX_BYPASS_EN__OFFSET, 0x00000001
 1427              	.set CYFLD_USBPD_RX_BYPASS_EN__SIZE, 0x00000002
 1428              	.set CYVAL_USBPD_RX_BYPASS_EN_NO_BYPASS, 0x00000000
 1429              	.set CYVAL_USBPD_RX_BYPASS_EN_RX_SOP_ALLIGN, 0x00000001
 1430              	.set CYVAL_USBPD_RX_BYPASS_EN_NO_RX_SOP_ALLGN, 0x00000002
 1431              	.set CYVAL_USBPD_RX_BYPASS_EN_RSVD_BYPASS, 0x00000003
 1432              	.set CYFLD_USBPD_HPD_DIRECTION__OFFSET, 0x00000003
 1433              	.set CYFLD_USBPD_HPD_DIRECTION__SIZE, 0x00000001
 1434              	.set CYFLD_USBPD_SEL_CLK_FILTER__OFFSET, 0x00000004
 1435              	.set CYFLD_USBPD_SEL_CLK_FILTER__SIZE, 0x00000001
 1436              	.set CYFLD_USBPD_AFC_ENABLED__OFFSET, 0x00000019
 1437              	.set CYFLD_USBPD_AFC_ENABLED__SIZE, 0x00000002
 1438              	.set CYFLD_USBPD_HPD_ENABLED__OFFSET, 0x0000001d
 1439              	.set CYFLD_USBPD_HPD_ENABLED__SIZE, 0x00000001
 1440              	.set CYFLD_USBPD_HPDT_ENABLED__OFFSET, 0x0000001e
 1441              	.set CYFLD_USBPD_HPDT_ENABLED__SIZE, 0x00000001
 1442              	.set CYFLD_USBPD_IP_ENABLED__OFFSET, 0x0000001f
 1443              	.set CYFLD_USBPD_IP_ENABLED__SIZE, 0x00000001
 1444              	.set CYREG_USBPD_HEADER_INFO, 0x400a0004
 1445              	.set CYFLD_USBPD_EN_RX_EXTENDED_DATA__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 27


 1446              	.set CYFLD_USBPD_EN_RX_EXTENDED_DATA__SIZE, 0x00000001
 1447              	.set CYFLD_USBPD_EN_TX_EXTENDED_DATA__OFFSET, 0x00000001
 1448              	.set CYFLD_USBPD_EN_TX_EXTENDED_DATA__SIZE, 0x00000001
 1449              	.set CYFLD_USBPD_EXTENDED_DATA_BIT_LOCATION__OFFSET, 0x00000008
 1450              	.set CYFLD_USBPD_EXTENDED_DATA_BIT_LOCATION__SIZE, 0x00000004
 1451              	.set CYFLD_USBPD_EXTENDED_DATA_BYTE_FIRST_BIT_LOCATION__OFFSET, 0x0000000c
 1452              	.set CYFLD_USBPD_EXTENDED_DATA_BYTE_FIRST_BIT_LOCATION__SIZE, 0x00000005
 1453              	.set CYFLD_USBPD_EXTENDED_DATA_BYTE_LAST_BIT_LOCATION__OFFSET, 0x00000011
 1454              	.set CYFLD_USBPD_EXTENDED_DATA_BYTE_LAST_BIT_LOCATION__SIZE, 0x00000005
 1455              	.set CYFLD_USBPD_CHUNK_BIT_LOCATION__OFFSET, 0x00000016
 1456              	.set CYFLD_USBPD_CHUNK_BIT_LOCATION__SIZE, 0x00000004
 1457              	.set CYREG_USBPD_TX_HEADER, 0x400a000c
 1458              	.set CYFLD_USBPD_TX_HEADER__OFFSET, 0x00000000
 1459              	.set CYFLD_USBPD_TX_HEADER__SIZE, 0x00000020
 1460              	.set CYREG_USBPD_TX_MEM_DATA0, 0x400a0010
 1461              	.set CYFLD_USBPD_DATA__OFFSET, 0x00000000
 1462              	.set CYFLD_USBPD_DATA__SIZE, 0x00000020
 1463              	.set CYREG_USBPD_TX_MEM_DATA1, 0x400a0014
 1464              	.set CYREG_USBPD_TX_MEM_DATA2, 0x400a0018
 1465              	.set CYREG_USBPD_TX_MEM_DATA3, 0x400a001c
 1466              	.set CYREG_USBPD_TX_MEM_DATA4, 0x400a0020
 1467              	.set CYREG_USBPD_TX_MEM_DATA5, 0x400a0024
 1468              	.set CYREG_USBPD_TX_MEM_DATA6, 0x400a0028
 1469              	.set CYREG_USBPD_TX_MEM_DATA7, 0x400a002c
 1470              	.set CYREG_USBPD_TX_MEM_DATA8, 0x400a0030
 1471              	.set CYREG_USBPD_TX_MEM_DATA9, 0x400a0034
 1472              	.set CYREG_USBPD_TX_MEM_DATA10, 0x400a0038
 1473              	.set CYREG_USBPD_TX_MEM_DATA11, 0x400a003c
 1474              	.set CYREG_USBPD_TX_MEM_DATA12, 0x400a0040
 1475              	.set CYREG_USBPD_TX_MEM_DATA13, 0x400a0044
 1476              	.set CYREG_USBPD_TX_MEM_DATA14, 0x400a0048
 1477              	.set CYREG_USBPD_TX_MEM_DATA15, 0x400a004c
 1478              	.set CYREG_USBPD_RX_HEADER, 0x400a005c
 1479              	.set CYFLD_USBPD_RX_HEADER__OFFSET, 0x00000000
 1480              	.set CYFLD_USBPD_RX_HEADER__SIZE, 0x00000020
 1481              	.set CYREG_USBPD_RX_MEM_DATA0, 0x400a0060
 1482              	.set CYREG_USBPD_RX_MEM_DATA1, 0x400a0064
 1483              	.set CYREG_USBPD_RX_MEM_DATA2, 0x400a0068
 1484              	.set CYREG_USBPD_RX_MEM_DATA3, 0x400a006c
 1485              	.set CYREG_USBPD_RX_MEM_DATA4, 0x400a0070
 1486              	.set CYREG_USBPD_RX_MEM_DATA5, 0x400a0074
 1487              	.set CYREG_USBPD_RX_MEM_DATA6, 0x400a0078
 1488              	.set CYREG_USBPD_RX_MEM_DATA7, 0x400a007c
 1489              	.set CYREG_USBPD_RX_MEM_DATA8, 0x400a0080
 1490              	.set CYREG_USBPD_RX_MEM_DATA9, 0x400a0084
 1491              	.set CYREG_USBPD_RX_MEM_DATA10, 0x400a0088
 1492              	.set CYREG_USBPD_RX_MEM_DATA11, 0x400a008c
 1493              	.set CYREG_USBPD_RX_MEM_DATA12, 0x400a0090
 1494              	.set CYREG_USBPD_RX_MEM_DATA13, 0x400a0094
 1495              	.set CYREG_USBPD_RX_MEM_DATA14, 0x400a0098
 1496              	.set CYREG_USBPD_RX_MEM_DATA15, 0x400a009c
 1497              	.set CYREG_USBPD_SRAM_PTR, 0x400a00a0
 1498              	.set CYFLD_USBPD_TX_FUNC_RD_PTR__OFFSET, 0x00000000
 1499              	.set CYFLD_USBPD_TX_FUNC_RD_PTR__SIZE, 0x00000005
 1500              	.set CYFLD_USBPD_RX_FUNC_WR_PTR__OFFSET, 0x00000008
 1501              	.set CYFLD_USBPD_RX_FUNC_WR_PTR__SIZE, 0x00000005
 1502              	.set CYFLD_USBPD_RX_ODD_LENGTH__OFFSET, 0x0000000d
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 28


 1503              	.set CYFLD_USBPD_RX_ODD_LENGTH__SIZE, 0x00000001
 1504              	.set CYREG_USBPD_STATUS, 0x400a00a4
 1505              	.set CYFLD_USBPD_RX_BUSY__OFFSET, 0x00000000
 1506              	.set CYFLD_USBPD_RX_BUSY__SIZE, 0x00000001
 1507              	.set CYFLD_USBPD_TX_BUSY__OFFSET, 0x00000001
 1508              	.set CYFLD_USBPD_TX_BUSY__SIZE, 0x00000001
 1509              	.set CYFLD_USBPD_CC_DATA_VALID__OFFSET, 0x00000002
 1510              	.set CYFLD_USBPD_CC_DATA_VALID__SIZE, 0x00000001
 1511              	.set CYFLD_USBPD_SOP_TYPE_DETECTED__OFFSET, 0x00000003
 1512              	.set CYFLD_USBPD_SOP_TYPE_DETECTED__SIZE, 0x00000003
 1513              	.set CYVAL_USBPD_SOP_TYPE_DETECTED_NO_SOP_RCVD, 0x00000000
 1514              	.set CYVAL_USBPD_SOP_TYPE_DETECTED_DEFAULT_SOP_RCVD, 0x00000001
 1515              	.set CYVAL_USBPD_SOP_TYPE_DETECTED_PRIME_SOP_RCVD, 0x00000002
 1516              	.set CYVAL_USBPD_SOP_TYPE_DETECTED_DBL_PRIME_SOP_RCVD, 0x00000003
 1517              	.set CYVAL_USBPD_SOP_TYPE_DETECTED_DBG_PRIME_SOP_RCVD, 0x00000004
 1518              	.set CYVAL_USBPD_SOP_TYPE_DETECTED_DBG_DBL_PRIME_SOP_RCVD, 0x00000005
 1519              	.set CYFLD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED__OFFSET, 0x00000006
 1520              	.set CYFLD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED__SIZE, 0x00000003
 1521              	.set CYVAL_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_NO_SOP_GOODCRC_RCVD, 0x00000000
 1522              	.set CYVAL_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DEFAULT_SOP_GOODCRC_RCVD, 0x00000001
 1523              	.set CYVAL_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_PRIME_SOP_GOODCRC_RCVD, 0x00000002
 1524              	.set CYVAL_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DBL_PRIME_SOP_GOODCRC_RCVD, 0x00000003
 1525              	.set CYVAL_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DBG_PRIME_SOP_GOODCRC_RCVD, 0x00000004
 1526              	.set CYVAL_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DBG_DBL_PRIME_SOP_GOODCRC_RCVD, 0x00000005
 1527              	.set CYFLD_USBPD_RST_TYPE_DET__OFFSET, 0x00000009
 1528              	.set CYFLD_USBPD_RST_TYPE_DET__SIZE, 0x00000003
 1529              	.set CYVAL_USBPD_RST_TYPE_DET_RESERVED_RESET, 0x00000000
 1530              	.set CYVAL_USBPD_RST_TYPE_DET_HARD_RESET_RCVD, 0x00000001
 1531              	.set CYVAL_USBPD_RST_TYPE_DET_CABLE_RESET_RCVD, 0x00000002
 1532              	.set CYFLD_USBPD_VCMP_FS__OFFSET, 0x0000000c
 1533              	.set CYFLD_USBPD_VCMP_FS__SIZE, 0x00000001
 1534              	.set CYFLD_USBPD_SENDING_GOODCRC_MSG__OFFSET, 0x0000000d
 1535              	.set CYFLD_USBPD_SENDING_GOODCRC_MSG__SIZE, 0x00000001
 1536              	.set CYFLD_USBPD_RP_RD_STATUS__OFFSET, 0x0000000e
 1537              	.set CYFLD_USBPD_RP_RD_STATUS__SIZE, 0x00000001
 1538              	.set CYREG_USBPD_RX_SOP_GOOD_CRC_EN_CTRL, 0x400a00a8
 1539              	.set CYFLD_USBPD_SEND_GOOD_CRC_BAD_EOP__OFFSET, 0x00000000
 1540              	.set CYFLD_USBPD_SEND_GOOD_CRC_BAD_EOP__SIZE, 0x00000001
 1541              	.set CYFLD_USBPD_SEND_GOOD_CRC_BAD_KCHAR__OFFSET, 0x00000001
 1542              	.set CYFLD_USBPD_SEND_GOOD_CRC_BAD_KCHAR__SIZE, 0x00000001
 1543              	.set CYFLD_USBPD_SEND_GOOD_CRC_SRAM_OVERFLOW__OFFSET, 0x00000002
 1544              	.set CYFLD_USBPD_SEND_GOOD_CRC_SRAM_OVERFLOW__SIZE, 0x00000001
 1545              	.set CYREG_USBPD_RX_EXPECT_GOODCRC_MSG, 0x400a00ac
 1546              	.set CYFLD_USBPD_EXPECTED_HEADER__OFFSET, 0x00000000
 1547              	.set CYFLD_USBPD_EXPECTED_HEADER__SIZE, 0x00000010
 1548              	.set CYFLD_USBPD_EXPECTED_SOP__OFFSET, 0x00000010
 1549              	.set CYFLD_USBPD_EXPECTED_SOP__SIZE, 0x00000003
 1550              	.set CYVAL_USBPD_EXPECTED_SOP_EXP_RESERVED, 0x00000000
 1551              	.set CYVAL_USBPD_EXPECTED_SOP_EXP_DEFAULT_SOP_RCVD, 0x00000001
 1552              	.set CYVAL_USBPD_EXPECTED_SOP_EXP_PRIME_SOP_RCVD, 0x00000002
 1553              	.set CYVAL_USBPD_EXPECTED_SOP_EXP_DBL_PRIME_SOP_RCVD, 0x00000003
 1554              	.set CYVAL_USBPD_EXPECTED_SOP_EXP_DBG_PRIME_SOP_RCVD, 0x00000004
 1555              	.set CYVAL_USBPD_EXPECTED_SOP_EXP_DBG_DBL_PRIME_SOP_RCVD, 0x00000005
 1556              	.set CYFLD_USBPD_DISABLE_RX_CRC_TIMER__OFFSET, 0x00000013
 1557              	.set CYFLD_USBPD_DISABLE_RX_CRC_TIMER__SIZE, 0x00000001
 1558              	.set CYREG_USBPD_RX_GOODCRC_MSG, 0x400a00b0
 1559              	.set CYFLD_USBPD_HEADER__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 29


 1560              	.set CYFLD_USBPD_HEADER__SIZE, 0x00000010
 1561              	.set CYREG_USBPD_RX_CC_0_CFG, 0x400a00b4
 1562              	.set CYFLD_USBPD_RX_CNT_MAX__OFFSET, 0x00000000
 1563              	.set CYFLD_USBPD_RX_CNT_MAX__SIZE, 0x00000008
 1564              	.set CYFLD_USBPD_RX_UI_BOUNDARY_DELTA__OFFSET, 0x00000008
 1565              	.set CYFLD_USBPD_RX_UI_BOUNDARY_DELTA__SIZE, 0x00000006
 1566              	.set CYREG_USBPD_RX_CC_1_CFG, 0x400a00b8
 1567              	.set CYFLD_USBPD_DELAY_VALID_COUNT__OFFSET, 0x00000010
 1568              	.set CYFLD_USBPD_DELAY_VALID_COUNT__SIZE, 0x00000004
 1569              	.set CYREG_USBPD_RX_ORDER_SET_CTRL, 0x400a00bc
 1570              	.set CYFLD_USBPD_SOP_CMP_OPT__OFFSET, 0x00000000
 1571              	.set CYFLD_USBPD_SOP_CMP_OPT__SIZE, 0x00000001
 1572              	.set CYFLD_USBPD_RST_CMP_OPT__OFFSET, 0x00000001
 1573              	.set CYFLD_USBPD_RST_CMP_OPT__SIZE, 0x00000001
 1574              	.set CYFLD_USBPD_PREAMBLE_SOP_EN__OFFSET, 0x00000002
 1575              	.set CYFLD_USBPD_PREAMBLE_SOP_EN__SIZE, 0x00000001
 1576              	.set CYFLD_USBPD_PREAMBLE_RST_EN__OFFSET, 0x00000003
 1577              	.set CYFLD_USBPD_PREAMBLE_RST_EN__SIZE, 0x00000001
 1578              	.set CYFLD_USBPD_SOP_RST_EN__OFFSET, 0x00000008
 1579              	.set CYFLD_USBPD_SOP_RST_EN__SIZE, 0x00000007
 1580              	.set CYVAL_USBPD_SOP_RST_EN_EN_DEFAULT_SOP_DET, 0x00000001
 1581              	.set CYVAL_USBPD_SOP_RST_EN_EN_PRIME_SOP_DET, 0x00000002
 1582              	.set CYVAL_USBPD_SOP_RST_EN_EN_DBL_PRIME_SOP_DET, 0x00000004
 1583              	.set CYVAL_USBPD_SOP_RST_EN_EN_DEBUG_PRIME_SOP_DET, 0x00000008
 1584              	.set CYVAL_USBPD_SOP_RST_EN_EN_DEBUG_DBL_PRIME_DET, 0x00000010
 1585              	.set CYVAL_USBPD_SOP_RST_EN_EN_RX_CABLE_RESET_DET, 0x00000020
 1586              	.set CYVAL_USBPD_SOP_RST_EN_EN_RX_HARD_RESET_DET, 0x00000040
 1587              	.set CYREG_USBPD_TX_GOODCRC_MSG_ORDER_SET, 0x400a00c0
 1588              	.set CYFLD_USBPD_TX_GOODCRC_OS__OFFSET, 0x00000000
 1589              	.set CYFLD_USBPD_TX_GOODCRC_OS__SIZE, 0x00000020
 1590              	.set CYREG_USBPD_TX_CTRL, 0x400a00c4
 1591              	.set CYFLD_USBPD_GOODCRC_MSG_BITS__OFFSET, 0x00000000
 1592              	.set CYFLD_USBPD_GOODCRC_MSG_BITS__SIZE, 0x00000010
 1593              	.set CYFLD_USBPD_EN_TX_BIST_CM2__OFFSET, 0x00000010
 1594              	.set CYFLD_USBPD_EN_TX_BIST_CM2__SIZE, 0x00000001
 1595              	.set CYFLD_USBPD_TX_GO__OFFSET, 0x00000011
 1596              	.set CYFLD_USBPD_TX_GO__SIZE, 0x00000001
 1597              	.set CYFLD_USBPD_TX_SEND_RST__OFFSET, 0x00000012
 1598              	.set CYFLD_USBPD_TX_SEND_RST__SIZE, 0x00000001
 1599              	.set CYFLD_USBPD_TX_RETRY_ENABLE__OFFSET, 0x00000013
 1600              	.set CYFLD_USBPD_TX_RETRY_ENABLE__SIZE, 0x00000001
 1601              	.set CYFLD_USBPD_TX_REG_EN__OFFSET, 0x00000014
 1602              	.set CYFLD_USBPD_TX_REG_EN__SIZE, 0x00000001
 1603              	.set CYFLD_USBPD_TX_REG_CFG__OFFSET, 0x00000015
 1604              	.set CYFLD_USBPD_TX_REG_CFG__SIZE, 0x00000001
 1605              	.set CYFLD_USBPD_TX_REG_TIMER__OFFSET, 0x00000018
 1606              	.set CYFLD_USBPD_TX_REG_TIMER__SIZE, 0x00000006
 1607              	.set CYFLD_USBPD_TX_CORRUPT_CRC_ON_UNDER_FLOW__OFFSET, 0x0000001f
 1608              	.set CYFLD_USBPD_TX_CORRUPT_CRC_ON_UNDER_FLOW__SIZE, 0x00000001
 1609              	.set CYREG_USBPD_TX_SOP_ORDER_SET, 0x400a00c8
 1610              	.set CYFLD_USBPD_TX_SOP_OS__OFFSET, 0x00000000
 1611              	.set CYFLD_USBPD_TX_SOP_OS__SIZE, 0x00000014
 1612              	.set CYREG_USBPD_TX_HARD_CABLE_ORDER_SET, 0x400a00cc
 1613              	.set CYFLD_USBPD_TX_RESET_OS__OFFSET, 0x00000000
 1614              	.set CYFLD_USBPD_TX_RESET_OS__SIZE, 0x00000014
 1615              	.set CYREG_USBPD_CRC_COUNTER, 0x400a00d0
 1616              	.set CYFLD_USBPD_CRC_COUNTER__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 30


 1617              	.set CYFLD_USBPD_CRC_COUNTER__SIZE, 0x00000010
 1618              	.set CYREG_USBPD_INTER_PACKET_COUNTER, 0x400a00d4
 1619              	.set CYFLD_USBPD_BUS_IDLE_CNT__OFFSET, 0x00000000
 1620              	.set CYFLD_USBPD_BUS_IDLE_CNT__SIZE, 0x0000000b
 1621              	.set CYFLD_USBPD_IDLE_COUNTER__OFFSET, 0x0000000b
 1622              	.set CYFLD_USBPD_IDLE_COUNTER__SIZE, 0x0000000a
 1623              	.set CYFLD_USBPD_IFG_COUNTER__OFFSET, 0x00000015
 1624              	.set CYFLD_USBPD_IFG_COUNTER__SIZE, 0x0000000b
 1625              	.set CYREG_USBPD_TIMER_TRIGGER, 0x400a00d8
 1626              	.set CYFLD_USBPD_EN_TRIGGER0__OFFSET, 0x00000000
 1627              	.set CYFLD_USBPD_EN_TRIGGER0__SIZE, 0x00000001
 1628              	.set CYFLD_USBPD_EN_TRIGGER1__OFFSET, 0x00000001
 1629              	.set CYFLD_USBPD_EN_TRIGGER1__SIZE, 0x00000001
 1630              	.set CYFLD_USBPD_EN_TRIGGER2__OFFSET, 0x00000002
 1631              	.set CYFLD_USBPD_EN_TRIGGER2__SIZE, 0x00000001
 1632              	.set CYFLD_USBPD_EN_TRIGGER3__OFFSET, 0x00000003
 1633              	.set CYFLD_USBPD_EN_TRIGGER3__SIZE, 0x00000001
 1634              	.set CYFLD_USBPD_EN_TRIGGER4__OFFSET, 0x00000004
 1635              	.set CYFLD_USBPD_EN_TRIGGER4__SIZE, 0x00000001
 1636              	.set CYFLD_USBPD_EN_TRIGGER5__OFFSET, 0x00000005
 1637              	.set CYFLD_USBPD_EN_TRIGGER5__SIZE, 0x00000001
 1638              	.set CYFLD_USBPD_EN_TRIGGER6__OFFSET, 0x00000006
 1639              	.set CYFLD_USBPD_EN_TRIGGER6__SIZE, 0x00000001
 1640              	.set CYREG_USBPD_DEBUG_CTRL, 0x400a00dc
 1641              	.set CYFLD_USBPD_RESET_RX__OFFSET, 0x00000000
 1642              	.set CYFLD_USBPD_RESET_RX__SIZE, 0x00000001
 1643              	.set CYFLD_USBPD_RX_MSG_CAL_STATE__OFFSET, 0x00000001
 1644              	.set CYFLD_USBPD_RX_MSG_CAL_STATE__SIZE, 0x00000003
 1645              	.set CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_IDLE, 0x00000000
 1646              	.set CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_PRE_HDR, 0x00000001
 1647              	.set CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_HDR, 0x00000002
 1648              	.set CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_DATA, 0x00000003
 1649              	.set CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_CRC, 0x00000004
 1650              	.set CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_EOP, 0x00000005
 1651              	.set CYVAL_USBPD_RX_MSG_CAL_STATE_MSGSM_STAT, 0x00000006
 1652              	.set CYFLD_USBPD_RESET_TX__OFFSET, 0x00000008
 1653              	.set CYFLD_USBPD_RESET_TX__SIZE, 0x00000001
 1654              	.set CYFLD_USBPD_TX_MSG_STATE__OFFSET, 0x00000009
 1655              	.set CYFLD_USBPD_TX_MSG_STATE__SIZE, 0x00000003
 1656              	.set CYVAL_USBPD_TX_MSG_STATE_MSG_IDLE, 0x00000000
 1657              	.set CYVAL_USBPD_TX_MSG_STATE_MSG_CAL, 0x00000001
 1658              	.set CYVAL_USBPD_TX_MSG_STATE_MSG_SYN, 0x00000002
 1659              	.set CYVAL_USBPD_TX_MSG_STATE_MSG_DOBJ, 0x00000003
 1660              	.set CYVAL_USBPD_TX_MSG_STATE_MSG_CRC, 0x00000004
 1661              	.set CYVAL_USBPD_TX_MSG_STATE_MSG_EOP, 0x00000005
 1662              	.set CYVAL_USBPD_TX_MSG_STATE_MSG_RST, 0x00000006
 1663              	.set CYVAL_USBPD_TX_MSG_STATE_MSG_BIDLE, 0x00000007
 1664              	.set CYFLD_USBPD_TX_SRC_SEL_STATE__OFFSET, 0x0000000d
 1665              	.set CYFLD_USBPD_TX_SRC_SEL_STATE__SIZE, 0x00000003
 1666              	.set CYVAL_USBPD_TX_SRC_SEL_STATE_IDLE_SEL, 0x00000000
 1667              	.set CYVAL_USBPD_TX_SRC_SEL_STATE_CAL_SEL, 0x00000001
 1668              	.set CYVAL_USBPD_TX_SRC_SEL_STATE_SYN_SEL, 0x00000002
 1669              	.set CYVAL_USBPD_TX_SRC_SEL_STATE_KCHAR_SEL, 0x00000003
 1670              	.set CYVAL_USBPD_TX_SRC_SEL_STATE_EOP_SEL, 0x00000004
 1671              	.set CYVAL_USBPD_TX_SRC_SEL_STATE_RST_SEL, 0x00000005
 1672              	.set CYFLD_USBPD_TX_PREAMBLE_CNT__OFFSET, 0x00000010
 1673              	.set CYFLD_USBPD_TX_PREAMBLE_CNT__SIZE, 0x00000006
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 31


 1674              	.set CYFLD_USBPD_EOP_VALUE__OFFSET, 0x00000016
 1675              	.set CYFLD_USBPD_EOP_VALUE__SIZE, 0x00000005
 1676              	.set CYFLD_USBPD_ENABLE_EXIT_ON_EOP__OFFSET, 0x0000001b
 1677              	.set CYFLD_USBPD_ENABLE_EXIT_ON_EOP__SIZE, 0x00000001
 1678              	.set CYREG_USBPD_DEBUG_CC_0, 0x400a00e0
 1679              	.set CYFLD_USBPD_TX_FIRST_BIT_LEVEL__OFFSET, 0x00000000
 1680              	.set CYFLD_USBPD_TX_FIRST_BIT_LEVEL__SIZE, 0x00000001
 1681              	.set CYFLD_USBPD_LOOP_BACK_NO_BMC__OFFSET, 0x00000001
 1682              	.set CYFLD_USBPD_LOOP_BACK_NO_BMC__SIZE, 0x00000001
 1683              	.set CYFLD_USBPD_LOOP_BACK_WITH_BMC__OFFSET, 0x00000002
 1684              	.set CYFLD_USBPD_LOOP_BACK_WITH_BMC__SIZE, 0x00000001
 1685              	.set CYFLD_USBPD_EXT_LOOP_BACK__OFFSET, 0x00000003
 1686              	.set CYFLD_USBPD_EXT_LOOP_BACK__SIZE, 0x00000001
 1687              	.set CYFLD_USBPD_RX_CLEAR__OFFSET, 0x00000004
 1688              	.set CYFLD_USBPD_RX_CLEAR__SIZE, 0x00000001
 1689              	.set CYFLD_USBPD_TX_CLEAR__OFFSET, 0x00000005
 1690              	.set CYFLD_USBPD_TX_CLEAR__SIZE, 0x00000001
 1691              	.set CYFLD_USBPD_TX_CC_DRIVE_SRC__OFFSET, 0x00000006
 1692              	.set CYFLD_USBPD_TX_CC_DRIVE_SRC__SIZE, 0x00000001
 1693              	.set CYFLD_USBPD_TX_CC_DATA__OFFSET, 0x00000007
 1694              	.set CYFLD_USBPD_TX_CC_DATA__SIZE, 0x00000001
 1695              	.set CYFLD_USBPD_DEBUG_SEL__OFFSET, 0x00000008
 1696              	.set CYFLD_USBPD_DEBUG_SEL__SIZE, 0x00000005
 1697              	.set CYFLD_USBPD_RX_CC_DATA_VALID_DIS__OFFSET, 0x0000000d
 1698              	.set CYFLD_USBPD_RX_CC_DATA_VALID_DIS__SIZE, 0x00000001
 1699              	.set CYFLD_USBPD_DEBUG_OUT__OFFSET, 0x00000014
 1700              	.set CYFLD_USBPD_DEBUG_OUT__SIZE, 0x00000008
 1701              	.set CYFLD_USBPD_IREF_SEL__OFFSET, 0x0000001c
 1702              	.set CYFLD_USBPD_IREF_SEL__SIZE, 0x00000001
 1703              	.set CYFLD_USBPD_DISABLE_BIST_EOP__OFFSET, 0x0000001d
 1704              	.set CYFLD_USBPD_DISABLE_BIST_EOP__SIZE, 0x00000001
 1705              	.set CYFLD_USBPD_VBUS_C_SWAP_SOURCE_SEL__OFFSET, 0x0000001e
 1706              	.set CYFLD_USBPD_VBUS_C_SWAP_SOURCE_SEL__SIZE, 0x00000001
 1707              	.set CYFLD_USBPD_VBUS_P_SWAP_SOURCE_SEL__OFFSET, 0x0000001f
 1708              	.set CYFLD_USBPD_VBUS_P_SWAP_SOURCE_SEL__SIZE, 0x00000001
 1709              	.set CYREG_USBPD_DEBUG_CC_1, 0x400a00e4
 1710              	.set CYFLD_USBPD_NUM_PREAMBLE_AVG__OFFSET, 0x00000000
 1711              	.set CYFLD_USBPD_NUM_PREAMBLE_AVG__SIZE, 0x00000003
 1712              	.set CYVAL_USBPD_NUM_PREAMBLE_AVG_FOUR_PREAM_AVG0, 0x00000000
 1713              	.set CYVAL_USBPD_NUM_PREAMBLE_AVG_FOUR_PREAM_AVG1, 0x00000001
 1714              	.set CYVAL_USBPD_NUM_PREAMBLE_AVG_FOUR_PREAM_AVG2, 0x00000002
 1715              	.set CYVAL_USBPD_NUM_PREAMBLE_AVG_EIGHT_PREAM_AVG, 0x00000003
 1716              	.set CYVAL_USBPD_NUM_PREAMBLE_AVG_SIXTEEN_PREAM_AVG, 0x00000004
 1717              	.set CYVAL_USBPD_NUM_PREAMBLE_AVG_THIRTY_TWO_PREAM_AVG, 0x00000005
 1718              	.set CYVAL_USBPD_NUM_PREAMBLE_AVG_RESERVED6_PREAM_AVG, 0x00000006
 1719              	.set CYVAL_USBPD_NUM_PREAMBLE_AVG_RESERVED7_PREAM_AVG, 0x00000007
 1720              	.set CYFLD_USBPD_NUM_TRANS_AVG__OFFSET, 0x00000003
 1721              	.set CYFLD_USBPD_NUM_TRANS_AVG__SIZE, 0x00000006
 1722              	.set CYFLD_USBPD_RX_DISABLE_AUTO_ADJ__OFFSET, 0x00000009
 1723              	.set CYFLD_USBPD_RX_DISABLE_AUTO_ADJ__SIZE, 0x00000001
 1724              	.set CYFLD_USBPD_RX_UI_PERIOD__OFFSET, 0x0000000a
 1725              	.set CYFLD_USBPD_RX_UI_PERIOD__SIZE, 0x00000008
 1726              	.set CYFLD_USBPD_TX_STATE_RST__OFFSET, 0x00000012
 1727              	.set CYFLD_USBPD_TX_STATE_RST__SIZE, 0x00000001
 1728              	.set CYFLD_USBPD_PFET300_PULLDN_EN_CC1__OFFSET, 0x00000013
 1729              	.set CYFLD_USBPD_PFET300_PULLDN_EN_CC1__SIZE, 0x00000001
 1730              	.set CYFLD_USBPD_PFET300_PULLDN_EN_CC2__OFFSET, 0x00000014
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 32


 1731              	.set CYFLD_USBPD_PFET300_PULLDN_EN_CC2__SIZE, 0x00000001
 1732              	.set CYFLD_USBPD_CC1_PULLDN_CFG__OFFSET, 0x00000015
 1733              	.set CYFLD_USBPD_CC1_PULLDN_CFG__SIZE, 0x00000001
 1734              	.set CYFLD_USBPD_CC2_PULLDN_CFG__OFFSET, 0x00000016
 1735              	.set CYFLD_USBPD_CC2_PULLDN_CFG__SIZE, 0x00000001
 1736              	.set CYFLD_USBPD_SWAPT_TO_CC1_EN__OFFSET, 0x00000017
 1737              	.set CYFLD_USBPD_SWAPT_TO_CC1_EN__SIZE, 0x00000001
 1738              	.set CYFLD_USBPD_SWAPT_TO_CC2_EN__OFFSET, 0x00000018
 1739              	.set CYFLD_USBPD_SWAPT_TO_CC2_EN__SIZE, 0x00000001
 1740              	.set CYFLD_USBPD_INC_EXT_CHUNK_HDR_COUNT__OFFSET, 0x00000019
 1741              	.set CYFLD_USBPD_INC_EXT_CHUNK_HDR_COUNT__SIZE, 0x00000001
 1742              	.set CYFLD_USBPD_STOP_TX_ON_SWAP__OFFSET, 0x0000001a
 1743              	.set CYFLD_USBPD_STOP_TX_ON_SWAP__SIZE, 0x00000001
 1744              	.set CYFLD_USBPD_RX_EOP_BASED_EN__OFFSET, 0x0000001b
 1745              	.set CYFLD_USBPD_RX_EOP_BASED_EN__SIZE, 0x00000001
 1746              	.set CYFLD_USBPD_DIS_CC_LAST_BIT_EN__OFFSET, 0x0000001c
 1747              	.set CYFLD_USBPD_DIS_CC_LAST_BIT_EN__SIZE, 0x00000001
 1748              	.set CYFLD_USBPD_EN_CRC_COLL_GO_CLR__OFFSET, 0x0000001d
 1749              	.set CYFLD_USBPD_EN_CRC_COLL_GO_CLR__SIZE, 0x00000001
 1750              	.set CYREG_USBPD_DEBUG_CC_2, 0x400a00e8
 1751              	.set CYFLD_USBPD_RX_DELTA_POLARITY__OFFSET, 0x00000000
 1752              	.set CYFLD_USBPD_RX_DELTA_POLARITY__SIZE, 0x00000001
 1753              	.set CYFLD_USBPD_DIS_CC_MON_AUTO_CRC__OFFSET, 0x00000001
 1754              	.set CYFLD_USBPD_DIS_CC_MON_AUTO_CRC__SIZE, 0x00000001
 1755              	.set CYFLD_USBPD_RESET_RX_ON_EOP__OFFSET, 0x00000002
 1756              	.set CYFLD_USBPD_RESET_RX_ON_EOP__SIZE, 0x00000001
 1757              	.set CYFLD_USBPD_RX_IGNR_TRANS_NUM__OFFSET, 0x00000006
 1758              	.set CYFLD_USBPD_RX_IGNR_TRANS_NUM__SIZE, 0x00000006
 1759              	.set CYFLD_USBPD_EXPECTED_HEADER_MASK__OFFSET, 0x00000010
 1760              	.set CYFLD_USBPD_EXPECTED_HEADER_MASK__SIZE, 0x00000010
 1761              	.set CYREG_USBPD_HPD_CTRL1, 0x400a00ec
 1762              	.set CYFLD_USBPD_IRQ_MIN__OFFSET, 0x00000000
 1763              	.set CYFLD_USBPD_IRQ_MIN__SIZE, 0x0000000c
 1764              	.set CYFLD_USBPD_IRQ_MAX__OFFSET, 0x0000000c
 1765              	.set CYFLD_USBPD_IRQ_MAX__SIZE, 0x0000000c
 1766              	.set CYFLD_USBPD_FLUSH_QUEUE__OFFSET, 0x00000018
 1767              	.set CYFLD_USBPD_FLUSH_QUEUE__SIZE, 0x00000001
 1768              	.set CYFLD_USBPD_LOOPBACK_EN__OFFSET, 0x0000001e
 1769              	.set CYFLD_USBPD_LOOPBACK_EN__SIZE, 0x00000001
 1770              	.set CYFLD_USBPD_RESET_HPD_STATE__OFFSET, 0x0000001f
 1771              	.set CYFLD_USBPD_RESET_HPD_STATE__SIZE, 0x00000001
 1772              	.set CYREG_USBPD_HPD_CTRL2, 0x400a00f0
 1773              	.set CYFLD_USBPD_GLITCH_WIDTH_HIGH__OFFSET, 0x00000000
 1774              	.set CYFLD_USBPD_GLITCH_WIDTH_HIGH__SIZE, 0x0000000c
 1775              	.set CYFLD_USBPD_GLITCH_WIDTH_LOW__OFFSET, 0x0000000c
 1776              	.set CYFLD_USBPD_GLITCH_WIDTH_LOW__SIZE, 0x0000000c
 1777              	.set CYREG_USBPD_HPD_CTRL3, 0x400a00f4
 1778              	.set CYFLD_USBPD_STABLE_HIGH__OFFSET, 0x00000000
 1779              	.set CYFLD_USBPD_STABLE_HIGH__SIZE, 0x0000000c
 1780              	.set CYFLD_USBPD_STABLE_LOW__OFFSET, 0x0000000c
 1781              	.set CYFLD_USBPD_STABLE_LOW__SIZE, 0x0000000c
 1782              	.set CYREG_USBPD_HPD_CTRL4, 0x400a00f8
 1783              	.set CYFLD_USBPD_IRQ_SPACING__OFFSET, 0x00000000
 1784              	.set CYFLD_USBPD_IRQ_SPACING__SIZE, 0x0000000c
 1785              	.set CYREG_USBPD_HPD_CTRL5, 0x400a00fc
 1786              	.set CYFLD_USBPD_LONG_HIGH__OFFSET, 0x00000000
 1787              	.set CYFLD_USBPD_LONG_HIGH__SIZE, 0x00000010
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 33


 1788              	.set CYFLD_USBPD_LONG_LOW__OFFSET, 0x00000010
 1789              	.set CYFLD_USBPD_LONG_LOW__SIZE, 0x00000010
 1790              	.set CYREG_USBPD_HPD_QUEUE, 0x400a0100
 1791              	.set CYFLD_USBPD_DATA_OUT__OFFSET, 0x00000000
 1792              	.set CYFLD_USBPD_DATA_OUT__SIZE, 0x00000008
 1793              	.set CYREG_USBPD_HPDT_CTRL1, 0x400a0104
 1794              	.set CYFLD_USBPD_IRQ_WIDTH__OFFSET, 0x00000000
 1795              	.set CYFLD_USBPD_IRQ_WIDTH__SIZE, 0x0000000c
 1796              	.set CYFLD_USBPD_SET_IRQ_DELAY__OFFSET, 0x0000000c
 1797              	.set CYFLD_USBPD_SET_IRQ_DELAY__SIZE, 0x0000000c
 1798              	.set CYFLD_USBPD_DEFAULT_LEVEL__OFFSET, 0x00000018
 1799              	.set CYFLD_USBPD_DEFAULT_LEVEL__SIZE, 0x00000001
 1800              	.set CYFLD_USBPD_DATA_SOURCE_SELECT__OFFSET, 0x00000019
 1801              	.set CYFLD_USBPD_DATA_SOURCE_SELECT__SIZE, 0x00000001
 1802              	.set CYFLD_USBPD_DATA_SOURCE__OFFSET, 0x0000001a
 1803              	.set CYFLD_USBPD_DATA_SOURCE__SIZE, 0x00000001
 1804              	.set CYFLD_USBPD_COMMAND__OFFSET, 0x0000001b
 1805              	.set CYFLD_USBPD_COMMAND__SIZE, 0x00000002
 1806              	.set CYFLD_USBPD_COMMAND_START__OFFSET, 0x0000001d
 1807              	.set CYFLD_USBPD_COMMAND_START__SIZE, 0x00000001
 1808              	.set CYFLD_USBPD_RESET_HPDT_STATE__OFFSET, 0x0000001e
 1809              	.set CYFLD_USBPD_RESET_HPDT_STATE__SIZE, 0x00000001
 1810              	.set CYREG_USBPD_HPDT_CTRL2, 0x400a0108
 1811              	.set CYFLD_USBPD_SET_LOW_DELAY__OFFSET, 0x00000000
 1812              	.set CYFLD_USBPD_SET_LOW_DELAY__SIZE, 0x0000000c
 1813              	.set CYFLD_USBPD_SET_HIGH_DELAY__OFFSET, 0x0000000c
 1814              	.set CYFLD_USBPD_SET_HIGH_DELAY__SIZE, 0x0000000c
 1815              	.set CYFLD_USBPD_DEFAULT_OE__OFFSET, 0x00000018
 1816              	.set CYFLD_USBPD_DEFAULT_OE__SIZE, 0x00000001
 1817              	.set CYFLD_USBPD_OE_SOURCE_SELECT__OFFSET, 0x00000019
 1818              	.set CYFLD_USBPD_OE_SOURCE_SELECT__SIZE, 0x00000001
 1819              	.set CYFLD_USBPD_HPDT_DEBUG_SEL__OFFSET, 0x0000001a
 1820              	.set CYFLD_USBPD_HPDT_DEBUG_SEL__SIZE, 0x00000002
 1821              	.set CYFLD_USBPD_HPDT_DEBUG_OUT__OFFSET, 0x0000001c
 1822              	.set CYFLD_USBPD_HPDT_DEBUG_OUT__SIZE, 0x00000004
 1823              	.set CYREG_USBPD_SWAP_CTRL0, 0x400a010c
 1824              	.set CYFLD_USBPD_SWAPT_SOURCE_SEL__OFFSET, 0x00000000
 1825              	.set CYFLD_USBPD_SWAPT_SOURCE_SEL__SIZE, 0x00000002
 1826              	.set CYVAL_USBPD_SWAPT_SOURCE_SEL_CPU_SOURCE, 0x00000000
 1827              	.set CYVAL_USBPD_SWAPT_SOURCE_SEL_GPIO_SOURCE, 0x00000001
 1828              	.set CYVAL_USBPD_SWAPT_SOURCE_SEL_ADC1_CMP_OUT, 0x00000002
 1829              	.set CYVAL_USBPD_SWAPT_SOURCE_SEL_ADC2_CMP_OUT, 0x00000003
 1830              	.set CYFLD_USBPD_SWAPR_SOURCE_SEL__OFFSET, 0x00000002
 1831              	.set CYFLD_USBPD_SWAPR_SOURCE_SEL__SIZE, 0x00000004
 1832              	.set CYFLD_USBPD_SWAPT_POLARITY__OFFSET, 0x00000006
 1833              	.set CYFLD_USBPD_SWAPT_POLARITY__SIZE, 0x00000001
 1834              	.set CYFLD_USBPD_SWAPT_EN_CC1_PULLDN__OFFSET, 0x00000007
 1835              	.set CYFLD_USBPD_SWAPT_EN_CC1_PULLDN__SIZE, 0x00000001
 1836              	.set CYFLD_USBPD_SWAPT_EN_CC2_PULLDN__OFFSET, 0x00000008
 1837              	.set CYFLD_USBPD_SWAPT_EN_CC2_PULLDN__SIZE, 0x00000001
 1838              	.set CYFLD_USBPD_SWAPT_TO_GPIO1_EN__OFFSET, 0x00000009
 1839              	.set CYFLD_USBPD_SWAPT_TO_GPIO1_EN__SIZE, 0x00000001
 1840              	.set CYFLD_USBPD_SWAPT_TO_GPIO2_EN__OFFSET, 0x0000000a
 1841              	.set CYFLD_USBPD_SWAPT_TO_GPIO2_EN__SIZE, 0x00000001
 1842              	.set CYFLD_USBPD_RX_SWAP_SOURCE__OFFSET, 0x0000000b
 1843              	.set CYFLD_USBPD_RX_SWAP_SOURCE__SIZE, 0x00000002
 1844              	.set CYFLD_USBPD_CLR_RX_SWAP_DONE__OFFSET, 0x0000000d
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 34


 1845              	.set CYFLD_USBPD_CLR_RX_SWAP_DONE__SIZE, 0x00000001
 1846              	.set CYFLD_USBPD_SWAP_ENABLED__OFFSET, 0x0000001f
 1847              	.set CYFLD_USBPD_SWAP_ENABLED__SIZE, 0x00000001
 1848              	.set CYREG_USBPD_SWAP_CTRL1, 0x400a0110
 1849              	.set CYFLD_USBPD_PULSE_MIN__OFFSET, 0x00000000
 1850              	.set CYFLD_USBPD_PULSE_MIN__SIZE, 0x0000000c
 1851              	.set CYFLD_USBPD_PULSE_MAX__OFFSET, 0x0000000c
 1852              	.set CYFLD_USBPD_PULSE_MAX__SIZE, 0x0000000c
 1853              	.set CYFLD_USBPD_RESET_SWAP_STATE__OFFSET, 0x0000001f
 1854              	.set CYFLD_USBPD_RESET_SWAP_STATE__SIZE, 0x00000001
 1855              	.set CYREG_USBPD_SWAP_CTRL2, 0x400a0114
 1856              	.set CYREG_USBPD_SWAP_CTRL3, 0x400a0118
 1857              	.set CYREG_USBPD_SWAP_CTRL5, 0x400a011c
 1858              	.set CYREG_USBPD_SWAPT_CTRL1, 0x400a0120
 1859              	.set CYFLD_USBPD_RESET_SWAPT_STATE__OFFSET, 0x0000001e
 1860              	.set CYFLD_USBPD_RESET_SWAPT_STATE__SIZE, 0x00000001
 1861              	.set CYREG_USBPD_SWAPT_CTRL2, 0x400a0124
 1862              	.set CYFLD_USBPD_SWAPT_DEBUG_SEL__OFFSET, 0x0000001a
 1863              	.set CYFLD_USBPD_SWAPT_DEBUG_SEL__SIZE, 0x00000002
 1864              	.set CYFLD_USBPD_SWAPT_DEBUG_OUT__OFFSET, 0x0000001c
 1865              	.set CYFLD_USBPD_SWAPT_DEBUG_OUT__SIZE, 0x00000004
 1866              	.set CYREG_USBPD_BIT_EN_CNTR_CTRL, 0x400a0128
 1867              	.set CYFLD_USBPD_BIT_EN_CNTR__OFFSET, 0x00000000
 1868              	.set CYFLD_USBPD_BIT_EN_CNTR__SIZE, 0x0000000a
 1869              	.set CYFLD_USBPD_GEN_BIT_EN_CNTR__OFFSET, 0x00000010
 1870              	.set CYFLD_USBPD_GEN_BIT_EN_CNTR__SIZE, 0x00000005
 1871              	.set CYREG_USBPD_RP_RD_CFG1, 0x400a012c
 1872              	.set CYFLD_USBPD_START_TOGGLE__OFFSET, 0x00000000
 1873              	.set CYFLD_USBPD_START_TOGGLE__SIZE, 0x00000001
 1874              	.set CYFLD_USBPD_HW_RP_RD_AUTO_TOGGLE__OFFSET, 0x00000001
 1875              	.set CYFLD_USBPD_HW_RP_RD_AUTO_TOGGLE__SIZE, 0x00000001
 1876              	.set CYFLD_USBPD_TOGGLE_PERIOD__OFFSET, 0x00000002
 1877              	.set CYFLD_USBPD_TOGGLE_PERIOD__SIZE, 0x0000000d
 1878              	.set CYFLD_USBPD_BASE_HIGH_WIDTH__OFFSET, 0x0000000f
 1879              	.set CYFLD_USBPD_BASE_HIGH_WIDTH__SIZE, 0x0000000d
 1880              	.set CYFLD_USBPD_CONTINUE_PREV__OFFSET, 0x0000001c
 1881              	.set CYFLD_USBPD_CONTINUE_PREV__SIZE, 0x00000001
 1882              	.set CYFLD_USBPD_RESET_COUNT__OFFSET, 0x0000001d
 1883              	.set CYFLD_USBPD_RESET_COUNT__SIZE, 0x00000001
 1884              	.set CYREG_USBPD_RP_RD_CFG2, 0x400a0130
 1885              	.set CYFLD_USBPD_CC1_ATTACH_VALUE__OFFSET, 0x00000000
 1886              	.set CYFLD_USBPD_CC1_ATTACH_VALUE__SIZE, 0x00000001
 1887              	.set CYFLD_USBPD_CC2_ATTACH_VALUE__OFFSET, 0x00000001
 1888              	.set CYFLD_USBPD_CC2_ATTACH_VALUE__SIZE, 0x00000001
 1889              	.set CYFLD_USBPD_VBUS_DET_OVERRIDE__OFFSET, 0x00000002
 1890              	.set CYFLD_USBPD_VBUS_DET_OVERRIDE__SIZE, 0x00000001
 1891              	.set CYFLD_USBPD_VCMP_CC_OVERRIDE__OFFSET, 0x00000003
 1892              	.set CYFLD_USBPD_VCMP_CC_OVERRIDE__SIZE, 0x00000001
 1893              	.set CYFLD_USBPD_OVERRIDE_HW_REF_CTRL__OFFSET, 0x00000004
 1894              	.set CYFLD_USBPD_OVERRIDE_HW_REF_CTRL__SIZE, 0x00000001
 1895              	.set CYREG_USBPD_AFC_1_CTRL0, 0x400a0140
 1896              	.set CYFLD_USBPD_TX_RESET__OFFSET, 0x00000000
 1897              	.set CYFLD_USBPD_TX_RESET__SIZE, 0x00000001
 1898              	.set CYFLD_USBPD_UI_WAIT_COUNT_PING_RESPONSE__OFFSET, 0x00000001
 1899              	.set CYFLD_USBPD_UI_WAIT_COUNT_PING_RESPONSE__SIZE, 0x00000003
 1900              	.set CYFLD_USBPD_RESET_UI_COUNT__OFFSET, 0x00000004
 1901              	.set CYFLD_USBPD_RESET_UI_COUNT__SIZE, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 35


 1902              	.set CYFLD_USBPD_UPDATE_TXCLK__OFFSET, 0x0000000c
 1903              	.set CYFLD_USBPD_UPDATE_TXCLK__SIZE, 0x00000001
 1904              	.set CYFLD_USBPD_NO_OF_BYTES_TX__OFFSET, 0x0000000d
 1905              	.set CYFLD_USBPD_NO_OF_BYTES_TX__SIZE, 0x00000005
 1906              	.set CYFLD_USBPD_AFC_TX_DATA_SEL__OFFSET, 0x00000012
 1907              	.set CYFLD_USBPD_AFC_TX_DATA_SEL__SIZE, 0x00000001
 1908              	.set CYFLD_USBPD_AFC_TX_DATA_EN__OFFSET, 0x00000013
 1909              	.set CYFLD_USBPD_AFC_TX_DATA_EN__SIZE, 0x00000001
 1910              	.set CYFLD_USBPD_AFC_TX_DATA__OFFSET, 0x00000014
 1911              	.set CYFLD_USBPD_AFC_TX_DATA__SIZE, 0x00000001
 1912              	.set CYREG_USBPD_AFC_1_CTRL1, 0x400a0144
 1913              	.set CYREG_USBPD_AFC_2_CTRL0, 0x400a0150
 1914              	.set CYFLD_USBPD_DISABLE_SYNC_ON_RX_BY_4_UI__OFFSET, 0x00000000
 1915              	.set CYFLD_USBPD_DISABLE_SYNC_ON_RX_BY_4_UI__SIZE, 0x00000001
 1916              	.set CYFLD_USBPD_UI_COUNT__OFFSET, 0x00000001
 1917              	.set CYFLD_USBPD_UI_COUNT__SIZE, 0x00000008
 1918              	.set CYFLD_USBPD_RX_UI_COUNT__OFFSET, 0x00000009
 1919              	.set CYFLD_USBPD_RX_UI_COUNT__SIZE, 0x00000008
 1920              	.set CYFLD_USBPD_OVERRIDE_UI_FOR_RX__OFFSET, 0x00000011
 1921              	.set CYFLD_USBPD_OVERRIDE_UI_FOR_RX__SIZE, 0x00000001
 1922              	.set CYFLD_USBPD_DRIVE_PING_LOW_1UI__OFFSET, 0x00000012
 1923              	.set CYFLD_USBPD_DRIVE_PING_LOW_1UI__SIZE, 0x00000001
 1924              	.set CYREG_USBPD_AFC_2_CTRL1, 0x400a0154
 1925              	.set CYREG_USBPD_AFC_OPCODE_CTRL0, 0x400a0160
 1926              	.set CYFLD_USBPD_OP_CODE__OFFSET, 0x00000000
 1927              	.set CYFLD_USBPD_OP_CODE__SIZE, 0x0000001e
 1928              	.set CYFLD_USBPD_OP_CODE_START__OFFSET, 0x0000001f
 1929              	.set CYFLD_USBPD_OP_CODE_START__SIZE, 0x00000001
 1930              	.set CYREG_USBPD_AFC_OPCODE_CTRL1, 0x400a0164
 1931              	.set CYREG_USBPD_AFC_PING_PONG0, 0x400a0170
 1932              	.set CYFLD_USBPD_AFC_DATA__OFFSET, 0x00000000
 1933              	.set CYFLD_USBPD_AFC_DATA__SIZE, 0x00000010
 1934              	.set CYREG_USBPD_AFC_PING_PONG1, 0x400a0174
 1935              	.set CYREG_USBPD_QC3_CHRGER_CTRL0, 0x400a0180
 1936              	.set CYFLD_USBPD_READ_DPDM_COUNT__OFFSET, 0x00000000
 1937              	.set CYFLD_USBPD_READ_DPDM_COUNT__SIZE, 0x00000001
 1938              	.set CYFLD_USBPD_QC3_0_CHG_EN__OFFSET, 0x00000008
 1939              	.set CYFLD_USBPD_QC3_0_CHG_EN__SIZE, 0x00000001
 1940              	.set CYFLD_USBPD_DP_PULSE_COUNT__OFFSET, 0x00000009
 1941              	.set CYFLD_USBPD_DP_PULSE_COUNT__SIZE, 0x00000005
 1942              	.set CYFLD_USBPD_DM_PULSE_COUNT__OFFSET, 0x0000000e
 1943              	.set CYFLD_USBPD_DM_PULSE_COUNT__SIZE, 0x00000005
 1944              	.set CYREG_USBPD_QC3_CHRGER_CTRL1, 0x400a0184
 1945              	.set CYREG_USBPD_QC3_DEVICE_CTRL0, 0x400a0190
 1946              	.set CYFLD_USBPD_QC3_SEND_REQUEST__OFFSET, 0x00000000
 1947              	.set CYFLD_USBPD_QC3_SEND_REQUEST__SIZE, 0x00000001
 1948              	.set CYFLD_USBPD_TACTIVE_TIME__OFFSET, 0x00000001
 1949              	.set CYFLD_USBPD_TACTIVE_TIME__SIZE, 0x00000008
 1950              	.set CYFLD_USBPD_TINACTIVE_TIME__OFFSET, 0x00000009
 1951              	.set CYFLD_USBPD_TINACTIVE_TIME__SIZE, 0x00000008
 1952              	.set CYFLD_USBPD_PULSE_COUNT__OFFSET, 0x00000011
 1953              	.set CYFLD_USBPD_PULSE_COUNT__SIZE, 0x00000008
 1954              	.set CYFLD_USBPD_DPNDM__OFFSET, 0x00000019
 1955              	.set CYFLD_USBPD_DPNDM__SIZE, 0x00000001
 1956              	.set CYREG_USBPD_QC3_DEVICE_CTRL1, 0x400a0194
 1957              	.set CYREG_USBPD_AFC_SM_STATUS0, 0x400a01a0
 1958              	.set CYFLD_USBPD_LAST_AFC_SM_STATE__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 36


 1959              	.set CYFLD_USBPD_LAST_AFC_SM_STATE__SIZE, 0x00000003
 1960              	.set CYFLD_USBPD_MASTER_PARITY_ERROR_STATUS__OFFSET, 0x00000003
 1961              	.set CYFLD_USBPD_MASTER_PARITY_ERROR_STATUS__SIZE, 0x00000010
 1962              	.set CYFLD_USBPD_MASTER_NUM_OF_SLAVE_BYTES_RCVD__OFFSET, 0x00000013
 1963              	.set CYFLD_USBPD_MASTER_NUM_OF_SLAVE_BYTES_RCVD__SIZE, 0x00000005
 1964              	.set CYFLD_USBPD_CURR_OP_CODE__OFFSET, 0x00000018
 1965              	.set CYFLD_USBPD_CURR_OP_CODE__SIZE, 0x00000004
 1966              	.set CYREG_USBPD_AFC_SM_STATUS1, 0x400a01a4
 1967              	.set CYREG_USBPD_AFC_HS_FILTER_CFG0, 0x400a01b0
 1968              	.set CYFLD_USBPD_DP_FILT_EN__OFFSET, 0x00000000
 1969              	.set CYFLD_USBPD_DP_FILT_EN__SIZE, 0x00000001
 1970              	.set CYFLD_USBPD_DP_FILT_RESET__OFFSET, 0x00000001
 1971              	.set CYFLD_USBPD_DP_FILT_RESET__SIZE, 0x00000001
 1972              	.set CYFLD_USBPD_DP_FILT_BYPASS__OFFSET, 0x00000002
 1973              	.set CYFLD_USBPD_DP_FILT_BYPASS__SIZE, 0x00000001
 1974              	.set CYFLD_USBPD_DP_FILT_SEL__OFFSET, 0x00000003
 1975              	.set CYFLD_USBPD_DP_FILT_SEL__SIZE, 0x00000009
 1976              	.set CYFLD_USBPD_DM_FILT_EN__OFFSET, 0x00000010
 1977              	.set CYFLD_USBPD_DM_FILT_EN__SIZE, 0x00000001
 1978              	.set CYFLD_USBPD_DM_FILT_RESET__OFFSET, 0x00000011
 1979              	.set CYFLD_USBPD_DM_FILT_RESET__SIZE, 0x00000001
 1980              	.set CYFLD_USBPD_DM_FILT_BYPASS__OFFSET, 0x00000012
 1981              	.set CYFLD_USBPD_DM_FILT_BYPASS__SIZE, 0x00000001
 1982              	.set CYFLD_USBPD_DM_FILT_SEL__OFFSET, 0x00000013
 1983              	.set CYFLD_USBPD_DM_FILT_SEL__SIZE, 0x00000009
 1984              	.set CYREG_USBPD_AFC_HS_FILTER_CFG1, 0x400a01b4
 1985              	.set CYREG_USBPD_ADC_SAR_CTRL0, 0x400a01c0
 1986              	.set CYFLD_USBPD_SAR_EN__OFFSET, 0x00000000
 1987              	.set CYFLD_USBPD_SAR_EN__SIZE, 0x00000001
 1988              	.set CYFLD_USBPD_MID_VAL__OFFSET, 0x00000008
 1989              	.set CYFLD_USBPD_MID_VAL__SIZE, 0x00000008
 1990              	.set CYFLD_USBPD_SAR_OUT__OFFSET, 0x00000010
 1991              	.set CYFLD_USBPD_SAR_OUT__SIZE, 0x00000008
 1992              	.set CYREG_USBPD_ADC_SAR_CTRL1, 0x400a01c4
 1993              	.set CYREG_USBPD_PGDO_PD_ISNK_CFG, 0x400a01d0
 1994              	.set CYFLD_USBPD_LOAD_INIT_VALUE__OFFSET, 0x00000000
 1995              	.set CYFLD_USBPD_LOAD_INIT_VALUE__SIZE, 0x00000001
 1996              	.set CYFLD_USBPD_BYPASS_PD_ISNK__OFFSET, 0x00000008
 1997              	.set CYFLD_USBPD_BYPASS_PD_ISNK__SIZE, 0x00000001
 1998              	.set CYFLD_USBPD_STRONG_EN__OFFSET, 0x00000009
 1999              	.set CYFLD_USBPD_STRONG_EN__SIZE, 0x00000001
 2000              	.set CYFLD_USBPD_VALUE__OFFSET, 0x0000000a
 2001              	.set CYFLD_USBPD_VALUE__SIZE, 0x00000006
 2002              	.set CYFLD_USBPD_GO_ISNK__OFFSET, 0x00000010
 2003              	.set CYFLD_USBPD_GO_ISNK__SIZE, 0x00000001
 2004              	.set CYREG_USBPD_REFGEN_SEL6_SEL8_CTRL, 0x400a01e0
 2005              	.set CYFLD_USBPD_PFC_SEL6__OFFSET, 0x00000000
 2006              	.set CYFLD_USBPD_PFC_SEL6__SIZE, 0x00000001
 2007              	.set CYFLD_USBPD_SR_SEL8__OFFSET, 0x00000001
 2008              	.set CYFLD_USBPD_SR_SEL8__SIZE, 0x00000001
 2009              	.set CYREG_USBPD_PGDO_PU_1_CFG, 0x400a01f0
 2010              	.set CYFLD_USBPD_AUTO_MODE__OFFSET, 0x00000000
 2011              	.set CYFLD_USBPD_AUTO_MODE__SIZE, 0x00000001
 2012              	.set CYFLD_USBPD_RST_EDGE_DET__OFFSET, 0x00000001
 2013              	.set CYFLD_USBPD_RST_EDGE_DET__SIZE, 0x00000001
 2014              	.set CYFLD_USBPD_SEL_CSA_OC__OFFSET, 0x00000002
 2015              	.set CYFLD_USBPD_SEL_CSA_OC__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 37


 2016              	.set CYFLD_USBPD_SEL_SWAP_VBUS_LESS_5__OFFSET, 0x00000003
 2017              	.set CYFLD_USBPD_SEL_SWAP_VBUS_LESS_5__SIZE, 0x00000002
 2018              	.set CYFLD_USBPD_SEL_ON_OFF__OFFSET, 0x00000005
 2019              	.set CYFLD_USBPD_SEL_ON_OFF__SIZE, 0x00000001
 2020              	.set CYFLD_USBPD_SEL_FILT2__OFFSET, 0x00000006
 2021              	.set CYFLD_USBPD_SEL_FILT2__SIZE, 0x00000002
 2022              	.set CYFLD_USBPD_SEL_CC1_OCP__OFFSET, 0x00000008
 2023              	.set CYFLD_USBPD_SEL_CC1_OCP__SIZE, 0x00000001
 2024              	.set CYFLD_USBPD_SEL_CC2_OCP__OFFSET, 0x00000009
 2025              	.set CYFLD_USBPD_SEL_CC2_OCP__SIZE, 0x00000001
 2026              	.set CYFLD_USBPD_SEL_CC1_OVP__OFFSET, 0x0000000a
 2027              	.set CYFLD_USBPD_SEL_CC1_OVP__SIZE, 0x00000001
 2028              	.set CYFLD_USBPD_SEL_CC2_OVP__OFFSET, 0x0000000b
 2029              	.set CYFLD_USBPD_SEL_CC2_OVP__SIZE, 0x00000001
 2030              	.set CYFLD_USBPD_SEL_SBU1_OVP__OFFSET, 0x0000000c
 2031              	.set CYFLD_USBPD_SEL_SBU1_OVP__SIZE, 0x00000004
 2032              	.set CYFLD_USBPD_SEL_SBU2_OVP__OFFSET, 0x00000010
 2033              	.set CYFLD_USBPD_SEL_SBU2_OVP__SIZE, 0x00000004
 2034              	.set CYFLD_USBPD_PGDO_PU_EN_LV_OFF_VALUE__OFFSET, 0x00000014
 2035              	.set CYFLD_USBPD_PGDO_PU_EN_LV_OFF_VALUE__SIZE, 0x00000001
 2036              	.set CYFLD_USBPD_PGDO_PU_EN_LV_ON_VALUE__OFFSET, 0x00000015
 2037              	.set CYFLD_USBPD_PGDO_PU_EN_LV_ON_VALUE__SIZE, 0x00000001
 2038              	.set CYFLD_USBPD_PGDO_PU_IN_LV_OFF_VALUE__OFFSET, 0x00000016
 2039              	.set CYFLD_USBPD_PGDO_PU_IN_LV_OFF_VALUE__SIZE, 0x00000001
 2040              	.set CYFLD_USBPD_PGDO_PU_IN_LV_ON_VALUE__OFFSET, 0x00000017
 2041              	.set CYFLD_USBPD_PGDO_PU_IN_LV_ON_VALUE__SIZE, 0x00000001
 2042              	.set CYREG_USBPD_PGDO_PU_2_CFG, 0x400a0200
 2043              	.set CYFLD_USBPD_HS_SOURCE_SEL__OFFSET, 0x00000000
 2044              	.set CYFLD_USBPD_HS_SOURCE_SEL__SIZE, 0x00000007
 2045              	.set CYFLD_USBPD_LS_SOURCE_SEL__OFFSET, 0x00000018
 2046              	.set CYFLD_USBPD_LS_SOURCE_SEL__SIZE, 0x00000003
 2047              	.set CYREG_USBPD_PGDO_1_CFG, 0x400a0210
 2048              	.set CYFLD_USBPD_PGDO_EN_LV_OFF_VALUE__OFFSET, 0x00000014
 2049              	.set CYFLD_USBPD_PGDO_EN_LV_OFF_VALUE__SIZE, 0x00000001
 2050              	.set CYFLD_USBPD_PGDO_EN_LV_ON_VALUE__OFFSET, 0x00000015
 2051              	.set CYFLD_USBPD_PGDO_EN_LV_ON_VALUE__SIZE, 0x00000001
 2052              	.set CYREG_USBPD_PGDO_2_CFG, 0x400a0220
 2053              	.set CYREG_USBPD_INTR1_CFG, 0x400a02a0
 2054              	.set CYFLD_USBPD_HPDIN_FILT_EN__OFFSET, 0x0000000f
 2055              	.set CYFLD_USBPD_HPDIN_FILT_EN__SIZE, 0x00000001
 2056              	.set CYFLD_USBPD_HPDIN_CFG__OFFSET, 0x00000010
 2057              	.set CYFLD_USBPD_HPDIN_CFG__SIZE, 0x00000002
 2058              	.set CYVAL_USBPD_HPDIN_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2059              	.set CYVAL_USBPD_HPDIN_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2060              	.set CYVAL_USBPD_HPDIN_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2061              	.set CYVAL_USBPD_HPDIN_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2062              	.set CYFLD_USBPD_HPDIN_FILT_RESET__OFFSET, 0x00000012
 2063              	.set CYFLD_USBPD_HPDIN_FILT_RESET__SIZE, 0x00000001
 2064              	.set CYFLD_USBPD_HPDIN_FILT_BYPASS__OFFSET, 0x00000013
 2065              	.set CYFLD_USBPD_HPDIN_FILT_BYPASS__SIZE, 0x00000001
 2066              	.set CYFLD_USBPD_VCMP_LA_CFG__OFFSET, 0x00000014
 2067              	.set CYFLD_USBPD_VCMP_LA_CFG__SIZE, 0x00000002
 2068              	.set CYVAL_USBPD_VCMP_LA_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2069              	.set CYVAL_USBPD_VCMP_LA_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2070              	.set CYVAL_USBPD_VCMP_LA_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2071              	.set CYVAL_USBPD_VCMP_LA_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2072              	.set CYREG_USBPD_INTR1_CFG_CC1_CC2_LS, 0x400a02a4
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 38


 2073              	.set CYFLD_USBPD_CC1_FILT_EN__OFFSET, 0x00000000
 2074              	.set CYFLD_USBPD_CC1_FILT_EN__SIZE, 0x00000001
 2075              	.set CYFLD_USBPD_CC1_CFG__OFFSET, 0x00000001
 2076              	.set CYFLD_USBPD_CC1_CFG__SIZE, 0x00000002
 2077              	.set CYVAL_USBPD_CC1_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2078              	.set CYVAL_USBPD_CC1_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2079              	.set CYVAL_USBPD_CC1_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2080              	.set CYVAL_USBPD_CC1_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2081              	.set CYFLD_USBPD_CC1_FILT_RESET__OFFSET, 0x00000003
 2082              	.set CYFLD_USBPD_CC1_FILT_RESET__SIZE, 0x00000001
 2083              	.set CYFLD_USBPD_CC1_FILT_BYPASS__OFFSET, 0x00000004
 2084              	.set CYFLD_USBPD_CC1_FILT_BYPASS__SIZE, 0x00000001
 2085              	.set CYFLD_USBPD_CC1_FILT_SEL__OFFSET, 0x00000005
 2086              	.set CYFLD_USBPD_CC1_FILT_SEL__SIZE, 0x00000005
 2087              	.set CYFLD_USBPD_CC2_FILT_EN__OFFSET, 0x0000000a
 2088              	.set CYFLD_USBPD_CC2_FILT_EN__SIZE, 0x00000001
 2089              	.set CYFLD_USBPD_CC2_CFG__OFFSET, 0x0000000b
 2090              	.set CYFLD_USBPD_CC2_CFG__SIZE, 0x00000002
 2091              	.set CYVAL_USBPD_CC2_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2092              	.set CYVAL_USBPD_CC2_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2093              	.set CYVAL_USBPD_CC2_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2094              	.set CYVAL_USBPD_CC2_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2095              	.set CYFLD_USBPD_CC2_FILT_RESET__OFFSET, 0x0000000d
 2096              	.set CYFLD_USBPD_CC2_FILT_RESET__SIZE, 0x00000001
 2097              	.set CYFLD_USBPD_CC2_FILT_BYPASS__OFFSET, 0x0000000e
 2098              	.set CYFLD_USBPD_CC2_FILT_BYPASS__SIZE, 0x00000001
 2099              	.set CYFLD_USBPD_CC2_FILT_SEL__OFFSET, 0x0000000f
 2100              	.set CYFLD_USBPD_CC2_FILT_SEL__SIZE, 0x00000005
 2101              	.set CYREG_USBPD_INTR1_CFG_VCMP_UP_DOWN_LS, 0x400a02a8
 2102              	.set CYFLD_USBPD_VCMP_UP_FILT_EN__OFFSET, 0x00000000
 2103              	.set CYFLD_USBPD_VCMP_UP_FILT_EN__SIZE, 0x00000001
 2104              	.set CYFLD_USBPD_VCMP_UP_CFG__OFFSET, 0x00000001
 2105              	.set CYFLD_USBPD_VCMP_UP_CFG__SIZE, 0x00000002
 2106              	.set CYVAL_USBPD_VCMP_UP_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2107              	.set CYVAL_USBPD_VCMP_UP_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2108              	.set CYVAL_USBPD_VCMP_UP_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2109              	.set CYVAL_USBPD_VCMP_UP_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2110              	.set CYFLD_USBPD_VCMP_UP_FILT_RESET__OFFSET, 0x00000003
 2111              	.set CYFLD_USBPD_VCMP_UP_FILT_RESET__SIZE, 0x00000001
 2112              	.set CYFLD_USBPD_VCMP_UP_FILT_BYPASS__OFFSET, 0x00000004
 2113              	.set CYFLD_USBPD_VCMP_UP_FILT_BYPASS__SIZE, 0x00000001
 2114              	.set CYFLD_USBPD_VCMP_UP_FILT_SEL__OFFSET, 0x00000005
 2115              	.set CYFLD_USBPD_VCMP_UP_FILT_SEL__SIZE, 0x00000005
 2116              	.set CYFLD_USBPD_VCMP_DN_FILT_EN__OFFSET, 0x0000000a
 2117              	.set CYFLD_USBPD_VCMP_DN_FILT_EN__SIZE, 0x00000001
 2118              	.set CYFLD_USBPD_VCMP_DN_CFG__OFFSET, 0x0000000b
 2119              	.set CYFLD_USBPD_VCMP_DN_CFG__SIZE, 0x00000002
 2120              	.set CYVAL_USBPD_VCMP_DN_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2121              	.set CYVAL_USBPD_VCMP_DN_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2122              	.set CYVAL_USBPD_VCMP_DN_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2123              	.set CYVAL_USBPD_VCMP_DN_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2124              	.set CYFLD_USBPD_VCMP_DN_FILT_RESET__OFFSET, 0x0000000d
 2125              	.set CYFLD_USBPD_VCMP_DN_FILT_RESET__SIZE, 0x00000001
 2126              	.set CYFLD_USBPD_VCMP_DN_FILT_BYPASS__OFFSET, 0x0000000e
 2127              	.set CYFLD_USBPD_VCMP_DN_FILT_BYPASS__SIZE, 0x00000001
 2128              	.set CYFLD_USBPD_VCMP_DN_FILT_SEL__OFFSET, 0x0000000f
 2129              	.set CYFLD_USBPD_VCMP_DN_FILT_SEL__SIZE, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 39


 2130              	.set CYREG_USBPD_INTR1_STATUS, 0x400a02b4
 2131              	.set CYFLD_USBPD_CC1_STATUS__OFFSET, 0x00000004
 2132              	.set CYFLD_USBPD_CC1_STATUS__SIZE, 0x00000001
 2133              	.set CYFLD_USBPD_CC1_FILT__OFFSET, 0x00000005
 2134              	.set CYFLD_USBPD_CC1_FILT__SIZE, 0x00000001
 2135              	.set CYFLD_USBPD_CC2_STATUS__OFFSET, 0x00000006
 2136              	.set CYFLD_USBPD_CC2_STATUS__SIZE, 0x00000001
 2137              	.set CYFLD_USBPD_CC2_FILT__OFFSET, 0x00000007
 2138              	.set CYFLD_USBPD_CC2_FILT__SIZE, 0x00000001
 2139              	.set CYFLD_USBPD_VCMP_LA_STATUS__OFFSET, 0x00000008
 2140              	.set CYFLD_USBPD_VCMP_LA_STATUS__SIZE, 0x00000001
 2141              	.set CYFLD_USBPD_VCMP_LA_FILT__OFFSET, 0x00000009
 2142              	.set CYFLD_USBPD_VCMP_LA_FILT__SIZE, 0x00000001
 2143              	.set CYFLD_USBPD_VCMP_UP_STATUS__OFFSET, 0x0000000a
 2144              	.set CYFLD_USBPD_VCMP_UP_STATUS__SIZE, 0x00000001
 2145              	.set CYFLD_USBPD_VCMP_UP_FILT__OFFSET, 0x0000000b
 2146              	.set CYFLD_USBPD_VCMP_UP_FILT__SIZE, 0x00000001
 2147              	.set CYFLD_USBPD_VCMP_DN_STATUS__OFFSET, 0x0000000c
 2148              	.set CYFLD_USBPD_VCMP_DN_STATUS__SIZE, 0x00000001
 2149              	.set CYFLD_USBPD_VCMP_DN_FILT__OFFSET, 0x0000000d
 2150              	.set CYFLD_USBPD_VCMP_DN_FILT__SIZE, 0x00000001
 2151              	.set CYFLD_USBPD_HPD_STATUS__OFFSET, 0x00000010
 2152              	.set CYFLD_USBPD_HPD_STATUS__SIZE, 0x00000001
 2153              	.set CYFLD_USBPD_HPD_FILT__OFFSET, 0x00000011
 2154              	.set CYFLD_USBPD_HPD_FILT__SIZE, 0x00000001
 2155              	.set CYREG_USBPD_INTR1, 0x400a02b8
 2156              	.set CYFLD_USBPD_CC1_CHANGED__OFFSET, 0x00000002
 2157              	.set CYFLD_USBPD_CC1_CHANGED__SIZE, 0x00000001
 2158              	.set CYFLD_USBPD_CC2_CHANGED__OFFSET, 0x00000003
 2159              	.set CYFLD_USBPD_CC2_CHANGED__SIZE, 0x00000001
 2160              	.set CYFLD_USBPD_VCMP_LA_CHANGED__OFFSET, 0x00000004
 2161              	.set CYFLD_USBPD_VCMP_LA_CHANGED__SIZE, 0x00000001
 2162              	.set CYFLD_USBPD_VCMP_UP_CHANGED__OFFSET, 0x00000005
 2163              	.set CYFLD_USBPD_VCMP_UP_CHANGED__SIZE, 0x00000001
 2164              	.set CYFLD_USBPD_VCMP_DN_CHANGED__OFFSET, 0x00000006
 2165              	.set CYFLD_USBPD_VCMP_DN_CHANGED__SIZE, 0x00000001
 2166              	.set CYFLD_USBPD_HPDIN_CHANGED__OFFSET, 0x00000008
 2167              	.set CYFLD_USBPD_HPDIN_CHANGED__SIZE, 0x00000001
 2168              	.set CYFLD_USBPD_VSWAP_VBUS_LESS_5_DONE__OFFSET, 0x00000011
 2169              	.set CYFLD_USBPD_VSWAP_VBUS_LESS_5_DONE__SIZE, 0x00000001
 2170              	.set CYFLD_USBPD_DRP_ATTACHED_DETECTED__OFFSET, 0x00000012
 2171              	.set CYFLD_USBPD_DRP_ATTACHED_DETECTED__SIZE, 0x00000001
 2172              	.set CYREG_USBPD_INTR1_SET, 0x400a02bc
 2173              	.set CYREG_USBPD_INTR1_MASK, 0x400a02c0
 2174              	.set CYFLD_USBPD_CC1_CHANGED_MASK__OFFSET, 0x00000002
 2175              	.set CYFLD_USBPD_CC1_CHANGED_MASK__SIZE, 0x00000001
 2176              	.set CYFLD_USBPD_CC2_CHANGED_MASK__OFFSET, 0x00000003
 2177              	.set CYFLD_USBPD_CC2_CHANGED_MASK__SIZE, 0x00000001
 2178              	.set CYFLD_USBPD_VCMP_LA_CHANGED_MASK__OFFSET, 0x00000004
 2179              	.set CYFLD_USBPD_VCMP_LA_CHANGED_MASK__SIZE, 0x00000001
 2180              	.set CYFLD_USBPD_VCMP_UP_CHANGED_MASK__OFFSET, 0x00000005
 2181              	.set CYFLD_USBPD_VCMP_UP_CHANGED_MASK__SIZE, 0x00000001
 2182              	.set CYFLD_USBPD_VCMP_DN_CHANGED_MASK__OFFSET, 0x00000006
 2183              	.set CYFLD_USBPD_VCMP_DN_CHANGED_MASK__SIZE, 0x00000001
 2184              	.set CYFLD_USBPD_HPDIN_CHANGED_MASK__OFFSET, 0x00000008
 2185              	.set CYFLD_USBPD_HPDIN_CHANGED_MASK__SIZE, 0x00000001
 2186              	.set CYFLD_USBPD_VSWAP_VBUS_LESS_5_DONE_MASK__OFFSET, 0x00000011
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 40


 2187              	.set CYFLD_USBPD_VSWAP_VBUS_LESS_5_DONE_MASK__SIZE, 0x00000001
 2188              	.set CYFLD_USBPD_DRP_ATTACHED_DETECTED_MASK__OFFSET, 0x00000012
 2189              	.set CYFLD_USBPD_DRP_ATTACHED_DETECTED_MASK__SIZE, 0x00000001
 2190              	.set CYREG_USBPD_INTR1_MASKED, 0x400a02c4
 2191              	.set CYFLD_USBPD_CC1_CHANGED_MASKED__OFFSET, 0x00000002
 2192              	.set CYFLD_USBPD_CC1_CHANGED_MASKED__SIZE, 0x00000001
 2193              	.set CYFLD_USBPD_CC2_CHANGED_MASKED__OFFSET, 0x00000003
 2194              	.set CYFLD_USBPD_CC2_CHANGED_MASKED__SIZE, 0x00000001
 2195              	.set CYFLD_USBPD_VCMP_LA_CHANGED_MASKED__OFFSET, 0x00000004
 2196              	.set CYFLD_USBPD_VCMP_LA_CHANGED_MASKED__SIZE, 0x00000001
 2197              	.set CYFLD_USBPD_VCMP_UP_CHANGED_MASKED__OFFSET, 0x00000005
 2198              	.set CYFLD_USBPD_VCMP_UP_CHANGED_MASKED__SIZE, 0x00000001
 2199              	.set CYFLD_USBPD_VCMP_DN_CHANGED_MASKED__OFFSET, 0x00000006
 2200              	.set CYFLD_USBPD_VCMP_DN_CHANGED_MASKED__SIZE, 0x00000001
 2201              	.set CYFLD_USBPD_HPDIN_CHANGED_MASKED__OFFSET, 0x00000008
 2202              	.set CYFLD_USBPD_HPDIN_CHANGED_MASKED__SIZE, 0x00000001
 2203              	.set CYFLD_USBPD_VSWAP_VBUS_LESS_5_DONE_MASKED__OFFSET, 0x00000011
 2204              	.set CYFLD_USBPD_VSWAP_VBUS_LESS_5_DONE_MASKED__SIZE, 0x00000001
 2205              	.set CYFLD_USBPD_DRP_ATTACHED_DETECTED_MASKED__OFFSET, 0x00000012
 2206              	.set CYFLD_USBPD_DRP_ATTACHED_DETECTED_MASKED__SIZE, 0x00000001
 2207              	.set CYREG_USBPD_INTR3_CFG_ADC_HS0, 0x400a0304
 2208              	.set CYFLD_USBPD_FILT_EN__OFFSET, 0x00000000
 2209              	.set CYFLD_USBPD_FILT_EN__SIZE, 0x00000001
 2210              	.set CYFLD_USBPD_FILT_CFG__OFFSET, 0x00000001
 2211              	.set CYFLD_USBPD_FILT_CFG__SIZE, 0x00000002
 2212              	.set CYVAL_USBPD_FILT_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2213              	.set CYVAL_USBPD_FILT_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2214              	.set CYVAL_USBPD_FILT_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2215              	.set CYVAL_USBPD_FILT_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2216              	.set CYFLD_USBPD_FILT_RESET__OFFSET, 0x00000003
 2217              	.set CYFLD_USBPD_FILT_RESET__SIZE, 0x00000001
 2218              	.set CYFLD_USBPD_FILT_BYPASS__OFFSET, 0x00000004
 2219              	.set CYFLD_USBPD_FILT_BYPASS__SIZE, 0x00000001
 2220              	.set CYFLD_USBPD_FILT_SEL__OFFSET, 0x00000005
 2221              	.set CYFLD_USBPD_FILT_SEL__SIZE, 0x00000005
 2222              	.set CYFLD_USBPD_DPSLP_MODE__OFFSET, 0x0000000a
 2223              	.set CYFLD_USBPD_DPSLP_MODE__SIZE, 0x00000001
 2224              	.set CYREG_USBPD_INTR3_CFG_ADC_HS1, 0x400a0308
 2225              	.set CYREG_USBPD_INTR3_STATUS_0, 0x400a0340
 2226              	.set CYFLD_USBPD_CMP_OUT_STATUS__OFFSET, 0x00000002
 2227              	.set CYFLD_USBPD_CMP_OUT_STATUS__SIZE, 0x00000002
 2228              	.set CYFLD_USBPD_CMP_OUT_FILT__OFFSET, 0x00000006
 2229              	.set CYFLD_USBPD_CMP_OUT_FILT__SIZE, 0x00000002
 2230              	.set CYREG_USBPD_INTR3, 0x400a0348
 2231              	.set CYFLD_USBPD_CMP_OUT_CHANGED__OFFSET, 0x00000001
 2232              	.set CYFLD_USBPD_CMP_OUT_CHANGED__SIZE, 0x00000002
 2233              	.set CYREG_USBPD_INTR3_SET, 0x400a034c
 2234              	.set CYREG_USBPD_INTR3_MASK, 0x400a0350
 2235              	.set CYFLD_USBPD_CMP_OUT_CHANGED_MASK__OFFSET, 0x00000001
 2236              	.set CYFLD_USBPD_CMP_OUT_CHANGED_MASK__SIZE, 0x00000002
 2237              	.set CYREG_USBPD_INTR3_MASKED, 0x400a0354
 2238              	.set CYFLD_USBPD_CMP_OUT_CHANGED_MASKED__OFFSET, 0x00000001
 2239              	.set CYFLD_USBPD_CMP_OUT_CHANGED_MASKED__SIZE, 0x00000002
 2240              	.set CYREG_USBPD_INTR5_FILTER_CFG0, 0x400a0380
 2241              	.set CYREG_USBPD_INTR5_FILTER_CFG1, 0x400a0384
 2242              	.set CYREG_USBPD_INTR5_FILTER_CFG2, 0x400a0388
 2243              	.set CYREG_USBPD_INTR5_FILTER_CFG3, 0x400a038c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 41


 2244              	.set CYREG_USBPD_INTR5_FILTER_CFG4, 0x400a0390
 2245              	.set CYREG_USBPD_INTR5_FILTER_CFG5, 0x400a0394
 2246              	.set CYREG_USBPD_INTR5_FILTER_CFG6, 0x400a0398
 2247              	.set CYREG_USBPD_INTR5_STATUS_0, 0x400a03e0
 2248              	.set CYFLD_USBPD_STATUS_12__OFFSET, 0x00000000
 2249              	.set CYFLD_USBPD_STATUS_12__SIZE, 0x00000007
 2250              	.set CYFLD_USBPD_FILT_12__OFFSET, 0x0000000c
 2251              	.set CYFLD_USBPD_FILT_12__SIZE, 0x00000007
 2252              	.set CYREG_USBPD_INTR5, 0x400a03e8
 2253              	.set CYFLD_USBPD_EDGE_CHANGED__OFFSET, 0x00000000
 2254              	.set CYFLD_USBPD_EDGE_CHANGED__SIZE, 0x00000007
 2255              	.set CYREG_USBPD_INTR5_SET, 0x400a03ec
 2256              	.set CYREG_USBPD_INTR5_MASK, 0x400a03f0
 2257              	.set CYFLD_USBPD_EDGE_CHANGED_MASK__OFFSET, 0x00000000
 2258              	.set CYFLD_USBPD_EDGE_CHANGED_MASK__SIZE, 0x00000007
 2259              	.set CYREG_USBPD_INTR5_MASKED, 0x400a03f4
 2260              	.set CYFLD_USBPD_EDGE_CHANGED_MASKED__OFFSET, 0x00000000
 2261              	.set CYFLD_USBPD_EDGE_CHANGED_MASKED__SIZE, 0x00000007
 2262              	.set CYREG_USBPD_INTR7_FILTER_CFG0, 0x400a0420
 2263              	.set CYFLD_USBPD_CLK_LF_FILT_RESET__OFFSET, 0x00000003
 2264              	.set CYFLD_USBPD_CLK_LF_FILT_RESET__SIZE, 0x00000001
 2265              	.set CYFLD_USBPD_CLK_LF_FILT_BYPASS__OFFSET, 0x00000004
 2266              	.set CYFLD_USBPD_CLK_LF_FILT_BYPASS__SIZE, 0x00000001
 2267              	.set CYFLD_USBPD_CLK_LF_FILT_SEL__OFFSET, 0x00000005
 2268              	.set CYFLD_USBPD_CLK_LF_FILT_SEL__SIZE, 0x00000003
 2269              	.set CYREG_USBPD_INTR7_FILTER_CFG1, 0x400a0424
 2270              	.set CYREG_USBPD_INTR7_FILTER_CFG2, 0x400a0428
 2271              	.set CYREG_USBPD_INTR7_STATUS, 0x400a0440
 2272              	.set CYFLD_USBPD_STATUS_8__OFFSET, 0x00000000
 2273              	.set CYFLD_USBPD_STATUS_8__SIZE, 0x00000003
 2274              	.set CYFLD_USBPD_FILT_8__OFFSET, 0x00000008
 2275              	.set CYFLD_USBPD_FILT_8__SIZE, 0x00000003
 2276              	.set CYREG_USBPD_INTR7, 0x400a0444
 2277              	.set CYFLD_USBPD_CLK_LF_EDGE_CHANGED__OFFSET, 0x00000000
 2278              	.set CYFLD_USBPD_CLK_LF_EDGE_CHANGED__SIZE, 0x00000003
 2279              	.set CYREG_USBPD_INTR7_SET, 0x400a0448
 2280              	.set CYREG_USBPD_INTR7_MASK, 0x400a044c
 2281              	.set CYFLD_USBPD_CLK_LF_EDGE_CHANGED_MASK__OFFSET, 0x00000000
 2282              	.set CYFLD_USBPD_CLK_LF_EDGE_CHANGED_MASK__SIZE, 0x00000003
 2283              	.set CYREG_USBPD_INTR7_MASKED, 0x400a0450
 2284              	.set CYFLD_USBPD_CLK_LF_EDGE_CHANGED_MASKED__OFFSET, 0x00000000
 2285              	.set CYFLD_USBPD_CLK_LF_EDGE_CHANGED_MASKED__SIZE, 0x00000003
 2286              	.set CYREG_USBPD_INTR9_CFG_BCH_DET0, 0x400a0470
 2287              	.set CYFLD_USBPD_BCH_DET_COMP0_FILT_EN__OFFSET, 0x00000000
 2288              	.set CYFLD_USBPD_BCH_DET_COMP0_FILT_EN__SIZE, 0x00000001
 2289              	.set CYFLD_USBPD_BCH_DET_COMP0_CFG__OFFSET, 0x00000001
 2290              	.set CYFLD_USBPD_BCH_DET_COMP0_CFG__SIZE, 0x00000002
 2291              	.set CYVAL_USBPD_BCH_DET_COMP0_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2292              	.set CYVAL_USBPD_BCH_DET_COMP0_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2293              	.set CYVAL_USBPD_BCH_DET_COMP0_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2294              	.set CYVAL_USBPD_BCH_DET_COMP0_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2295              	.set CYFLD_USBPD_BCH_DET_COMP0_FILT_RESET__OFFSET, 0x00000003
 2296              	.set CYFLD_USBPD_BCH_DET_COMP0_FILT_RESET__SIZE, 0x00000001
 2297              	.set CYFLD_USBPD_BCH_DET_COMP0_FILT_BYPASS__OFFSET, 0x00000004
 2298              	.set CYFLD_USBPD_BCH_DET_COMP0_FILT_BYPASS__SIZE, 0x00000001
 2299              	.set CYFLD_USBPD_BCH_DET_COMP0_FILT_SEL__OFFSET, 0x00000005
 2300              	.set CYFLD_USBPD_BCH_DET_COMP0_FILT_SEL__SIZE, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 42


 2301              	.set CYFLD_USBPD_BCH_DET_COMP1_FILT_EN__OFFSET, 0x00000008
 2302              	.set CYFLD_USBPD_BCH_DET_COMP1_FILT_EN__SIZE, 0x00000001
 2303              	.set CYFLD_USBPD_BCH_DET_COMP1_CFG__OFFSET, 0x00000009
 2304              	.set CYFLD_USBPD_BCH_DET_COMP1_CFG__SIZE, 0x00000002
 2305              	.set CYVAL_USBPD_BCH_DET_COMP1_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2306              	.set CYVAL_USBPD_BCH_DET_COMP1_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2307              	.set CYVAL_USBPD_BCH_DET_COMP1_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2308              	.set CYVAL_USBPD_BCH_DET_COMP1_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2309              	.set CYFLD_USBPD_BCH_DET_COMP1_FILT_RESET__OFFSET, 0x0000000b
 2310              	.set CYFLD_USBPD_BCH_DET_COMP1_FILT_RESET__SIZE, 0x00000001
 2311              	.set CYFLD_USBPD_BCH_DET_COMP1_FILT_BYPASS__OFFSET, 0x0000000c
 2312              	.set CYFLD_USBPD_BCH_DET_COMP1_FILT_BYPASS__SIZE, 0x00000001
 2313              	.set CYFLD_USBPD_BCH_DET_COMP1_FILT_SEL__OFFSET, 0x0000000d
 2314              	.set CYFLD_USBPD_BCH_DET_COMP1_FILT_SEL__SIZE, 0x00000003
 2315              	.set CYFLD_USBPD_QCOM_RCVR_DM_CFG__OFFSET, 0x00000010
 2316              	.set CYFLD_USBPD_QCOM_RCVR_DM_CFG__SIZE, 0x00000002
 2317              	.set CYVAL_USBPD_QCOM_RCVR_DM_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2318              	.set CYVAL_USBPD_QCOM_RCVR_DM_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2319              	.set CYVAL_USBPD_QCOM_RCVR_DM_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2320              	.set CYVAL_USBPD_QCOM_RCVR_DM_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2321              	.set CYFLD_USBPD_QCOM_RCVR_DP_CFG__OFFSET, 0x00000012
 2322              	.set CYFLD_USBPD_QCOM_RCVR_DP_CFG__SIZE, 0x00000002
 2323              	.set CYVAL_USBPD_QCOM_RCVR_DP_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2324              	.set CYVAL_USBPD_QCOM_RCVR_DP_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2325              	.set CYVAL_USBPD_QCOM_RCVR_DP_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2326              	.set CYVAL_USBPD_QCOM_RCVR_DP_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2327              	.set CYREG_USBPD_INTR9_CFG_BCH_DET1, 0x400a0474
 2328              	.set CYREG_USBPD_INTR9_CFG_SHVREG, 0x400a0488
 2329              	.set CYFLD_USBPD_SHVREG_FILT_EN__OFFSET, 0x00000000
 2330              	.set CYFLD_USBPD_SHVREG_FILT_EN__SIZE, 0x00000001
 2331              	.set CYFLD_USBPD_SHVREG_CFG__OFFSET, 0x00000004
 2332              	.set CYFLD_USBPD_SHVREG_CFG__SIZE, 0x00000002
 2333              	.set CYVAL_USBPD_SHVREG_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2334              	.set CYVAL_USBPD_SHVREG_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2335              	.set CYVAL_USBPD_SHVREG_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2336              	.set CYVAL_USBPD_SHVREG_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2337              	.set CYFLD_USBPD_SHVREG_FILT_RESET__OFFSET, 0x0000000c
 2338              	.set CYFLD_USBPD_SHVREG_FILT_RESET__SIZE, 0x00000001
 2339              	.set CYFLD_USBPD_SHVREG_FILT_BYPASS__OFFSET, 0x00000010
 2340              	.set CYFLD_USBPD_SHVREG_FILT_BYPASS__SIZE, 0x00000001
 2341              	.set CYFLD_USBPD_SHVREG_FILT_SEL__OFFSET, 0x00000014
 2342              	.set CYFLD_USBPD_SHVREG_FILT_SEL__SIZE, 0x00000003
 2343              	.set CYREG_USBPD_INTR9_STATUS_0, 0x400a048c
 2344              	.set CYFLD_USBPD_BCH_DET_STATUS__OFFSET, 0x00000000
 2345              	.set CYFLD_USBPD_BCH_DET_STATUS__SIZE, 0x00000004
 2346              	.set CYFLD_USBPD_BCH_DET_FILT__OFFSET, 0x00000008
 2347              	.set CYFLD_USBPD_BCH_DET_FILT__SIZE, 0x00000004
 2348              	.set CYREG_USBPD_INTR9_STATUS_1, 0x400a0490
 2349              	.set CYFLD_USBPD_SHVREG_STATUS__OFFSET, 0x00000000
 2350              	.set CYFLD_USBPD_SHVREG_STATUS__SIZE, 0x00000001
 2351              	.set CYFLD_USBPD_SHVREG_FILT__OFFSET, 0x00000004
 2352              	.set CYFLD_USBPD_SHVREG_FILT__SIZE, 0x00000001
 2353              	.set CYFLD_USBPD_QCOM_RCVR_DM_STATUS__OFFSET, 0x00000008
 2354              	.set CYFLD_USBPD_QCOM_RCVR_DM_STATUS__SIZE, 0x00000002
 2355              	.set CYFLD_USBPD_QCOM_RCVR_DM_FILT__OFFSET, 0x0000000c
 2356              	.set CYFLD_USBPD_QCOM_RCVR_DM_FILT__SIZE, 0x00000002
 2357              	.set CYFLD_USBPD_QCOM_RCVR_DP_STATUS__OFFSET, 0x00000010
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 43


 2358              	.set CYFLD_USBPD_QCOM_RCVR_DP_STATUS__SIZE, 0x00000002
 2359              	.set CYFLD_USBPD_QCOM_RCVR_DP_FILT__OFFSET, 0x00000014
 2360              	.set CYFLD_USBPD_QCOM_RCVR_DP_FILT__SIZE, 0x00000002
 2361              	.set CYFLD_USBPD_DM_FILT__OFFSET, 0x00000018
 2362              	.set CYFLD_USBPD_DM_FILT__SIZE, 0x00000002
 2363              	.set CYFLD_USBPD_DP_FILT__OFFSET, 0x0000001c
 2364              	.set CYFLD_USBPD_DP_FILT__SIZE, 0x00000002
 2365              	.set CYREG_USBPD_INTR9, 0x400a0494
 2366              	.set CYFLD_USBPD_BCH_DET_CHANGED__OFFSET, 0x00000000
 2367              	.set CYFLD_USBPD_BCH_DET_CHANGED__SIZE, 0x00000004
 2368              	.set CYFLD_USBPD_SHVREG_DET_CHANGED__OFFSET, 0x00000010
 2369              	.set CYFLD_USBPD_SHVREG_DET_CHANGED__SIZE, 0x00000001
 2370              	.set CYFLD_USBPD_QCOM_RCVR_DM_CHANGED__OFFSET, 0x00000014
 2371              	.set CYFLD_USBPD_QCOM_RCVR_DM_CHANGED__SIZE, 0x00000002
 2372              	.set CYFLD_USBPD_QCOM_RCVR_DP_CHANGED__OFFSET, 0x00000018
 2373              	.set CYFLD_USBPD_QCOM_RCVR_DP_CHANGED__SIZE, 0x00000002
 2374              	.set CYREG_USBPD_INTR9_SET, 0x400a0498
 2375              	.set CYREG_USBPD_INTR9_MASK, 0x400a049c
 2376              	.set CYFLD_USBPD_BCH_DET_CHANGED_MASK__OFFSET, 0x00000000
 2377              	.set CYFLD_USBPD_BCH_DET_CHANGED_MASK__SIZE, 0x00000004
 2378              	.set CYFLD_USBPD_SHVREG_DET_CHANGED_MASK__OFFSET, 0x00000010
 2379              	.set CYFLD_USBPD_SHVREG_DET_CHANGED_MASK__SIZE, 0x00000001
 2380              	.set CYFLD_USBPD_QCOM_RCVR_DM_CHANGED_MASK__OFFSET, 0x00000014
 2381              	.set CYFLD_USBPD_QCOM_RCVR_DM_CHANGED_MASK__SIZE, 0x00000002
 2382              	.set CYFLD_USBPD_QCOM_RCVR_DP_CHANGED_MASK__OFFSET, 0x00000018
 2383              	.set CYFLD_USBPD_QCOM_RCVR_DP_CHANGED_MASK__SIZE, 0x00000002
 2384              	.set CYREG_USBPD_INTR9_MASKED, 0x400a04a0
 2385              	.set CYFLD_USBPD_BCH_DET_CHANGED_MASKED__OFFSET, 0x00000000
 2386              	.set CYFLD_USBPD_BCH_DET_CHANGED_MASKED__SIZE, 0x00000004
 2387              	.set CYFLD_USBPD_SHVREG_DET_CHANGED_MASKED__OFFSET, 0x00000010
 2388              	.set CYFLD_USBPD_SHVREG_DET_CHANGED_MASKED__SIZE, 0x00000001
 2389              	.set CYFLD_USBPD_QCOM_RCVR_DM_CHANGED_MASKED__OFFSET, 0x00000014
 2390              	.set CYFLD_USBPD_QCOM_RCVR_DM_CHANGED_MASKED__SIZE, 0x00000002
 2391              	.set CYFLD_USBPD_QCOM_RCVR_DP_CHANGED_MASKED__OFFSET, 0x00000018
 2392              	.set CYFLD_USBPD_QCOM_RCVR_DP_CHANGED_MASKED__SIZE, 0x00000002
 2393              	.set CYREG_USBPD_INTR11_FILTER_CFG, 0x400a04c0
 2394              	.set CYFLD_USBPD_FILT21_EN__OFFSET, 0x00000000
 2395              	.set CYFLD_USBPD_FILT21_EN__SIZE, 0x00000001
 2396              	.set CYFLD_USBPD_FILT21_CFG__OFFSET, 0x00000001
 2397              	.set CYFLD_USBPD_FILT21_CFG__SIZE, 0x00000002
 2398              	.set CYVAL_USBPD_FILT21_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2399              	.set CYVAL_USBPD_FILT21_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2400              	.set CYVAL_USBPD_FILT21_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2401              	.set CYVAL_USBPD_FILT21_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2402              	.set CYFLD_USBPD_FILT21_RESET__OFFSET, 0x00000003
 2403              	.set CYFLD_USBPD_FILT21_RESET__SIZE, 0x00000001
 2404              	.set CYFLD_USBPD_FILT21_BYPASS__OFFSET, 0x00000004
 2405              	.set CYFLD_USBPD_FILT21_BYPASS__SIZE, 0x00000001
 2406              	.set CYFLD_USBPD_FILT21_SEL__OFFSET, 0x00000005
 2407              	.set CYFLD_USBPD_FILT21_SEL__SIZE, 0x00000005
 2408              	.set CYFLD_USBPD_FILT21_INPUT_SEL__OFFSET, 0x0000000a
 2409              	.set CYFLD_USBPD_FILT21_INPUT_SEL__SIZE, 0x00000004
 2410              	.set CYFLD_USBPD_FILT21_DPSLP_MODE__OFFSET, 0x0000000e
 2411              	.set CYFLD_USBPD_FILT21_DPSLP_MODE__SIZE, 0x00000001
 2412              	.set CYFLD_USBPD_FILT22_EN__OFFSET, 0x0000000f
 2413              	.set CYFLD_USBPD_FILT22_EN__SIZE, 0x00000001
 2414              	.set CYFLD_USBPD_FILT22_CFG__OFFSET, 0x00000010
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 44


 2415              	.set CYFLD_USBPD_FILT22_CFG__SIZE, 0x00000002
 2416              	.set CYVAL_USBPD_FILT22_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
 2417              	.set CYVAL_USBPD_FILT22_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
 2418              	.set CYVAL_USBPD_FILT22_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
 2419              	.set CYVAL_USBPD_FILT22_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
 2420              	.set CYFLD_USBPD_FILT22_RESET__OFFSET, 0x00000012
 2421              	.set CYFLD_USBPD_FILT22_RESET__SIZE, 0x00000001
 2422              	.set CYFLD_USBPD_FILT22_BYPASS__OFFSET, 0x00000013
 2423              	.set CYFLD_USBPD_FILT22_BYPASS__SIZE, 0x00000001
 2424              	.set CYFLD_USBPD_FILT22_SEL__OFFSET, 0x00000014
 2425              	.set CYFLD_USBPD_FILT22_SEL__SIZE, 0x00000005
 2426              	.set CYFLD_USBPD_FILT22_INPUT_SEL__OFFSET, 0x00000019
 2427              	.set CYFLD_USBPD_FILT22_INPUT_SEL__SIZE, 0x00000004
 2428              	.set CYFLD_USBPD_FILT22_DPSLP_MODE__OFFSET, 0x0000001d
 2429              	.set CYFLD_USBPD_FILT22_DPSLP_MODE__SIZE, 0x00000001
 2430              	.set CYREG_USBPD_INTR11_STATUS_0, 0x400a04c4
 2431              	.set CYFLD_USBPD_STATUS2__OFFSET, 0x00000000
 2432              	.set CYFLD_USBPD_STATUS2__SIZE, 0x00000002
 2433              	.set CYFLD_USBPD_FILT2__OFFSET, 0x00000002
 2434              	.set CYFLD_USBPD_FILT2__SIZE, 0x00000002
 2435              	.set CYREG_USBPD_INTR11, 0x400a04c8
 2436              	.set CYFLD_USBPD_FILT2_EDGE_CHANGED__OFFSET, 0x00000000
 2437              	.set CYFLD_USBPD_FILT2_EDGE_CHANGED__SIZE, 0x00000002
 2438              	.set CYREG_USBPD_INTR11_SET, 0x400a04cc
 2439              	.set CYREG_USBPD_INTR11_MASK, 0x400a04d0
 2440              	.set CYFLD_USBPD_FILT2_EDGE_CHANGED_MASK__OFFSET, 0x00000000
 2441              	.set CYFLD_USBPD_FILT2_EDGE_CHANGED_MASK__SIZE, 0x00000002
 2442              	.set CYREG_USBPD_INTR11_MASKED, 0x400a04d4
 2443              	.set CYFLD_USBPD_FILT2_EDGE_CHANGED_MASKED__OFFSET, 0x00000000
 2444              	.set CYFLD_USBPD_FILT2_EDGE_CHANGED_MASKED__SIZE, 0x00000002
 2445              	.set CYREG_USBPD_INTR0, 0x400a0500
 2446              	.set CYFLD_USBPD_RCV_GOOD_PACKET_COMPLETE__OFFSET, 0x00000000
 2447              	.set CYFLD_USBPD_RCV_GOOD_PACKET_COMPLETE__SIZE, 0x00000001
 2448              	.set CYFLD_USBPD_RCV_BAD_PACKET_COMPLETE__OFFSET, 0x00000001
 2449              	.set CYFLD_USBPD_RCV_BAD_PACKET_COMPLETE__SIZE, 0x00000001
 2450              	.set CYFLD_USBPD_RX_SOP__OFFSET, 0x00000002
 2451              	.set CYFLD_USBPD_RX_SOP__SIZE, 0x00000001
 2452              	.set CYFLD_USBPD_RCV_GOODCRC_MSG_COMPLETE__OFFSET, 0x00000003
 2453              	.set CYFLD_USBPD_RCV_GOODCRC_MSG_COMPLETE__SIZE, 0x00000001
 2454              	.set CYFLD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE__OFFSET, 0x00000004
 2455              	.set CYFLD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE__SIZE, 0x00000001
 2456              	.set CYFLD_USBPD_EOP_ERROR__OFFSET, 0x00000005
 2457              	.set CYFLD_USBPD_EOP_ERROR__SIZE, 0x00000001
 2458              	.set CYFLD_USBPD_RX_OVER_RUN__OFFSET, 0x00000006
 2459              	.set CYFLD_USBPD_RX_OVER_RUN__SIZE, 0x00000001
 2460              	.set CYFLD_USBPD_TX_PACKET_DONE__OFFSET, 0x00000007
 2461              	.set CYFLD_USBPD_TX_PACKET_DONE__SIZE, 0x00000001
 2462              	.set CYFLD_USBPD_TX_HARD_RST_DONE__OFFSET, 0x00000008
 2463              	.set CYFLD_USBPD_TX_HARD_RST_DONE__SIZE, 0x00000001
 2464              	.set CYFLD_USBPD_RCV_RST__OFFSET, 0x00000009
 2465              	.set CYFLD_USBPD_RCV_RST__SIZE, 0x00000001
 2466              	.set CYFLD_USBPD_TX_GOODCRC_MSG_DONE__OFFSET, 0x0000000a
 2467              	.set CYFLD_USBPD_TX_GOODCRC_MSG_DONE__SIZE, 0x00000001
 2468              	.set CYFLD_USBPD_CC_VALID_DATA_DETECTED__OFFSET, 0x0000000b
 2469              	.set CYFLD_USBPD_CC_VALID_DATA_DETECTED__SIZE, 0x00000001
 2470              	.set CYFLD_USBPD_CC_NO_VALID_DATA_DETECTED__OFFSET, 0x0000000c
 2471              	.set CYFLD_USBPD_CC_NO_VALID_DATA_DETECTED__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 45


 2472              	.set CYFLD_USBPD_CRC_RX_TIMER_EXP__OFFSET, 0x0000000d
 2473              	.set CYFLD_USBPD_CRC_RX_TIMER_EXP__SIZE, 0x00000001
 2474              	.set CYFLD_USBPD_COLLISION_TYPE1__OFFSET, 0x0000000e
 2475              	.set CYFLD_USBPD_COLLISION_TYPE1__SIZE, 0x00000001
 2476              	.set CYFLD_USBPD_COLLISION_TYPE2__OFFSET, 0x0000000f
 2477              	.set CYFLD_USBPD_COLLISION_TYPE2__SIZE, 0x00000001
 2478              	.set CYFLD_USBPD_COLLISION_TYPE3__OFFSET, 0x00000010
 2479              	.set CYFLD_USBPD_COLLISION_TYPE3__SIZE, 0x00000001
 2480              	.set CYFLD_USBPD_COLLISION_TYPE4__OFFSET, 0x00000011
 2481              	.set CYFLD_USBPD_COLLISION_TYPE4__SIZE, 0x00000001
 2482              	.set CYFLD_USBPD_TX_SRAM_HALF_END__OFFSET, 0x00000012
 2483              	.set CYFLD_USBPD_TX_SRAM_HALF_END__SIZE, 0x00000001
 2484              	.set CYFLD_USBPD_RX_SRAM_HALF_END__OFFSET, 0x00000013
 2485              	.set CYFLD_USBPD_RX_SRAM_HALF_END__SIZE, 0x00000001
 2486              	.set CYFLD_USBPD_TX_RETRY_ENABLE_CLRD__OFFSET, 0x00000014
 2487              	.set CYFLD_USBPD_TX_RETRY_ENABLE_CLRD__SIZE, 0x00000001
 2488              	.set CYFLD_USBPD_KCHAR_ERROR__OFFSET, 0x00000015
 2489              	.set CYFLD_USBPD_KCHAR_ERROR__SIZE, 0x00000001
 2490              	.set CYFLD_USBPD_TX_CC_DATA_OEN_ASSERT__OFFSET, 0x00000016
 2491              	.set CYFLD_USBPD_TX_CC_DATA_OEN_ASSERT__SIZE, 0x00000001
 2492              	.set CYFLD_USBPD_TX_CC_DATA_OEN_DEASSERT__OFFSET, 0x00000017
 2493              	.set CYFLD_USBPD_TX_CC_DATA_OEN_DEASSERT__SIZE, 0x00000001
 2494              	.set CYFLD_USBPD_TX_REGULATOR_ENABLED__OFFSET, 0x00000018
 2495              	.set CYFLD_USBPD_TX_REGULATOR_ENABLED__SIZE, 0x00000001
 2496              	.set CYFLD_USBPD_TX_STATE_IDLE__OFFSET, 0x00000019
 2497              	.set CYFLD_USBPD_TX_STATE_IDLE__SIZE, 0x00000001
 2498              	.set CYFLD_USBPD_RX_STATE_IDLE__OFFSET, 0x0000001a
 2499              	.set CYFLD_USBPD_RX_STATE_IDLE__SIZE, 0x00000001
 2500              	.set CYFLD_USBPD_SAR_DONE__OFFSET, 0x0000001b
 2501              	.set CYFLD_USBPD_SAR_DONE__SIZE, 0x00000002
 2502              	.set CYREG_USBPD_INTR0_SET, 0x400a0504
 2503              	.set CYREG_USBPD_INTR0_MASK, 0x400a0508
 2504              	.set CYFLD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASK__OFFSET, 0x00000000
 2505              	.set CYFLD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASK__SIZE, 0x00000001
 2506              	.set CYFLD_USBPD_RCV_BAD_PACKET_COMPLETE_MASK__OFFSET, 0x00000001
 2507              	.set CYFLD_USBPD_RCV_BAD_PACKET_COMPLETE_MASK__SIZE, 0x00000001
 2508              	.set CYFLD_USBPD_RX_SOP_MASK__OFFSET, 0x00000002
 2509              	.set CYFLD_USBPD_RX_SOP_MASK__SIZE, 0x00000001
 2510              	.set CYFLD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASK__OFFSET, 0x00000003
 2511              	.set CYFLD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASK__SIZE, 0x00000001
 2512              	.set CYFLD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASK__OFFSET, 0x00000004
 2513              	.set CYFLD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASK__SIZE, 0x00000001
 2514              	.set CYFLD_USBPD_EOP_ERROR_MASK__OFFSET, 0x00000005
 2515              	.set CYFLD_USBPD_EOP_ERROR_MASK__SIZE, 0x00000001
 2516              	.set CYFLD_USBPD_RX_OVER_RUN_MASK__OFFSET, 0x00000006
 2517              	.set CYFLD_USBPD_RX_OVER_RUN_MASK__SIZE, 0x00000001
 2518              	.set CYFLD_USBPD_TX_PACKET_DONE_MASK__OFFSET, 0x00000007
 2519              	.set CYFLD_USBPD_TX_PACKET_DONE_MASK__SIZE, 0x00000001
 2520              	.set CYFLD_USBPD_TX_HARD_RST_DONE_MASK__OFFSET, 0x00000008
 2521              	.set CYFLD_USBPD_TX_HARD_RST_DONE_MASK__SIZE, 0x00000001
 2522              	.set CYFLD_USBPD_RCV_RST_MASK__OFFSET, 0x00000009
 2523              	.set CYFLD_USBPD_RCV_RST_MASK__SIZE, 0x00000001
 2524              	.set CYFLD_USBPD_TX_GOODCRC_MSG_DONE_MASK__OFFSET, 0x0000000a
 2525              	.set CYFLD_USBPD_TX_GOODCRC_MSG_DONE_MASK__SIZE, 0x00000001
 2526              	.set CYFLD_USBPD_CC_VALID_DATA_DETECTED_MASK__OFFSET, 0x0000000b
 2527              	.set CYFLD_USBPD_CC_VALID_DATA_DETECTED_MASK__SIZE, 0x00000001
 2528              	.set CYFLD_USBPD_CC_NO_VALID_DATA_DETECTED_MASK__OFFSET, 0x0000000c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 46


 2529              	.set CYFLD_USBPD_CC_NO_VALID_DATA_DETECTED_MASK__SIZE, 0x00000001
 2530              	.set CYFLD_USBPD_CRC_RX_TIMER_EXP_MASK__OFFSET, 0x0000000d
 2531              	.set CYFLD_USBPD_CRC_RX_TIMER_EXP_MASK__SIZE, 0x00000001
 2532              	.set CYFLD_USBPD_COLLISION_TYPE1_MASK__OFFSET, 0x0000000e
 2533              	.set CYFLD_USBPD_COLLISION_TYPE1_MASK__SIZE, 0x00000001
 2534              	.set CYFLD_USBPD_COLLISION_TYPE2_MASK__OFFSET, 0x0000000f
 2535              	.set CYFLD_USBPD_COLLISION_TYPE2_MASK__SIZE, 0x00000001
 2536              	.set CYFLD_USBPD_COLLISION_TYPE3_MASK__OFFSET, 0x00000010
 2537              	.set CYFLD_USBPD_COLLISION_TYPE3_MASK__SIZE, 0x00000001
 2538              	.set CYFLD_USBPD_COLLISION_TYPE4_MASK__OFFSET, 0x00000011
 2539              	.set CYFLD_USBPD_COLLISION_TYPE4_MASK__SIZE, 0x00000001
 2540              	.set CYFLD_USBPD_TX_SRAM_HALF_END_MASK__OFFSET, 0x00000012
 2541              	.set CYFLD_USBPD_TX_SRAM_HALF_END_MASK__SIZE, 0x00000001
 2542              	.set CYFLD_USBPD_RX_SRAM_HALF_END_MASK__OFFSET, 0x00000013
 2543              	.set CYFLD_USBPD_RX_SRAM_HALF_END_MASK__SIZE, 0x00000001
 2544              	.set CYFLD_USBPD_TX_RETRY_ENABLE_CLRD_MASK__OFFSET, 0x00000014
 2545              	.set CYFLD_USBPD_TX_RETRY_ENABLE_CLRD_MASK__SIZE, 0x00000001
 2546              	.set CYFLD_USBPD_KCHAR_ERROR_MASK__OFFSET, 0x00000015
 2547              	.set CYFLD_USBPD_KCHAR_ERROR_MASK__SIZE, 0x00000001
 2548              	.set CYFLD_USBPD_TX_CC_DATA_OEN_ASSERT_MASK__OFFSET, 0x00000016
 2549              	.set CYFLD_USBPD_TX_CC_DATA_OEN_ASSERT_MASK__SIZE, 0x00000001
 2550              	.set CYFLD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASK__OFFSET, 0x00000017
 2551              	.set CYFLD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASK__SIZE, 0x00000001
 2552              	.set CYFLD_USBPD_TX_REGULATOR_ENABLED_MASK__OFFSET, 0x00000018
 2553              	.set CYFLD_USBPD_TX_REGULATOR_ENABLED_MASK__SIZE, 0x00000001
 2554              	.set CYFLD_USBPD_TX_STATE_IDLE_MASK__OFFSET, 0x00000019
 2555              	.set CYFLD_USBPD_TX_STATE_IDLE_MASK__SIZE, 0x00000001
 2556              	.set CYFLD_USBPD_RX_STATE_IDLE_MASK__OFFSET, 0x0000001a
 2557              	.set CYFLD_USBPD_RX_STATE_IDLE_MASK__SIZE, 0x00000001
 2558              	.set CYFLD_USBPD_SAR_DONE_MASK__OFFSET, 0x0000001b
 2559              	.set CYFLD_USBPD_SAR_DONE_MASK__SIZE, 0x00000002
 2560              	.set CYREG_USBPD_INTR0_MASKED, 0x400a050c
 2561              	.set CYFLD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASKED__OFFSET, 0x00000000
 2562              	.set CYFLD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASKED__SIZE, 0x00000001
 2563              	.set CYFLD_USBPD_RCV_BAD_PACKET_COMPLETE_MASKED__OFFSET, 0x00000001
 2564              	.set CYFLD_USBPD_RCV_BAD_PACKET_COMPLETE_MASKED__SIZE, 0x00000001
 2565              	.set CYFLD_USBPD_RX_SOP_MASKED__OFFSET, 0x00000002
 2566              	.set CYFLD_USBPD_RX_SOP_MASKED__SIZE, 0x00000001
 2567              	.set CYFLD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASKED__OFFSET, 0x00000003
 2568              	.set CYFLD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASKED__SIZE, 0x00000001
 2569              	.set CYFLD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASKED__OFFSET, 0x00000004
 2570              	.set CYFLD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASKED__SIZE, 0x00000001
 2571              	.set CYFLD_USBPD_EOP_ERROR_MASKED__OFFSET, 0x00000005
 2572              	.set CYFLD_USBPD_EOP_ERROR_MASKED__SIZE, 0x00000001
 2573              	.set CYFLD_USBPD_RX_OVER_RUN_MASKED__OFFSET, 0x00000006
 2574              	.set CYFLD_USBPD_RX_OVER_RUN_MASKED__SIZE, 0x00000001
 2575              	.set CYFLD_USBPD_TX_PACKET_DONE_MASKED__OFFSET, 0x00000007
 2576              	.set CYFLD_USBPD_TX_PACKET_DONE_MASKED__SIZE, 0x00000001
 2577              	.set CYFLD_USBPD_TX_HARD_RST_DONE_MASKED__OFFSET, 0x00000008
 2578              	.set CYFLD_USBPD_TX_HARD_RST_DONE_MASKED__SIZE, 0x00000001
 2579              	.set CYFLD_USBPD_RCV_RST_MASKED__OFFSET, 0x00000009
 2580              	.set CYFLD_USBPD_RCV_RST_MASKED__SIZE, 0x00000001
 2581              	.set CYFLD_USBPD_TX_GOODCRC_MSG_DONE_MASKED__OFFSET, 0x0000000a
 2582              	.set CYFLD_USBPD_TX_GOODCRC_MSG_DONE_MASKED__SIZE, 0x00000001
 2583              	.set CYFLD_USBPD_CC_VALID_DATA_DETECTED_MASKED__OFFSET, 0x0000000b
 2584              	.set CYFLD_USBPD_CC_VALID_DATA_DETECTED_MASKED__SIZE, 0x00000001
 2585              	.set CYFLD_USBPD_CC_NO_VALID_DATA_DETECTED_MASKED__OFFSET, 0x0000000c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 47


 2586              	.set CYFLD_USBPD_CC_NO_VALID_DATA_DETECTED_MASKED__SIZE, 0x00000001
 2587              	.set CYFLD_USBPD_CRC_RX_TIMER_EXP_MASKED__OFFSET, 0x0000000d
 2588              	.set CYFLD_USBPD_CRC_RX_TIMER_EXP_MASKED__SIZE, 0x00000001
 2589              	.set CYFLD_USBPD_COLLISION_TYPE1_MASKED__OFFSET, 0x0000000e
 2590              	.set CYFLD_USBPD_COLLISION_TYPE1_MASKED__SIZE, 0x00000001
 2591              	.set CYFLD_USBPD_COLLISION_TYPE2_MASKED__OFFSET, 0x0000000f
 2592              	.set CYFLD_USBPD_COLLISION_TYPE2_MASKED__SIZE, 0x00000001
 2593              	.set CYFLD_USBPD_COLLISION_TYPE3_MASKED__OFFSET, 0x00000010
 2594              	.set CYFLD_USBPD_COLLISION_TYPE3_MASKED__SIZE, 0x00000001
 2595              	.set CYFLD_USBPD_COLLISION_TYPE4_MASKED__OFFSET, 0x00000011
 2596              	.set CYFLD_USBPD_COLLISION_TYPE4_MASKED__SIZE, 0x00000001
 2597              	.set CYFLD_USBPD_TX_SRAM_HALF_END_MASKED__OFFSET, 0x00000012
 2598              	.set CYFLD_USBPD_TX_SRAM_HALF_END_MASKED__SIZE, 0x00000001
 2599              	.set CYFLD_USBPD_RX_SRAM_HALF_END_MASKED__OFFSET, 0x00000013
 2600              	.set CYFLD_USBPD_RX_SRAM_HALF_END_MASKED__SIZE, 0x00000001
 2601              	.set CYFLD_USBPD_TX_RETRY_ENABLE_CLRD_MASKED__OFFSET, 0x00000014
 2602              	.set CYFLD_USBPD_TX_RETRY_ENABLE_CLRD_MASKED__SIZE, 0x00000001
 2603              	.set CYFLD_USBPD_KCHAR_ERROR_MASKED__OFFSET, 0x00000015
 2604              	.set CYFLD_USBPD_KCHAR_ERROR_MASKED__SIZE, 0x00000001
 2605              	.set CYFLD_USBPD_TX_CC_DATA_OEN_ASSERT_MASKED__OFFSET, 0x00000016
 2606              	.set CYFLD_USBPD_TX_CC_DATA_OEN_ASSERT_MASKED__SIZE, 0x00000001
 2607              	.set CYFLD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASKED__OFFSET, 0x00000017
 2608              	.set CYFLD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASKED__SIZE, 0x00000001
 2609              	.set CYFLD_USBPD_TX_REGULATOR_ENABLED_MASKED__OFFSET, 0x00000018
 2610              	.set CYFLD_USBPD_TX_REGULATOR_ENABLED_MASKED__SIZE, 0x00000001
 2611              	.set CYFLD_USBPD_TX_STATE_IDLE_MASKED__OFFSET, 0x00000019
 2612              	.set CYFLD_USBPD_TX_STATE_IDLE_MASKED__SIZE, 0x00000001
 2613              	.set CYFLD_USBPD_RX_STATE_IDLE_MASKED__OFFSET, 0x0000001a
 2614              	.set CYFLD_USBPD_RX_STATE_IDLE_MASKED__SIZE, 0x00000001
 2615              	.set CYFLD_USBPD_SAR_DONE_MASKED__OFFSET, 0x0000001b
 2616              	.set CYFLD_USBPD_SAR_DONE_MASKED__SIZE, 0x00000002
 2617              	.set CYREG_USBPD_INTR2, 0x400a0510
 2618              	.set CYFLD_USBPD_UI_CAL_DONE__OFFSET, 0x00000000
 2619              	.set CYFLD_USBPD_UI_CAL_DONE__SIZE, 0x00000001
 2620              	.set CYFLD_USBPD_HPD_IRQ__OFFSET, 0x00000001
 2621              	.set CYFLD_USBPD_HPD_IRQ__SIZE, 0x00000001
 2622              	.set CYFLD_USBPD_HPD_PLUGED__OFFSET, 0x00000002
 2623              	.set CYFLD_USBPD_HPD_PLUGED__SIZE, 0x00000001
 2624              	.set CYFLD_USBPD_HPD_UNPLUGED__OFFSET, 0x00000003
 2625              	.set CYFLD_USBPD_HPD_UNPLUGED__SIZE, 0x00000001
 2626              	.set CYFLD_USBPD_HPD_UNSTABLE__OFFSET, 0x00000004
 2627              	.set CYFLD_USBPD_HPD_UNSTABLE__SIZE, 0x00000001
 2628              	.set CYFLD_USBPD_HPD_QUEUE__OFFSET, 0x00000005
 2629              	.set CYFLD_USBPD_HPD_QUEUE__SIZE, 0x00000001
 2630              	.set CYFLD_USBPD_HPDT_COMMAND_DONE__OFFSET, 0x00000006
 2631              	.set CYFLD_USBPD_HPDT_COMMAND_DONE__SIZE, 0x00000001
 2632              	.set CYFLD_USBPD_EXTENDED_MSG_DET__OFFSET, 0x00000007
 2633              	.set CYFLD_USBPD_EXTENDED_MSG_DET__SIZE, 0x00000001
 2634              	.set CYFLD_USBPD_CHUNK_DET__OFFSET, 0x00000008
 2635              	.set CYFLD_USBPD_CHUNK_DET__SIZE, 0x00000001
 2636              	.set CYFLD_USBPD_RX_SRAM_OVER_FLOW__OFFSET, 0x00000009
 2637              	.set CYFLD_USBPD_RX_SRAM_OVER_FLOW__SIZE, 0x00000001
 2638              	.set CYFLD_USBPD_TX_SRAM_UNDER_FLOW__OFFSET, 0x0000000a
 2639              	.set CYFLD_USBPD_TX_SRAM_UNDER_FLOW__SIZE, 0x00000001
 2640              	.set CYFLD_USBPD_VREG20V_SWITCH_DONE__OFFSET, 0x0000000f
 2641              	.set CYFLD_USBPD_VREG20V_SWITCH_DONE__SIZE, 0x00000001
 2642              	.set CYFLD_USBPD_SWAP_PULSE__OFFSET, 0x00000012
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 48


 2643              	.set CYFLD_USBPD_SWAP_PULSE__SIZE, 0x00000001
 2644              	.set CYFLD_USBPD_SWAP_RCVD__OFFSET, 0x00000013
 2645              	.set CYFLD_USBPD_SWAP_RCVD__SIZE, 0x00000001
 2646              	.set CYFLD_USBPD_SWAP_DISCONNECT__OFFSET, 0x00000014
 2647              	.set CYFLD_USBPD_SWAP_DISCONNECT__SIZE, 0x00000001
 2648              	.set CYFLD_USBPD_SWAP_COMMAND_DONE__OFFSET, 0x00000015
 2649              	.set CYFLD_USBPD_SWAP_COMMAND_DONE__SIZE, 0x00000001
 2650              	.set CYREG_USBPD_INTR2_SET, 0x400a0514
 2651              	.set CYREG_USBPD_INTR2_MASK, 0x400a0518
 2652              	.set CYFLD_USBPD_UI_CAL_DONE_MASK__OFFSET, 0x00000000
 2653              	.set CYFLD_USBPD_UI_CAL_DONE_MASK__SIZE, 0x00000001
 2654              	.set CYFLD_USBPD_HPD_IRQ_MASK__OFFSET, 0x00000001
 2655              	.set CYFLD_USBPD_HPD_IRQ_MASK__SIZE, 0x00000001
 2656              	.set CYFLD_USBPD_HPD_PLUGED_MASK__OFFSET, 0x00000002
 2657              	.set CYFLD_USBPD_HPD_PLUGED_MASK__SIZE, 0x00000001
 2658              	.set CYFLD_USBPD_HPD_UNPLUGED_MASK__OFFSET, 0x00000003
 2659              	.set CYFLD_USBPD_HPD_UNPLUGED_MASK__SIZE, 0x00000001
 2660              	.set CYFLD_USBPD_HPD_UNSTABLE_MASK__OFFSET, 0x00000004
 2661              	.set CYFLD_USBPD_HPD_UNSTABLE_MASK__SIZE, 0x00000001
 2662              	.set CYFLD_USBPD_HPD_QUEUE_MASK__OFFSET, 0x00000005
 2663              	.set CYFLD_USBPD_HPD_QUEUE_MASK__SIZE, 0x00000001
 2664              	.set CYFLD_USBPD_HPDT_COMMAND_DONE_MASK__OFFSET, 0x00000006
 2665              	.set CYFLD_USBPD_HPDT_COMMAND_DONE_MASK__SIZE, 0x00000001
 2666              	.set CYFLD_USBPD_EXTENDED_MSG_DET_MASK__OFFSET, 0x00000007
 2667              	.set CYFLD_USBPD_EXTENDED_MSG_DET_MASK__SIZE, 0x00000001
 2668              	.set CYFLD_USBPD_CHUNK_DET_MASK__OFFSET, 0x00000008
 2669              	.set CYFLD_USBPD_CHUNK_DET_MASK__SIZE, 0x00000001
 2670              	.set CYFLD_USBPD_RX_SRAM_OVER_FLOW_MASK__OFFSET, 0x00000009
 2671              	.set CYFLD_USBPD_RX_SRAM_OVER_FLOW_MASK__SIZE, 0x00000001
 2672              	.set CYFLD_USBPD_TX_SRAM_UNDER_FLOW_MASK__OFFSET, 0x0000000a
 2673              	.set CYFLD_USBPD_TX_SRAM_UNDER_FLOW_MASK__SIZE, 0x00000001
 2674              	.set CYFLD_USBPD_VREG20V_SWITCH_DONE_MASK__OFFSET, 0x0000000f
 2675              	.set CYFLD_USBPD_VREG20V_SWITCH_DONE_MASK__SIZE, 0x00000001
 2676              	.set CYFLD_USBPD_SWAP_PULSE_MASK__OFFSET, 0x00000012
 2677              	.set CYFLD_USBPD_SWAP_PULSE_MASK__SIZE, 0x00000001
 2678              	.set CYFLD_USBPD_SWAP_RCVD_MASK__OFFSET, 0x00000013
 2679              	.set CYFLD_USBPD_SWAP_RCVD_MASK__SIZE, 0x00000001
 2680              	.set CYFLD_USBPD_SWAP_DISCONNECT_MASK__OFFSET, 0x00000014
 2681              	.set CYFLD_USBPD_SWAP_DISCONNECT_MASK__SIZE, 0x00000001
 2682              	.set CYFLD_USBPD_SWAP_COMMAND_DONE_MASK__OFFSET, 0x00000015
 2683              	.set CYFLD_USBPD_SWAP_COMMAND_DONE_MASK__SIZE, 0x00000001
 2684              	.set CYREG_USBPD_INTR2_MASKED, 0x400a051c
 2685              	.set CYFLD_USBPD_UI_CAL_DONE_MASKED__OFFSET, 0x00000000
 2686              	.set CYFLD_USBPD_UI_CAL_DONE_MASKED__SIZE, 0x00000001
 2687              	.set CYFLD_USBPD_HPD_IRQ_MASKED__OFFSET, 0x00000001
 2688              	.set CYFLD_USBPD_HPD_IRQ_MASKED__SIZE, 0x00000001
 2689              	.set CYFLD_USBPD_HPD_PLUGED_MASKED__OFFSET, 0x00000002
 2690              	.set CYFLD_USBPD_HPD_PLUGED_MASKED__SIZE, 0x00000001
 2691              	.set CYFLD_USBPD_HPD_UNPLUGED_MASKED__OFFSET, 0x00000003
 2692              	.set CYFLD_USBPD_HPD_UNPLUGED_MASKED__SIZE, 0x00000001
 2693              	.set CYFLD_USBPD_HPD_UNSTABLE_MASKED__OFFSET, 0x00000004
 2694              	.set CYFLD_USBPD_HPD_UNSTABLE_MASKED__SIZE, 0x00000001
 2695              	.set CYFLD_USBPD_HPD_QUEUE_MASKED__OFFSET, 0x00000005
 2696              	.set CYFLD_USBPD_HPD_QUEUE_MASKED__SIZE, 0x00000001
 2697              	.set CYFLD_USBPD_HPDT_COMMAND_DONE_MASKED__OFFSET, 0x00000006
 2698              	.set CYFLD_USBPD_HPDT_COMMAND_DONE_MASKED__SIZE, 0x00000001
 2699              	.set CYFLD_USBPD_EXTENDED_MSG_DET_MASKED__OFFSET, 0x00000007
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 49


 2700              	.set CYFLD_USBPD_EXTENDED_MSG_DET_MASKED__SIZE, 0x00000001
 2701              	.set CYFLD_USBPD_CHUNK_DET_MASKED__OFFSET, 0x00000008
 2702              	.set CYFLD_USBPD_CHUNK_DET_MASKED__SIZE, 0x00000001
 2703              	.set CYFLD_USBPD_RX_SRAM_OVER_FLOW_MASKED__OFFSET, 0x00000009
 2704              	.set CYFLD_USBPD_RX_SRAM_OVER_FLOW_MASKED__SIZE, 0x00000001
 2705              	.set CYFLD_USBPD_TX_SRAM_UNDER_FLOW_MASKED__OFFSET, 0x0000000a
 2706              	.set CYFLD_USBPD_TX_SRAM_UNDER_FLOW_MASKED__SIZE, 0x00000001
 2707              	.set CYFLD_USBPD_VREG20V_SWITCH_DONE_MASKED__OFFSET, 0x0000000f
 2708              	.set CYFLD_USBPD_VREG20V_SWITCH_DONE_MASKED__SIZE, 0x00000001
 2709              	.set CYFLD_USBPD_SWAP_PULSE_MASKED__OFFSET, 0x00000012
 2710              	.set CYFLD_USBPD_SWAP_PULSE_MASKED__SIZE, 0x00000001
 2711              	.set CYFLD_USBPD_SWAP_RCVD_MASKED__OFFSET, 0x00000013
 2712              	.set CYFLD_USBPD_SWAP_RCVD_MASKED__SIZE, 0x00000001
 2713              	.set CYFLD_USBPD_SWAP_DISCONNECT_MASKED__OFFSET, 0x00000014
 2714              	.set CYFLD_USBPD_SWAP_DISCONNECT_MASKED__SIZE, 0x00000001
 2715              	.set CYFLD_USBPD_SWAP_COMMAND_DONE_MASKED__OFFSET, 0x00000015
 2716              	.set CYFLD_USBPD_SWAP_COMMAND_DONE_MASKED__SIZE, 0x00000001
 2717              	.set CYREG_USBPD_INTR4, 0x400a0520
 2718              	.set CYFLD_USBPD_AFC_PING_RECVD__OFFSET, 0x00000000
 2719              	.set CYFLD_USBPD_AFC_PING_RECVD__SIZE, 0x00000002
 2720              	.set CYFLD_USBPD_AFC_SM_IDLE__OFFSET, 0x0000000c
 2721              	.set CYFLD_USBPD_AFC_SM_IDLE__SIZE, 0x00000002
 2722              	.set CYFLD_USBPD_AFC_TIMEOUT__OFFSET, 0x00000010
 2723              	.set CYFLD_USBPD_AFC_TIMEOUT__SIZE, 0x00000002
 2724              	.set CYFLD_USBPD_AFC_RX_RESET__OFFSET, 0x00000014
 2725              	.set CYFLD_USBPD_AFC_RX_RESET__SIZE, 0x00000002
 2726              	.set CYFLD_USBPD_UPDATE_PING_PONG__OFFSET, 0x00000018
 2727              	.set CYFLD_USBPD_UPDATE_PING_PONG__SIZE, 0x00000002
 2728              	.set CYFLD_USBPD_AFC_ERROR__OFFSET, 0x0000001c
 2729              	.set CYFLD_USBPD_AFC_ERROR__SIZE, 0x00000002
 2730              	.set CYREG_USBPD_INTR4_SET, 0x400a0524
 2731              	.set CYREG_USBPD_INTR4_MASK, 0x400a0528
 2732              	.set CYFLD_USBPD_AFC_PING_RECVD_MASK__OFFSET, 0x00000000
 2733              	.set CYFLD_USBPD_AFC_PING_RECVD_MASK__SIZE, 0x00000002
 2734              	.set CYFLD_USBPD_AFC_SM_IDLE_MASK__OFFSET, 0x0000000c
 2735              	.set CYFLD_USBPD_AFC_SM_IDLE_MASK__SIZE, 0x00000002
 2736              	.set CYFLD_USBPD_AFC_TIMEOUT_MASK__OFFSET, 0x00000010
 2737              	.set CYFLD_USBPD_AFC_TIMEOUT_MASK__SIZE, 0x00000002
 2738              	.set CYFLD_USBPD_AFC_RX_RESET_MASK__OFFSET, 0x00000014
 2739              	.set CYFLD_USBPD_AFC_RX_RESET_MASK__SIZE, 0x00000002
 2740              	.set CYFLD_USBPD_UPDATE_PING_PONG_MASK__OFFSET, 0x00000018
 2741              	.set CYFLD_USBPD_UPDATE_PING_PONG_MASK__SIZE, 0x00000002
 2742              	.set CYFLD_USBPD_AFC_ERROR_MASK__OFFSET, 0x0000001c
 2743              	.set CYFLD_USBPD_AFC_ERROR_MASK__SIZE, 0x00000002
 2744              	.set CYREG_USBPD_INTR4_MASKED, 0x400a052c
 2745              	.set CYFLD_USBPD_AFC_PING_RECVD_MASKED__OFFSET, 0x00000000
 2746              	.set CYFLD_USBPD_AFC_PING_RECVD_MASKED__SIZE, 0x00000002
 2747              	.set CYFLD_USBPD_AFC_SM_IDLE_MASKED__OFFSET, 0x0000000c
 2748              	.set CYFLD_USBPD_AFC_SM_IDLE_MASKED__SIZE, 0x00000002
 2749              	.set CYFLD_USBPD_AFC_TIMEOUT_MASKED__OFFSET, 0x00000010
 2750              	.set CYFLD_USBPD_AFC_TIMEOUT_MASKED__SIZE, 0x00000002
 2751              	.set CYFLD_USBPD_AFC_RX_RESET_MASKED__OFFSET, 0x00000014
 2752              	.set CYFLD_USBPD_AFC_RX_RESET_MASKED__SIZE, 0x00000002
 2753              	.set CYFLD_USBPD_UPDATE_PING_PONG_MASKED__OFFSET, 0x00000018
 2754              	.set CYFLD_USBPD_UPDATE_PING_PONG_MASKED__SIZE, 0x00000002
 2755              	.set CYFLD_USBPD_AFC_ERROR_MASKED__OFFSET, 0x0000001c
 2756              	.set CYFLD_USBPD_AFC_ERROR_MASKED__SIZE, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 50


 2757              	.set CYREG_USBPD_INTR6, 0x400a0530
 2758              	.set CYFLD_USBPD_QC_3_D_P_PULSE_RCVD__OFFSET, 0x00000000
 2759              	.set CYFLD_USBPD_QC_3_D_P_PULSE_RCVD__SIZE, 0x00000002
 2760              	.set CYFLD_USBPD_QC_3_D_M_PULSE_RCVD__OFFSET, 0x00000004
 2761              	.set CYFLD_USBPD_QC_3_D_M_PULSE_RCVD__SIZE, 0x00000002
 2762              	.set CYFLD_USBPD_QC_3_DEVICE_REQ_SENT__OFFSET, 0x00000008
 2763              	.set CYFLD_USBPD_QC_3_DEVICE_REQ_SENT__SIZE, 0x00000002
 2764              	.set CYREG_USBPD_INTR6_SET, 0x400a0534
 2765              	.set CYREG_USBPD_INTR6_MASK, 0x400a0538
 2766              	.set CYFLD_USBPD_QC_3_D_P_PULSE_RCVD_MASK__OFFSET, 0x00000000
 2767              	.set CYFLD_USBPD_QC_3_D_P_PULSE_RCVD_MASK__SIZE, 0x00000002
 2768              	.set CYFLD_USBPD_QC_3_D_M_PULSE_RCVD_MASK__OFFSET, 0x00000004
 2769              	.set CYFLD_USBPD_QC_3_D_M_PULSE_RCVD_MASK__SIZE, 0x00000002
 2770              	.set CYFLD_USBPD_QC_3_DEVICE_REQ_SENT_MASK__OFFSET, 0x00000008
 2771              	.set CYFLD_USBPD_QC_3_DEVICE_REQ_SENT_MASK__SIZE, 0x00000002
 2772              	.set CYREG_USBPD_INTR6_MASKED, 0x400a053c
 2773              	.set CYFLD_USBPD_QC_3_D_P_PULSE_RCVD_MASKED__OFFSET, 0x00000000
 2774              	.set CYFLD_USBPD_QC_3_D_P_PULSE_RCVD_MASKED__SIZE, 0x00000002
 2775              	.set CYFLD_USBPD_QC_3_D_M_PULSE_RCVD_MASKED__OFFSET, 0x00000004
 2776              	.set CYFLD_USBPD_QC_3_D_M_PULSE_RCVD_MASKED__SIZE, 0x00000002
 2777              	.set CYFLD_USBPD_QC_3_DEVICE_REQ_SENT_MASKED__OFFSET, 0x00000008
 2778              	.set CYFLD_USBPD_QC_3_DEVICE_REQ_SENT_MASKED__SIZE, 0x00000002
 2779              	.set CYREG_USBPD_DDFT_MUX, 0x400a0580
 2780              	.set CYFLD_USBPD_DDFT0_SEL__OFFSET, 0x00000000
 2781              	.set CYFLD_USBPD_DDFT0_SEL__SIZE, 0x00000006
 2782              	.set CYFLD_USBPD_DDFT1_SEL__OFFSET, 0x00000006
 2783              	.set CYFLD_USBPD_DDFT1_SEL__SIZE, 0x00000006
 2784              	.set CYREG_USBPD_INTR_DDFT_MUX, 0x400a0584
 2785              	.set CYFLD_USBPD_INTR_DDFT0_SEL__OFFSET, 0x00000000
 2786              	.set CYFLD_USBPD_INTR_DDFT0_SEL__SIZE, 0x00000008
 2787              	.set CYFLD_USBPD_INTR_DDFT1_SEL__OFFSET, 0x00000008
 2788              	.set CYFLD_USBPD_INTR_DDFT1_SEL__SIZE, 0x00000008
 2789              	.set CYREG_USBPD_NCELL_DDFT_MUX, 0x400a0588
 2790              	.set CYFLD_USBPD_NCELL_DDFT0_SEL__OFFSET, 0x00000000
 2791              	.set CYFLD_USBPD_NCELL_DDFT0_SEL__SIZE, 0x00000008
 2792              	.set CYFLD_USBPD_NCELL_DDFT1_SEL__OFFSET, 0x00000008
 2793              	.set CYFLD_USBPD_NCELL_DDFT1_SEL__SIZE, 0x00000008
 2794              	.set CYREG_USBPD_GPIO_DDFT_MUX, 0x400a058c
 2795              	.set CYFLD_USBPD_GPIO_DDFT0_SEL__OFFSET, 0x00000000
 2796              	.set CYFLD_USBPD_GPIO_DDFT0_SEL__SIZE, 0x00000007
 2797              	.set CYFLD_USBPD_GPIO_DDFT0_POLARITY__OFFSET, 0x00000007
 2798              	.set CYFLD_USBPD_GPIO_DDFT0_POLARITY__SIZE, 0x00000001
 2799              	.set CYFLD_USBPD_GPIO_DDFT1_SEL__OFFSET, 0x00000008
 2800              	.set CYFLD_USBPD_GPIO_DDFT1_SEL__SIZE, 0x00000007
 2801              	.set CYFLD_USBPD_GPIO_DDFT1_POLARITY__OFFSET, 0x0000000f
 2802              	.set CYFLD_USBPD_GPIO_DDFT1_POLARITY__SIZE, 0x00000001
 2803              	.set CYREG_USBPD_GPIO_INTR_DDFT_MUX, 0x400a0590
 2804              	.set CYFLD_USBPD_GPIO_INTR_DDFT0_SEL__OFFSET, 0x00000000
 2805              	.set CYFLD_USBPD_GPIO_INTR_DDFT0_SEL__SIZE, 0x00000008
 2806              	.set CYFLD_USBPD_GPIO_INTR_DDFT1_SEL__OFFSET, 0x00000008
 2807              	.set CYFLD_USBPD_GPIO_INTR_DDFT1_SEL__SIZE, 0x00000008
 2808              	.set CYREG_USBPD_FAULT_GPIO_CTRL, 0x400a0594
 2809              	.set CYFLD_USBPD_FAULT_EN__OFFSET, 0x00000000
 2810              	.set CYFLD_USBPD_FAULT_EN__SIZE, 0x00000001
 2811              	.set CYFLD_USBPD_FAULT_CLEAR__OFFSET, 0x00000001
 2812              	.set CYFLD_USBPD_FAULT_CLEAR__SIZE, 0x00000001
 2813              	.set CYFLD_USBPD_FAULT_GPIO_0_SEL__OFFSET, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 51


 2814              	.set CYFLD_USBPD_FAULT_GPIO_0_SEL__SIZE, 0x00000003
 2815              	.set CYFLD_USBPD_FAULT_GPIO_0_POLARITY__OFFSET, 0x00000005
 2816              	.set CYFLD_USBPD_FAULT_GPIO_0_POLARITY__SIZE, 0x00000001
 2817              	.set CYFLD_USBPD_FAULT_GPIO_1_SEL__OFFSET, 0x00000006
 2818              	.set CYFLD_USBPD_FAULT_GPIO_1_SEL__SIZE, 0x00000003
 2819              	.set CYFLD_USBPD_FAULT_GPIO_1_POLARITY__OFFSET, 0x00000009
 2820              	.set CYFLD_USBPD_FAULT_GPIO_1_POLARITY__SIZE, 0x00000001
 2821              	.set CYFLD_USBPD_FAULT_MASK__OFFSET, 0x0000000a
 2822              	.set CYFLD_USBPD_FAULT_MASK__SIZE, 0x00000007
 2823              	.set CYREG_USBPD_CC_CTRL_0, 0x400a0600
 2824              	.set CYFLD_USBPD_TX_EN__OFFSET, 0x00000000
 2825              	.set CYFLD_USBPD_TX_EN__SIZE, 0x00000001
 2826              	.set CYFLD_USBPD_RX_EN__OFFSET, 0x00000001
 2827              	.set CYFLD_USBPD_RX_EN__SIZE, 0x00000001
 2828              	.set CYFLD_USBPD_CC_1V2__OFFSET, 0x00000002
 2829              	.set CYFLD_USBPD_CC_1V2__SIZE, 0x00000001
 2830              	.set CYFLD_USBPD_CMP_EN__OFFSET, 0x00000003
 2831              	.set CYFLD_USBPD_CMP_EN__SIZE, 0x00000001
 2832              	.set CYFLD_USBPD_CMP_DN_CC1V2__OFFSET, 0x00000004
 2833              	.set CYFLD_USBPD_CMP_DN_CC1V2__SIZE, 0x00000001
 2834              	.set CYFLD_USBPD_CMP_DN_VSEL__OFFSET, 0x00000005
 2835              	.set CYFLD_USBPD_CMP_DN_VSEL__SIZE, 0x00000003
 2836              	.set CYVAL_USBPD_CMP_DN_VSEL_SEL_0_2_VOL, 0x00000000
 2837              	.set CYVAL_USBPD_CMP_DN_VSEL_SEL_0_4_VOL, 0x00000001
 2838              	.set CYVAL_USBPD_CMP_DN_VSEL_SEL_0_55_VOL, 0x00000002
 2839              	.set CYVAL_USBPD_CMP_DN_VSEL_SEL_0_655_VOL, 0x00000003
 2840              	.set CYVAL_USBPD_CMP_DN_VSEL_SEL_0_8_VOL, 0x00000004
 2841              	.set CYVAL_USBPD_CMP_DN_VSEL_SEL_1_235_VOL, 0x00000005
 2842              	.set CYVAL_USBPD_CMP_DN_VSEL_SEL_1_575_VOL, 0x00000006
 2843              	.set CYVAL_USBPD_CMP_DN_VSEL_SEL_2_6_VOL, 0x00000007
 2844              	.set CYFLD_USBPD_CMP_UP_CC1V2__OFFSET, 0x00000008
 2845              	.set CYFLD_USBPD_CMP_UP_CC1V2__SIZE, 0x00000001
 2846              	.set CYFLD_USBPD_CMP_UP_VSEL__OFFSET, 0x00000009
 2847              	.set CYFLD_USBPD_CMP_UP_VSEL__SIZE, 0x00000003
 2848              	.set CYVAL_USBPD_CMP_UP_VSEL_SEL_0_2_VOL, 0x00000000
 2849              	.set CYVAL_USBPD_CMP_UP_VSEL_SEL_0_4_VOL, 0x00000001
 2850              	.set CYVAL_USBPD_CMP_UP_VSEL_SEL_0_3_VOL, 0x00000002
 2851              	.set CYVAL_USBPD_CMP_UP_VSEL_SEL_0_655_VOL, 0x00000003
 2852              	.set CYVAL_USBPD_CMP_UP_VSEL_SEL_0_8_VOL, 0x00000004
 2853              	.set CYVAL_USBPD_CMP_UP_VSEL_SEL_1_235_VOL, 0x00000005
 2854              	.set CYVAL_USBPD_CMP_UP_VSEL_SEL_1_575_VOL, 0x00000006
 2855              	.set CYVAL_USBPD_CMP_UP_VSEL_SEL_2_6_VOL, 0x00000007
 2856              	.set CYFLD_USBPD_CMP_UP_OFFSET__OFFSET, 0x0000000c
 2857              	.set CYFLD_USBPD_CMP_UP_OFFSET__SIZE, 0x00000003
 2858              	.set CYFLD_USBPD_CMP_UP_OFFSET_EN__OFFSET, 0x0000000f
 2859              	.set CYFLD_USBPD_CMP_UP_OFFSET_EN__SIZE, 0x00000001
 2860              	.set CYFLD_USBPD_CMP_LA_CC1V2__OFFSET, 0x00000010
 2861              	.set CYFLD_USBPD_CMP_LA_CC1V2__SIZE, 0x00000001
 2862              	.set CYFLD_USBPD_CMP_LA_VSEL__OFFSET, 0x00000011
 2863              	.set CYFLD_USBPD_CMP_LA_VSEL__SIZE, 0x00000003
 2864              	.set CYFLD_USBPD_RD_CC1_DB_DIS__OFFSET, 0x00000014
 2865              	.set CYFLD_USBPD_RD_CC1_DB_DIS__SIZE, 0x00000001
 2866              	.set CYFLD_USBPD_RD_CC2_DB_DIS__OFFSET, 0x00000015
 2867              	.set CYFLD_USBPD_RD_CC2_DB_DIS__SIZE, 0x00000001
 2868              	.set CYFLD_USBPD_RD_CC1_EN__OFFSET, 0x00000016
 2869              	.set CYFLD_USBPD_RD_CC1_EN__SIZE, 0x00000001
 2870              	.set CYFLD_USBPD_RD_CC2_EN__OFFSET, 0x00000017
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 52


 2871              	.set CYFLD_USBPD_RD_CC2_EN__SIZE, 0x00000001
 2872              	.set CYFLD_USBPD_RP_CC1_EN__OFFSET, 0x00000018
 2873              	.set CYFLD_USBPD_RP_CC1_EN__SIZE, 0x00000001
 2874              	.set CYFLD_USBPD_RP_CC2_EN__OFFSET, 0x00000019
 2875              	.set CYFLD_USBPD_RP_CC2_EN__SIZE, 0x00000001
 2876              	.set CYFLD_USBPD_RP_MODE__OFFSET, 0x0000001a
 2877              	.set CYFLD_USBPD_RP_MODE__SIZE, 0x00000002
 2878              	.set CYVAL_USBPD_RP_MODE_PU0_80_UA, 0x00000000
 2879              	.set CYVAL_USBPD_RP_MODE_PU1_1p5_A, 0x00000001
 2880              	.set CYVAL_USBPD_RP_MODE_PU2_80_UA, 0x00000002
 2881              	.set CYVAL_USBPD_RP_MODE_PU3_3A, 0x00000003
 2882              	.set CYFLD_USBPD_EN_HYST__OFFSET, 0x0000001c
 2883              	.set CYFLD_USBPD_EN_HYST__SIZE, 0x00000001
 2884              	.set CYFLD_USBPD_HYST_MODE__OFFSET, 0x0000001d
 2885              	.set CYFLD_USBPD_HYST_MODE__SIZE, 0x00000001
 2886              	.set CYFLD_USBPD_DFP_EN__OFFSET, 0x0000001e
 2887              	.set CYFLD_USBPD_DFP_EN__SIZE, 0x00000001
 2888              	.set CYFLD_USBPD_PWR_DISABLE__OFFSET, 0x0000001f
 2889              	.set CYFLD_USBPD_PWR_DISABLE__SIZE, 0x00000001
 2890              	.set CYREG_USBPD_CC_CTRL_1, 0x400a0604
 2891              	.set CYFLD_USBPD_CC_ADFT_EN__OFFSET, 0x00000000
 2892              	.set CYFLD_USBPD_CC_ADFT_EN__SIZE, 0x00000001
 2893              	.set CYFLD_USBPD_CC_ADFT_CTRL__OFFSET, 0x00000001
 2894              	.set CYFLD_USBPD_CC_ADFT_CTRL__SIZE, 0x00000005
 2895              	.set CYFLD_USBPD_RX_OFFSET_EN__OFFSET, 0x00000006
 2896              	.set CYFLD_USBPD_RX_OFFSET_EN__SIZE, 0x00000001
 2897              	.set CYFLD_USBPD_RX_OFFSET__OFFSET, 0x00000007
 2898              	.set CYFLD_USBPD_RX_OFFSET__SIZE, 0x00000003
 2899              	.set CYFLD_USBPD_DS_ATTACH_DET_EN__OFFSET, 0x0000000a
 2900              	.set CYFLD_USBPD_DS_ATTACH_DET_EN__SIZE, 0x00000001
 2901              	.set CYFLD_USBPD_VTX_SEL__OFFSET, 0x0000000b
 2902              	.set CYFLD_USBPD_VTX_SEL__SIZE, 0x00000003
 2903              	.set CYVAL_USBPD_VTX_SEL_SEL_0_93_V, 0x00000000
 2904              	.set CYVAL_USBPD_VTX_SEL_SEL_1_03_V, 0x00000001
 2905              	.set CYVAL_USBPD_VTX_SEL_SEL_1_125_V, 0x00000002
 2906              	.set CYVAL_USBPD_VTX_SEL_SEL_1_225_V, 0x00000003
 2907              	.set CYVAL_USBPD_VTX_SEL_SEL_1_33_V, 0x00000004
 2908              	.set CYVAL_USBPD_VTX_SEL_SEL_1_43_V, 0x00000005
 2909              	.set CYVAL_USBPD_VTX_SEL_SEL_1_53_V, 0x00000006
 2910              	.set CYVAL_USBPD_VTX_SEL_SEL_1_63_V, 0x00000007
 2911              	.set CYFLD_USBPD_CC_ISO_N__OFFSET, 0x0000000e
 2912              	.set CYFLD_USBPD_CC_ISO_N__SIZE, 0x00000001
 2913              	.set CYFLD_USBPD_CC_VREF_1P1_SEL__OFFSET, 0x0000000f
 2914              	.set CYFLD_USBPD_CC_VREF_1P1_SEL__SIZE, 0x00000001
 2915              	.set CYFLD_USBPD_CP_REF_SEL__OFFSET, 0x00000010
 2916              	.set CYFLD_USBPD_CP_REF_SEL__SIZE, 0x00000001
 2917              	.set CYFLD_USBPD_CMP_FS_CC1V2__OFFSET, 0x00000011
 2918              	.set CYFLD_USBPD_CMP_FS_CC1V2__SIZE, 0x00000001
 2919              	.set CYFLD_USBPD_CMP_FS_VSEL__OFFSET, 0x00000012
 2920              	.set CYFLD_USBPD_CMP_FS_VSEL__SIZE, 0x00000003
 2921              	.set CYVAL_USBPD_CMP_FS_VSEL_SEL_0_2_VOL, 0x00000000
 2922              	.set CYVAL_USBPD_CMP_FS_VSEL_SEL_0_4_VOL, 0x00000001
 2923              	.set CYVAL_USBPD_CMP_FS_VSEL_SEL_0_52_VOL, 0x00000002
 2924              	.set CYVAL_USBPD_CMP_FS_VSEL_SEL_0_655_VOL, 0x00000003
 2925              	.set CYVAL_USBPD_CMP_FS_VSEL_SEL_0_8_VOL, 0x00000004
 2926              	.set CYVAL_USBPD_CMP_FS_VSEL_SEL_1_235_VOL, 0x00000005
 2927              	.set CYVAL_USBPD_CMP_FS_VSEL_SEL_1_77_VOL, 0x00000006
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 53


 2928              	.set CYVAL_USBPD_CMP_FS_VSEL_SEL_2_6_VOL, 0x00000007
 2929              	.set CYREG_USBPD_DPSLP_REF_CTRL, 0x400a0608
 2930              	.set CYFLD_USBPD_IGEN_EN__OFFSET, 0x00000000
 2931              	.set CYFLD_USBPD_IGEN_EN__SIZE, 0x00000001
 2932              	.set CYFLD_USBPD_DPSLP_ADFT_EN__OFFSET, 0x00000001
 2933              	.set CYFLD_USBPD_DPSLP_ADFT_EN__SIZE, 0x00000001
 2934              	.set CYFLD_USBPD_ADFT_CTRL__OFFSET, 0x00000002
 2935              	.set CYFLD_USBPD_ADFT_CTRL__SIZE, 0x00000001
 2936              	.set CYFLD_USBPD_PD_DPSLP__OFFSET, 0x00000003
 2937              	.set CYFLD_USBPD_PD_DPSLP__SIZE, 0x00000001
 2938              	.set CYFLD_USBPD_PCTAT_CTRL__OFFSET, 0x00000004
 2939              	.set CYFLD_USBPD_PCTAT_CTRL__SIZE, 0x00000002
 2940              	.set CYREG_USBPD_PUMP_CTRL, 0x400a0610
 2941              	.set CYFLD_USBPD_ADFT__OFFSET, 0x00000000
 2942              	.set CYFLD_USBPD_ADFT__SIZE, 0x00000002
 2943              	.set CYFLD_USBPD_BYPASS_LV__OFFSET, 0x00000002
 2944              	.set CYFLD_USBPD_BYPASS_LV__SIZE, 0x00000001
 2945              	.set CYFLD_USBPD_CLK_SEL__OFFSET, 0x00000003
 2946              	.set CYFLD_USBPD_CLK_SEL__SIZE, 0x00000001
 2947              	.set CYFLD_USBPD_PD_PUMP__OFFSET, 0x00000004
 2948              	.set CYFLD_USBPD_PD_PUMP__SIZE, 0x00000001
 2949              	.set CYREG_USBPD_VREG_VSYS_CTRL, 0x400a061c
 2950              	.set CYFLD_USBPD_VREG_EN__OFFSET, 0x00000000
 2951              	.set CYFLD_USBPD_VREG_EN__SIZE, 0x00000001
 2952              	.set CYFLD_USBPD_VREG20_ONOFF_CNTR__OFFSET, 0x00000008
 2953              	.set CYFLD_USBPD_VREG20_ONOFF_CNTR__SIZE, 0x00000008
 2954              	.set CYREG_USBPD_AMUX_CTRL, 0x400a0628
 2955              	.set CYFLD_USBPD_SEL__OFFSET, 0x00000000
 2956              	.set CYFLD_USBPD_SEL__SIZE, 0x00000004
 2957              	.set CYREG_USBPD_AMUX_NHV_CTRL, 0x400a062c
 2958              	.set CYREG_USBPD_AMUX_DENFET_CTRL, 0x400a0630
 2959              	.set CYREG_USBPD_SBU_CTRL, 0x400a0670
 2960              	.set CYFLD_USBPD_SBU_ADFT_EN__OFFSET, 0x00000000
 2961              	.set CYFLD_USBPD_SBU_ADFT_EN__SIZE, 0x00000001
 2962              	.set CYFLD_USBPD_SBU_ADFT_SEL__OFFSET, 0x00000001
 2963              	.set CYFLD_USBPD_SBU_ADFT_SEL__SIZE, 0x00000004
 2964              	.set CYFLD_USBPD_IN1_OUT1_EN__OFFSET, 0x00000005
 2965              	.set CYFLD_USBPD_IN1_OUT1_EN__SIZE, 0x00000001
 2966              	.set CYFLD_USBPD_IN2_OUT1_EN__OFFSET, 0x00000006
 2967              	.set CYFLD_USBPD_IN2_OUT1_EN__SIZE, 0x00000001
 2968              	.set CYFLD_USBPD_IN1_OUT2_EN__OFFSET, 0x00000007
 2969              	.set CYFLD_USBPD_IN1_OUT2_EN__SIZE, 0x00000001
 2970              	.set CYFLD_USBPD_IN2_OUT2_EN__OFFSET, 0x00000008
 2971              	.set CYFLD_USBPD_IN2_OUT2_EN__SIZE, 0x00000001
 2972              	.set CYFLD_USBPD_OUT1_1MEG_EN_PU__OFFSET, 0x00000009
 2973              	.set CYFLD_USBPD_OUT1_1MEG_EN_PU__SIZE, 0x00000001
 2974              	.set CYFLD_USBPD_OUT1_100K_EN_PD__OFFSET, 0x0000000a
 2975              	.set CYFLD_USBPD_OUT1_100K_EN_PD__SIZE, 0x00000001
 2976              	.set CYFLD_USBPD_OUT1_470K_EN_PD__OFFSET, 0x0000000b
 2977              	.set CYFLD_USBPD_OUT1_470K_EN_PD__SIZE, 0x00000001
 2978              	.set CYFLD_USBPD_OUT2_100K_EN_PU__OFFSET, 0x0000000c
 2979              	.set CYFLD_USBPD_OUT2_100K_EN_PU__SIZE, 0x00000001
 2980              	.set CYFLD_USBPD_OUT2_4P7MEG_EN_PD__OFFSET, 0x0000000d
 2981              	.set CYFLD_USBPD_OUT2_4P7MEG_EN_PD__SIZE, 0x00000001
 2982              	.set CYFLD_USBPD_OUT2_1MEG_EN_PD__OFFSET, 0x0000000e
 2983              	.set CYFLD_USBPD_OUT2_1MEG_EN_PD__SIZE, 0x00000001
 2984              	.set CYREG_USBPD_ADC_CTRL0, 0x400a0680
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 54


 2985              	.set CYFLD_USBPD_DAC_CNTRL__OFFSET, 0x00000000
 2986              	.set CYFLD_USBPD_DAC_CNTRL__SIZE, 0x00000008
 2987              	.set CYFLD_USBPD_DFT_MUXSEL__OFFSET, 0x00000008
 2988              	.set CYFLD_USBPD_DFT_MUXSEL__SIZE, 0x00000001
 2989              	.set CYFLD_USBPD_ADC_ISO_N__OFFSET, 0x00000009
 2990              	.set CYFLD_USBPD_ADC_ISO_N__SIZE, 0x00000001
 2991              	.set CYFLD_USBPD_CMP_OUT__OFFSET, 0x0000000f
 2992              	.set CYFLD_USBPD_CMP_OUT__SIZE, 0x00000001
 2993              	.set CYFLD_USBPD_VSEL__OFFSET, 0x00000011
 2994              	.set CYFLD_USBPD_VSEL__SIZE, 0x00000002
 2995              	.set CYVAL_USBPD_VSEL_ANA_IN1_AMUX_A_3, 0x00000000
 2996              	.set CYVAL_USBPD_VSEL_ANA_IN2_AMUX_A_3, 0x00000001
 2997              	.set CYVAL_USBPD_VSEL_BAND_GAP_3, 0x00000002
 2998              	.set CYVAL_USBPD_VSEL_BJT_3, 0x00000003
 2999              	.set CYFLD_USBPD_VREF_DAC_SEL__OFFSET, 0x00000013
 3000              	.set CYFLD_USBPD_VREF_DAC_SEL__SIZE, 0x00000001
 3001              	.set CYFLD_USBPD_PD_LV__OFFSET, 0x0000001f
 3002              	.set CYFLD_USBPD_PD_LV__SIZE, 0x00000001
 3003              	.set CYREG_USBPD_ADC_CTRL1, 0x400a0684
 3004              	.set CYREG_USBPD_REFGEN_0_CTRL, 0x400a0690
 3005              	.set CYFLD_USBPD_REFGEN_CLK_DFT_EN__OFFSET, 0x00000000
 3006              	.set CYFLD_USBPD_REFGEN_CLK_DFT_EN__SIZE, 0x00000001
 3007              	.set CYFLD_USBPD_REFGEN_CLK_SEL__OFFSET, 0x00000001
 3008              	.set CYFLD_USBPD_REFGEN_CLK_SEL__SIZE, 0x00000001
 3009              	.set CYFLD_USBPD_REFGEN_CLK_EN__OFFSET, 0x00000002
 3010              	.set CYFLD_USBPD_REFGEN_CLK_EN__SIZE, 0x00000001
 3011              	.set CYFLD_USBPD_REFGEN_VREFIN_SEL__OFFSET, 0x00000003
 3012              	.set CYFLD_USBPD_REFGEN_VREFIN_SEL__SIZE, 0x00000001
 3013              	.set CYFLD_USBPD_REFGEN_VREFIN_MON_SEL__OFFSET, 0x00000004
 3014              	.set CYFLD_USBPD_REFGEN_VREFIN_MON_SEL__SIZE, 0x00000001
 3015              	.set CYFLD_USBPD_REFGEN_ATSTCFG__OFFSET, 0x00000005
 3016              	.set CYFLD_USBPD_REFGEN_ATSTCFG__SIZE, 0x00000005
 3017              	.set CYFLD_USBPD_REFGEN_PD__OFFSET, 0x0000001f
 3018              	.set CYFLD_USBPD_REFGEN_PD__SIZE, 0x00000001
 3019              	.set CYREG_USBPD_REFGEN_1_CTRL, 0x400a06a0
 3020              	.set CYFLD_USBPD_SEL0__OFFSET, 0x00000000
 3021              	.set CYFLD_USBPD_SEL0__SIZE, 0x00000008
 3022              	.set CYFLD_USBPD_SEL1__OFFSET, 0x00000008
 3023              	.set CYFLD_USBPD_SEL1__SIZE, 0x00000008
 3024              	.set CYFLD_USBPD_SEL2__OFFSET, 0x00000010
 3025              	.set CYFLD_USBPD_SEL2__SIZE, 0x00000008
 3026              	.set CYFLD_USBPD_SEL3__OFFSET, 0x00000018
 3027              	.set CYFLD_USBPD_SEL3__SIZE, 0x00000008
 3028              	.set CYREG_USBPD_REFGEN_2_CTRL, 0x400a06b0
 3029              	.set CYFLD_USBPD_SEL4__OFFSET, 0x00000000
 3030              	.set CYFLD_USBPD_SEL4__SIZE, 0x00000008
 3031              	.set CYFLD_USBPD_SEL5__OFFSET, 0x00000008
 3032              	.set CYFLD_USBPD_SEL5__SIZE, 0x00000008
 3033              	.set CYFLD_USBPD_SEL6__OFFSET, 0x00000010
 3034              	.set CYFLD_USBPD_SEL6__SIZE, 0x00000008
 3035              	.set CYFLD_USBPD_SEL7__OFFSET, 0x00000018
 3036              	.set CYFLD_USBPD_SEL7__SIZE, 0x00000008
 3037              	.set CYREG_USBPD_REFGEN_3_CTRL, 0x400a06c0
 3038              	.set CYFLD_USBPD_SEL8__OFFSET, 0x00000000
 3039              	.set CYFLD_USBPD_SEL8__SIZE, 0x00000008
 3040              	.set CYFLD_USBPD_SEL9__OFFSET, 0x00000008
 3041              	.set CYFLD_USBPD_SEL9__SIZE, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 55


 3042              	.set CYFLD_USBPD_SEL10__OFFSET, 0x00000010
 3043              	.set CYFLD_USBPD_SEL10__SIZE, 0x00000008
 3044              	.set CYREG_USBPD_REFGEN_4_CTRL, 0x400a06d0
 3045              	.set CYFLD_USBPD_SEL11__OFFSET, 0x00000000
 3046              	.set CYFLD_USBPD_SEL11__SIZE, 0x00000003
 3047              	.set CYFLD_USBPD_SEL12__OFFSET, 0x00000003
 3048              	.set CYFLD_USBPD_SEL12__SIZE, 0x00000003
 3049              	.set CYFLD_USBPD_SEL13__OFFSET, 0x00000006
 3050              	.set CYFLD_USBPD_SEL13__SIZE, 0x00000003
 3051              	.set CYFLD_USBPD_SEL14__OFFSET, 0x00000009
 3052              	.set CYFLD_USBPD_SEL14__SIZE, 0x00000003
 3053              	.set CYREG_USBPD_EA_CTRL, 0x400a06e0
 3054              	.set CYFLD_USBPD_EN_CC__OFFSET, 0x00000000
 3055              	.set CYFLD_USBPD_EN_CC__SIZE, 0x00000001
 3056              	.set CYFLD_USBPD_EN_CV__OFFSET, 0x00000001
 3057              	.set CYFLD_USBPD_EN_CV__SIZE, 0x00000001
 3058              	.set CYFLD_USBPD_EN_SHNT__OFFSET, 0x00000002
 3059              	.set CYFLD_USBPD_EN_SHNT__SIZE, 0x00000001
 3060              	.set CYFLD_USBPD_ISNK_EN__OFFSET, 0x00000003
 3061              	.set CYFLD_USBPD_ISNK_EN__SIZE, 0x00000001
 3062              	.set CYFLD_USBPD_ISRC_EN__OFFSET, 0x00000004
 3063              	.set CYFLD_USBPD_ISRC_EN__SIZE, 0x00000001
 3064              	.set CYFLD_USBPD_ISNK_DAC_CTRL__OFFSET, 0x00000005
 3065              	.set CYFLD_USBPD_ISNK_DAC_CTRL__SIZE, 0x0000000a
 3066              	.set CYFLD_USBPD_ISRC_DAC_CTRL__OFFSET, 0x0000000f
 3067              	.set CYFLD_USBPD_ISRC_DAC_CTRL__SIZE, 0x00000007
 3068              	.set CYFLD_USBPD_IREF_BG_SEL__OFFSET, 0x00000016
 3069              	.set CYFLD_USBPD_IREF_BG_SEL__SIZE, 0x00000002
 3070              	.set CYFLD_USBPD_EA_ADFT__OFFSET, 0x00000018
 3071              	.set CYFLD_USBPD_EA_ADFT__SIZE, 0x00000003
 3072              	.set CYFLD_USBPD_RES_DIV_BYPASS__OFFSET, 0x0000001b
 3073              	.set CYFLD_USBPD_RES_DIV_BYPASS__SIZE, 0x00000001
 3074              	.set CYFLD_USBPD_SHNT_ST_OPAMP_ENB__OFFSET, 0x0000001c
 3075              	.set CYFLD_USBPD_SHNT_ST_OPAMP_ENB__SIZE, 0x00000001
 3076              	.set CYFLD_USBPD_EN_CC_CMPN__OFFSET, 0x0000001d
 3077              	.set CYFLD_USBPD_EN_CC_CMPN__SIZE, 0x00000001
 3078              	.set CYFLD_USBPD_EA_PD__OFFSET, 0x0000001f
 3079              	.set CYFLD_USBPD_EA_PD__SIZE, 0x00000001
 3080              	.set CYREG_USBPD_SHVREG_CTRL, 0x400a06f0
 3081              	.set CYFLD_USBPD_VREG_ADFT_CTRL__OFFSET, 0x00000000
 3082              	.set CYFLD_USBPD_VREG_ADFT_CTRL__SIZE, 0x00000002
 3083              	.set CYFLD_USBPD_VREG_ISO_N__OFFSET, 0x00000002
 3084              	.set CYFLD_USBPD_VREG_ISO_N__SIZE, 0x00000001
 3085              	.set CYFLD_USBPD_VBG_EN__OFFSET, 0x00000008
 3086              	.set CYFLD_USBPD_VBG_EN__SIZE, 0x00000001
 3087              	.set CYREG_USBPD_BCH_DET_0_CTRL0, 0x400a0700
 3088              	.set CYFLD_USBPD_EN_CHGDET__OFFSET, 0x00000000
 3089              	.set CYFLD_USBPD_EN_CHGDET__SIZE, 0x00000001
 3090              	.set CYFLD_USBPD_IDP_SNK_EN__OFFSET, 0x00000001
 3091              	.set CYFLD_USBPD_IDP_SNK_EN__SIZE, 0x00000001
 3092              	.set CYFLD_USBPD_IDM_SNK_EN__OFFSET, 0x00000002
 3093              	.set CYFLD_USBPD_IDM_SNK_EN__SIZE, 0x00000001
 3094              	.set CYFLD_USBPD_VDP_SRC_EN__OFFSET, 0x00000003
 3095              	.set CYFLD_USBPD_VDP_SRC_EN__SIZE, 0x00000001
 3096              	.set CYFLD_USBPD_VDM_SRC_EN__OFFSET, 0x00000004
 3097              	.set CYFLD_USBPD_VDM_SRC_EN__SIZE, 0x00000001
 3098              	.set CYFLD_USBPD_IDP_SRC_EN__OFFSET, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 56


 3099              	.set CYFLD_USBPD_IDP_SRC_EN__SIZE, 0x00000001
 3100              	.set CYFLD_USBPD_DCP_EN__OFFSET, 0x00000006
 3101              	.set CYFLD_USBPD_DCP_EN__SIZE, 0x00000001
 3102              	.set CYFLD_USBPD_RDM_PD_EN__OFFSET, 0x00000007
 3103              	.set CYFLD_USBPD_RDM_PD_EN__SIZE, 0x00000001
 3104              	.set CYFLD_USBPD_RDM_PU_EN__OFFSET, 0x00000008
 3105              	.set CYFLD_USBPD_RDM_PU_EN__SIZE, 0x00000001
 3106              	.set CYFLD_USBPD_RDP_PD_EN__OFFSET, 0x00000009
 3107              	.set CYFLD_USBPD_RDP_PD_EN__SIZE, 0x00000001
 3108              	.set CYFLD_USBPD_RDP_PU_EN__OFFSET, 0x0000000a
 3109              	.set CYFLD_USBPD_RDP_PU_EN__SIZE, 0x00000001
 3110              	.set CYFLD_USBPD_RDAT_LKG_DP_EN__OFFSET, 0x0000000b
 3111              	.set CYFLD_USBPD_RDAT_LKG_DP_EN__SIZE, 0x00000001
 3112              	.set CYFLD_USBPD_RDAT_LKG_DM_EN__OFFSET, 0x0000000c
 3113              	.set CYFLD_USBPD_RDAT_LKG_DM_EN__SIZE, 0x00000001
 3114              	.set CYFLD_USBPD_CMP1_INN_SEL__OFFSET, 0x0000000d
 3115              	.set CYFLD_USBPD_CMP1_INN_SEL__SIZE, 0x00000002
 3116              	.set CYFLD_USBPD_CMP1_INP_SEL__OFFSET, 0x0000000f
 3117              	.set CYFLD_USBPD_CMP1_INP_SEL__SIZE, 0x00000002
 3118              	.set CYFLD_USBPD_CMP1_VREF_SEL__OFFSET, 0x00000011
 3119              	.set CYFLD_USBPD_CMP1_VREF_SEL__SIZE, 0x00000003
 3120              	.set CYFLD_USBPD_EN_COMP1_CHGDET__OFFSET, 0x00000014
 3121              	.set CYFLD_USBPD_EN_COMP1_CHGDET__SIZE, 0x00000001
 3122              	.set CYFLD_USBPD_CMP1_OFFSET_SEL__OFFSET, 0x00000015
 3123              	.set CYFLD_USBPD_CMP1_OFFSET_SEL__SIZE, 0x00000003
 3124              	.set CYFLD_USBPD_CMP1_OFFSET_EN__OFFSET, 0x00000018
 3125              	.set CYFLD_USBPD_CMP1_OFFSET_EN__SIZE, 0x00000001
 3126              	.set CYFLD_USBPD_CMP1_UGM_EN__OFFSET, 0x00000019
 3127              	.set CYFLD_USBPD_CMP1_UGM_EN__SIZE, 0x00000001
 3128              	.set CYFLD_USBPD_PD__OFFSET, 0x0000001f
 3129              	.set CYFLD_USBPD_PD__SIZE, 0x00000001
 3130              	.set CYREG_USBPD_BCH_DET_0_CTRL1, 0x400a0704
 3131              	.set CYREG_USBPD_BCH_DET_1_CTRL0, 0x400a0710
 3132              	.set CYFLD_USBPD_CHGDET_ADFT_EN__OFFSET, 0x00000000
 3133              	.set CYFLD_USBPD_CHGDET_ADFT_EN__SIZE, 0x00000001
 3134              	.set CYFLD_USBPD_CHGDET_ADFT_CTRL__OFFSET, 0x00000001
 3135              	.set CYFLD_USBPD_CHGDET_ADFT_CTRL__SIZE, 0x00000004
 3136              	.set CYFLD_USBPD_CHGDET_ISO_N__OFFSET, 0x00000005
 3137              	.set CYFLD_USBPD_CHGDET_ISO_N__SIZE, 0x00000001
 3138              	.set CYFLD_USBPD_CHGDET_APP_DET__OFFSET, 0x00000006
 3139              	.set CYFLD_USBPD_CHGDET_APP_DET__SIZE, 0x00000001
 3140              	.set CYFLD_USBPD_CHGDET_APPLE_MODE_DM__OFFSET, 0x00000007
 3141              	.set CYFLD_USBPD_CHGDET_APPLE_MODE_DM__SIZE, 0x00000002
 3142              	.set CYFLD_USBPD_CHGDET_APPLE_MODE_DP__OFFSET, 0x00000009
 3143              	.set CYFLD_USBPD_CHGDET_APPLE_MODE_DP__SIZE, 0x00000002
 3144              	.set CYFLD_USBPD_CHGDET_IDM_SRC_EN__OFFSET, 0x0000000b
 3145              	.set CYFLD_USBPD_CHGDET_IDM_SRC_EN__SIZE, 0x00000001
 3146              	.set CYFLD_USBPD_REFGEN_REFSEL__OFFSET, 0x0000000c
 3147              	.set CYFLD_USBPD_REFGEN_REFSEL__SIZE, 0x00000001
 3148              	.set CYFLD_USBPD_CMP2_INN_SEL__OFFSET, 0x0000000d
 3149              	.set CYFLD_USBPD_CMP2_INN_SEL__SIZE, 0x00000002
 3150              	.set CYFLD_USBPD_CMP2_INP_SEL__OFFSET, 0x0000000f
 3151              	.set CYFLD_USBPD_CMP2_INP_SEL__SIZE, 0x00000002
 3152              	.set CYFLD_USBPD_CMP2_VREF_SEL__OFFSET, 0x00000011
 3153              	.set CYFLD_USBPD_CMP2_VREF_SEL__SIZE, 0x00000003
 3154              	.set CYFLD_USBPD_EN_COMP2_CHGDET__OFFSET, 0x00000014
 3155              	.set CYFLD_USBPD_EN_COMP2_CHGDET__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 57


 3156              	.set CYFLD_USBPD_CMP2_OFFSET_SEL__OFFSET, 0x00000015
 3157              	.set CYFLD_USBPD_CMP2_OFFSET_SEL__SIZE, 0x00000003
 3158              	.set CYFLD_USBPD_CMP2_OFFSET_EN__OFFSET, 0x00000018
 3159              	.set CYFLD_USBPD_CMP2_OFFSET_EN__SIZE, 0x00000001
 3160              	.set CYFLD_USBPD_CMP2_UGM_EN__OFFSET, 0x00000019
 3161              	.set CYFLD_USBPD_CMP2_UGM_EN__SIZE, 0x00000001
 3162              	.set CYREG_USBPD_BCH_DET_1_CTRL1, 0x400a0714
 3163              	.set CYREG_USBPD_LSCSA_0_CTRL, 0x400a0740
 3164              	.set CYFLD_USBPD_AV_OCP__OFFSET, 0x00000000
 3165              	.set CYFLD_USBPD_AV_OCP__SIZE, 0x00000004
 3166              	.set CYFLD_USBPD_AV_SEL_OCP__OFFSET, 0x00000004
 3167              	.set CYFLD_USBPD_AV_SEL_OCP__SIZE, 0x00000001
 3168              	.set CYFLD_USBPD_AV_EA__OFFSET, 0x00000005
 3169              	.set CYFLD_USBPD_AV_EA__SIZE, 0x00000004
 3170              	.set CYFLD_USBPD_AV_SEL_EA__OFFSET, 0x00000009
 3171              	.set CYFLD_USBPD_AV_SEL_EA__SIZE, 0x00000001
 3172              	.set CYFLD_USBPD_AV_PFC_OFF__OFFSET, 0x0000000a
 3173              	.set CYFLD_USBPD_AV_PFC_OFF__SIZE, 0x00000004
 3174              	.set CYFLD_USBPD_AV_SEL_PFC_OFF__OFFSET, 0x0000000e
 3175              	.set CYFLD_USBPD_AV_SEL_PFC_OFF__SIZE, 0x00000001
 3176              	.set CYFLD_USBPD_AV_PFC_ON__OFFSET, 0x0000000f
 3177              	.set CYFLD_USBPD_AV_PFC_ON__SIZE, 0x00000004
 3178              	.set CYFLD_USBPD_AV_SEL_PFC_ON__OFFSET, 0x00000013
 3179              	.set CYFLD_USBPD_AV_SEL_PFC_ON__SIZE, 0x00000001
 3180              	.set CYFLD_USBPD_AV_SR_OFF__OFFSET, 0x00000014
 3181              	.set CYFLD_USBPD_AV_SR_OFF__SIZE, 0x00000004
 3182              	.set CYFLD_USBPD_AV_SEL_SR_OFF__OFFSET, 0x00000018
 3183              	.set CYFLD_USBPD_AV_SEL_SR_OFF__SIZE, 0x00000001
 3184              	.set CYFLD_USBPD_AV_SR_ON__OFFSET, 0x00000019
 3185              	.set CYFLD_USBPD_AV_SR_ON__SIZE, 0x00000004
 3186              	.set CYFLD_USBPD_AV_SEL_SR_ON__OFFSET, 0x0000001d
 3187              	.set CYFLD_USBPD_AV_SEL_SR_ON__SIZE, 0x00000001
 3188              	.set CYFLD_USBPD_OS1_EN__OFFSET, 0x0000001e
 3189              	.set CYFLD_USBPD_OS1_EN__SIZE, 0x00000001
 3190              	.set CYFLD_USBPD_OS2_EN__OFFSET, 0x0000001f
 3191              	.set CYFLD_USBPD_OS2_EN__SIZE, 0x00000001
 3192              	.set CYREG_USBPD_LSCSA_1_CTRL, 0x400a0780
 3193              	.set CYFLD_USBPD_LSCSA_BW__OFFSET, 0x00000000
 3194              	.set CYFLD_USBPD_LSCSA_BW__SIZE, 0x00000002
 3195              	.set CYFLD_USBPD_LSCSA_ATSTCFG__OFFSET, 0x00000003
 3196              	.set CYFLD_USBPD_LSCSA_ATSTCFG__SIZE, 0x00000004
 3197              	.set CYFLD_USBPD_LSCSA_PD__OFFSET, 0x0000001f
 3198              	.set CYFLD_USBPD_LSCSA_PD__SIZE, 0x00000001
 3199              	.set CYREG_USBPD_DISCHG_SHV_CTRL0, 0x400a0790
 3200              	.set CYFLD_USBPD_DISCHG_EN__OFFSET, 0x00000000
 3201              	.set CYFLD_USBPD_DISCHG_EN__SIZE, 0x00000001
 3202              	.set CYFLD_USBPD_DISCHG_EN_CFG__OFFSET, 0x00000001
 3203              	.set CYFLD_USBPD_DISCHG_EN_CFG__SIZE, 0x00000001
 3204              	.set CYFLD_USBPD_DISCHG_DS__OFFSET, 0x00000002
 3205              	.set CYFLD_USBPD_DISCHG_DS__SIZE, 0x00000005
 3206              	.set CYREG_USBPD_DISCHG_SHV_CTRL1, 0x400a0794
 3207              	.set CYREG_USBPD_COMP_TR_CTRL, 0x400a07b0
 3208              	.set CYFLD_USBPD_COMP_ISO_N__OFFSET, 0x00000000
 3209              	.set CYFLD_USBPD_COMP_ISO_N__SIZE, 0x00000001
 3210              	.set CYFLD_USBPD_COMP_ADFT_CTRL__OFFSET, 0x00000001
 3211              	.set CYFLD_USBPD_COMP_ADFT_CTRL__SIZE, 0x00000003
 3212              	.set CYFLD_USBPD_COMP_HYST_R_EN__OFFSET, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 58


 3213              	.set CYFLD_USBPD_COMP_HYST_R_EN__SIZE, 0x00000001
 3214              	.set CYFLD_USBPD_COMP_HYST_F_EN__OFFSET, 0x00000005
 3215              	.set CYFLD_USBPD_COMP_HYST_F_EN__SIZE, 0x00000001
 3216              	.set CYFLD_USBPD_COMP_PD__OFFSET, 0x0000001f
 3217              	.set CYFLD_USBPD_COMP_PD__SIZE, 0x00000001
 3218              	.set CYREG_USBPD_COMP_CTRL0, 0x400a07d0
 3219              	.set CYREG_USBPD_COMP_CTRL1, 0x400a07d4
 3220              	.set CYREG_USBPD_COMP_CTRL2, 0x400a07d8
 3221              	.set CYREG_USBPD_COMP_CTRL3, 0x400a07dc
 3222              	.set CYREG_USBPD_COMP_CTRL4, 0x400a07e0
 3223              	.set CYREG_USBPD_COMP_CTRL5, 0x400a07e4
 3224              	.set CYREG_USBPD_COMP_CTRL6, 0x400a07e8
 3225              	.set CYREG_USBPD_COMP_CTRL7, 0x400a07ec
 3226              	.set CYREG_USBPD_COMP_CTRL8, 0x400a07f0
 3227              	.set CYREG_USBPD_TRIM_CC_0, 0x400aff00
 3228              	.set CYFLD_USBPD_ZDRV_TRIM__OFFSET, 0x00000000
 3229              	.set CYFLD_USBPD_ZDRV_TRIM__SIZE, 0x00000003
 3230              	.set CYFLD_USBPD_TX_TRIM__OFFSET, 0x00000003
 3231              	.set CYFLD_USBPD_TX_TRIM__SIZE, 0x00000002
 3232              	.set CYREG_USBPD_TRIM_CC_1, 0x400aff04
 3233              	.set CYFLD_USBPD_RP_CC1_TRIM__OFFSET, 0x00000000
 3234              	.set CYFLD_USBPD_RP_CC1_TRIM__SIZE, 0x00000006
 3235              	.set CYREG_USBPD_TRIM_CC_2, 0x400aff08
 3236              	.set CYFLD_USBPD_RP_CC2_TRIM__OFFSET, 0x00000000
 3237              	.set CYFLD_USBPD_RP_CC2_TRIM__SIZE, 0x00000006
 3238              	.set CYREG_USBPD_TRIM_CC_3, 0x400aff0c
 3239              	.set CYFLD_USBPD_V0P5_TRIM__OFFSET, 0x00000000
 3240              	.set CYFLD_USBPD_V0P5_TRIM__SIZE, 0x00000003
 3241              	.set CYFLD_USBPD_V0P655_TRIM__OFFSET, 0x00000003
 3242              	.set CYFLD_USBPD_V0P655_TRIM__SIZE, 0x00000003
 3243              	.set CYREG_USBPD_TRIM_CC_4, 0x400aff10
 3244              	.set CYFLD_USBPD_V0P74_TRIM__OFFSET, 0x00000000
 3245              	.set CYFLD_USBPD_V0P74_TRIM__SIZE, 0x00000004
 3246              	.set CYFLD_USBPD_V1P63_TRIM__OFFSET, 0x00000004
 3247              	.set CYFLD_USBPD_V1P63_TRIM__SIZE, 0x00000003
 3248              	.set CYREG_USBPD_TRIM_CC_5, 0x400aff14
 3249              	.set CYFLD_USBPD_V1P125_TRIM__OFFSET, 0x00000000
 3250              	.set CYFLD_USBPD_V1P125_TRIM__SIZE, 0x00000003
 3251              	.set CYFLD_USBPD_V1P235_TRIM__OFFSET, 0x00000003
 3252              	.set CYFLD_USBPD_V1P235_TRIM__SIZE, 0x00000003
 3253              	.set CYREG_USBPD_TRIM_CC_6, 0x400aff18
 3254              	.set CYFLD_USBPD_V1P575_TRIM__OFFSET, 0x00000000
 3255              	.set CYFLD_USBPD_V1P575_TRIM__SIZE, 0x00000003
 3256              	.set CYFLD_USBPD_RD_TRIM__OFFSET, 0x00000003
 3257              	.set CYFLD_USBPD_RD_TRIM__SIZE, 0x00000004
 3258              	.set CYREG_USBPD_TRIM_CC_7, 0x400aff1c
 3259              	.set CYFLD_USBPD_V1P97_TRIM__OFFSET, 0x00000000
 3260              	.set CYFLD_USBPD_V1P97_TRIM__SIZE, 0x00000003
 3261              	.set CYREG_USBPD_TRIM_SHVREG1_0, 0x400aff20
 3262              	.set CYFLD_USBPD_VREG_TRIM__OFFSET, 0x00000000
 3263              	.set CYFLD_USBPD_VREG_TRIM__SIZE, 0x00000003
 3264              	.set CYREG_USBPD_TRIM_BCH_DET1_0, 0x400aff24
 3265              	.set CYFLD_USBPD_V600M_TRIM__OFFSET, 0x00000000
 3266              	.set CYFLD_USBPD_V600M_TRIM__SIZE, 0x00000003
 3267              	.set CYFLD_USBPD_V740M_CHGDET_TRIM__OFFSET, 0x00000003
 3268              	.set CYFLD_USBPD_V740M_CHGDET_TRIM__SIZE, 0x00000004
 3269              	.set CYREG_USBPD_TRIM_BCH_DET1_1, 0x400aff28
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 59


 3270              	.set CYFLD_USBPD_V325M_TRIM__OFFSET, 0x00000000
 3271              	.set CYFLD_USBPD_V325M_TRIM__SIZE, 0x00000002
 3272              	.set CYFLD_USBPD_V2P0V_TRIM__OFFSET, 0x00000002
 3273              	.set CYFLD_USBPD_V2P0V_TRIM__SIZE, 0x00000002
 3274              	.set CYFLD_USBPD_V1P2V_TRIM__OFFSET, 0x00000004
 3275              	.set CYFLD_USBPD_V1P2V_TRIM__SIZE, 0x00000004
 3276              	.set CYREG_USBPD_TRIM_BCH_DET1_2, 0x400aff2c
 3277              	.set CYFLD_USBPD_V850M_TRIM__OFFSET, 0x00000000
 3278              	.set CYFLD_USBPD_V850M_TRIM__SIZE, 0x00000002
 3279              	.set CYFLD_USBPD_V2P2V_TRIM__OFFSET, 0x00000002
 3280              	.set CYFLD_USBPD_V2P2V_TRIM__SIZE, 0x00000002
 3281              	.set CYFLD_USBPD_V2P9V_TRIM__OFFSET, 0x00000004
 3282              	.set CYFLD_USBPD_V2P9V_TRIM__SIZE, 0x00000002
 3283              	.set CYFLD_USBPD_V2P5V_TRIM__OFFSET, 0x00000006
 3284              	.set CYFLD_USBPD_V2P5V_TRIM__SIZE, 0x00000002
 3285              	.set CYREG_USBPD_TRIM_BCH_DET1_3, 0x400aff30
 3286              	.set CYFLD_USBPD_V700M_TRIM__OFFSET, 0x00000000
 3287              	.set CYFLD_USBPD_V700M_TRIM__SIZE, 0x00000003
 3288              	.set CYFLD_USBPD_V1P4V_TRIM__OFFSET, 0x00000003
 3289              	.set CYFLD_USBPD_V1P4V_TRIM__SIZE, 0x00000003
 3290              	.set CYFLD_USBPD_V1P7V_TRIM__OFFSET, 0x00000006
 3291              	.set CYFLD_USBPD_V1P7V_TRIM__SIZE, 0x00000002
 3292              	.set CYREG_USBPD_TRIM_BCH_DET2_0, 0x400aff34
 3293              	.set CYREG_USBPD_TRIM_BCH_DET2_1, 0x400aff38
 3294              	.set CYREG_USBPD_TRIM_BCH_DET2_2, 0x400aff3c
 3295              	.set CYREG_USBPD_TRIM_BCH_DET2_3, 0x400aff40
 3296              	.set CYREG_USBPD_TRIM_LSCSA1_0, 0x400aff44
 3297              	.set CYFLD_USBPD_AV1_TRIM__OFFSET, 0x00000000
 3298              	.set CYFLD_USBPD_AV1_TRIM__SIZE, 0x00000004
 3299              	.set CYFLD_USBPD_AV2_TRIM__OFFSET, 0x00000004
 3300              	.set CYFLD_USBPD_AV2_TRIM__SIZE, 0x00000004
 3301              	.set CYREG_USBPD_TRIM_LSCSA1_1, 0x400aff48
 3302              	.set CYFLD_USBPD_OS1_TRIM__OFFSET, 0x00000000
 3303              	.set CYFLD_USBPD_OS1_TRIM__SIZE, 0x00000005
 3304              	.set CYREG_USBPD_TRIM_LSCSA1_2, 0x400aff4c
 3305              	.set CYFLD_USBPD_OS2_TRIM__OFFSET, 0x00000000
 3306              	.set CYFLD_USBPD_OS2_TRIM__SIZE, 0x00000005
 3307              	.set CYREG_USBPD_TRIM_REFGEN1_0, 0x400aff50
 3308              	.set CYFLD_USBPD_REFGEN_VREF_TRIM__OFFSET, 0x00000000
 3309              	.set CYFLD_USBPD_REFGEN_VREF_TRIM__SIZE, 0x00000004
 3310              	.set CYFLD_USBPD_REFGEN_VREF_MON_TRIM__OFFSET, 0x00000004
 3311              	.set CYFLD_USBPD_REFGEN_VREF_MON_TRIM__SIZE, 0x00000004
 3312              	.set CYREG_USBPD_TRIM_REFGEN1_1, 0x400aff54
 3313              	.set CYFLD_USBPD_REFGEN_ICLK_TRIM__OFFSET, 0x00000000
 3314              	.set CYFLD_USBPD_REFGEN_ICLK_TRIM__SIZE, 0x00000001
 3315              	.set CYREG_USBPD_TRIM_EA1_0, 0x400aff58
 3316              	.set CYFLD_USBPD_EA_IREF_CV_TRIM__OFFSET, 0x00000000
 3317              	.set CYFLD_USBPD_EA_IREF_CV_TRIM__SIZE, 0x00000008
 3318              	.set CYREG_USBPD_TRIM_EA1_1, 0x400aff5c
 3319              	.set CYFLD_USBPD_EA_IPD_CC_TRIM__OFFSET, 0x00000000
 3320              	.set CYFLD_USBPD_EA_IPD_CC_TRIM__SIZE, 0x00000002
 3321              	.set CYREG_USBPD_TRIM_SPARE1, 0x400aff60
 3322              	.set CYFLD_USBPD_SPARE1_TRIM__OFFSET, 0x00000000
 3323              	.set CYFLD_USBPD_SPARE1_TRIM__SIZE, 0x00000008
 3324              	.set CYREG_USBPD_TRIM_COMP1_0, 0x400aff64
 3325              	.set CYFLD_USBPD_VIOS_TRIM__OFFSET, 0x00000000
 3326              	.set CYFLD_USBPD_VIOS_TRIM__SIZE, 0x00000006
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 60


 3327              	.set CYREG_USBPD_TRIM_DPSLP_0, 0x400aff68
 3328              	.set CYFLD_USBPD_I_TRIM__OFFSET, 0x00000000
 3329              	.set CYFLD_USBPD_I_TRIM__SIZE, 0x00000008
 3330              	.set CYREG_USBPD_TRIM_DPSLP_1, 0x400aff6c
 3331              	.set CYFLD_USBPD_REF_TRIM__OFFSET, 0x00000000
 3332              	.set CYFLD_USBPD_REF_TRIM__SIZE, 0x00000004
 3333              	.set CYFLD_USBPD_ITRIM_TC__OFFSET, 0x00000004
 3334              	.set CYFLD_USBPD_ITRIM_TC__SIZE, 0x00000004
 3335              	.set CYDEV_CPUSS_BASE, 0x40100000
 3336              	.set CYDEV_CPUSS_SIZE, 0x00001000
 3337              	.set CYREG_CPUSS_CONFIG, 0x40100000
 3338              	.set CYFLD_CPUSS_VECT_IN_RAM__OFFSET, 0x00000000
 3339              	.set CYFLD_CPUSS_VECT_IN_RAM__SIZE, 0x00000001
 3340              	.set CYREG_CPUSS_SYSREQ, 0x40100004
 3341              	.set CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET, 0x00000000
 3342              	.set CYFLD_CPUSS_SYSCALL_COMMAND__SIZE, 0x00000010
 3343              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET, 0x0000001b
 3344              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE, 0x00000001
 3345              	.set CYFLD_CPUSS_PRIVILEGED__OFFSET, 0x0000001c
 3346              	.set CYFLD_CPUSS_PRIVILEGED__SIZE, 0x00000001
 3347              	.set CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET, 0x0000001d
 3348              	.set CYFLD_CPUSS_ROM_ACCESS_EN__SIZE, 0x00000001
 3349              	.set CYFLD_CPUSS_HMASTER_0__OFFSET, 0x0000001e
 3350              	.set CYFLD_CPUSS_HMASTER_0__SIZE, 0x00000001
 3351              	.set CYFLD_CPUSS_SYSCALL_REQ__OFFSET, 0x0000001f
 3352              	.set CYFLD_CPUSS_SYSCALL_REQ__SIZE, 0x00000001
 3353              	.set CYREG_CPUSS_SYSARG, 0x40100008
 3354              	.set CYFLD_CPUSS_SYSCALL_ARG__OFFSET, 0x00000000
 3355              	.set CYFLD_CPUSS_SYSCALL_ARG__SIZE, 0x00000020
 3356              	.set CYREG_CPUSS_PROTECTION, 0x4010000c
 3357              	.set CYFLD_CPUSS_PROTECTION_MODE__OFFSET, 0x00000000
 3358              	.set CYFLD_CPUSS_PROTECTION_MODE__SIZE, 0x00000004
 3359              	.set CYFLD_CPUSS_FLASH_LOCK__OFFSET, 0x0000001e
 3360              	.set CYFLD_CPUSS_FLASH_LOCK__SIZE, 0x00000001
 3361              	.set CYFLD_CPUSS_PROTECTION_LOCK__OFFSET, 0x0000001f
 3362              	.set CYFLD_CPUSS_PROTECTION_LOCK__SIZE, 0x00000001
 3363              	.set CYREG_CPUSS_PRIV_ROM, 0x40100010
 3364              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET, 0x00000000
 3365              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE, 0x00000008
 3366              	.set CYREG_CPUSS_PRIV_RAM, 0x40100014
 3367              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET, 0x00000000
 3368              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE, 0x00000009
 3369              	.set CYREG_CPUSS_PRIV_FLASH, 0x40100018
 3370              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET, 0x00000000
 3371              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE, 0x0000000c
 3372              	.set CYREG_CPUSS_WOUNDING, 0x4010001c
 3373              	.set CYFLD_CPUSS_RAM_WOUND__OFFSET, 0x00000010
 3374              	.set CYFLD_CPUSS_RAM_WOUND__SIZE, 0x00000003
 3375              	.set CYFLD_CPUSS_FLASH_WOUND__OFFSET, 0x00000014
 3376              	.set CYFLD_CPUSS_FLASH_WOUND__SIZE, 0x00000003
 3377              	.set CYREG_CPUSS_FLASH_CTL, 0x40100030
 3378              	.set CYFLD_CPUSS_FLASH_WS__OFFSET, 0x00000000
 3379              	.set CYFLD_CPUSS_FLASH_WS__SIZE, 0x00000002
 3380              	.set CYFLD_CPUSS_PREF_EN__OFFSET, 0x00000004
 3381              	.set CYFLD_CPUSS_PREF_EN__SIZE, 0x00000001
 3382              	.set CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET, 0x00000008
 3383              	.set CYFLD_CPUSS_FLASH_INVALIDATE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 61


 3384              	.set CYREG_CPUSS_ROM_CTL, 0x40100034
 3385              	.set CYFLD_CPUSS_ROM_WS__OFFSET, 0x00000000
 3386              	.set CYFLD_CPUSS_ROM_WS__SIZE, 0x00000001
 3387              	.set CYDEV_SPCIF_BASE, 0x40110000
 3388              	.set CYDEV_SPCIF_SIZE, 0x00010000
 3389              	.set CYREG_SPCIF_GEOMETRY, 0x40110000
 3390              	.set CYFLD_SPCIF_FLASH__OFFSET, 0x00000000
 3391              	.set CYFLD_SPCIF_FLASH__SIZE, 0x0000000e
 3392              	.set CYFLD_SPCIF_SFLASH__OFFSET, 0x0000000e
 3393              	.set CYFLD_SPCIF_SFLASH__SIZE, 0x00000006
 3394              	.set CYFLD_SPCIF_NUM_FLASH__OFFSET, 0x00000014
 3395              	.set CYFLD_SPCIF_NUM_FLASH__SIZE, 0x00000002
 3396              	.set CYFLD_SPCIF_FLASH_ROW__OFFSET, 0x00000016
 3397              	.set CYFLD_SPCIF_FLASH_ROW__SIZE, 0x00000002
 3398              	.set CYFLD_SPCIF_DE_CPD_LP__OFFSET, 0x0000001f
 3399              	.set CYFLD_SPCIF_DE_CPD_LP__SIZE, 0x00000001
 3400              	.set CYREG_SPCIF_INTR, 0x401107f0
 3401              	.set CYFLD_SPCIF_TIMER__OFFSET, 0x00000000
 3402              	.set CYFLD_SPCIF_TIMER__SIZE, 0x00000001
 3403              	.set CYREG_SPCIF_INTR_SET, 0x401107f4
 3404              	.set CYREG_SPCIF_INTR_MASK, 0x401107f8
 3405              	.set CYREG_SPCIF_INTR_MASKED, 0x401107fc
 3406              	.set CYDEV_CM0_BASE, 0xe0000000
 3407              	.set CYDEV_CM0_SIZE, 0x00100000
 3408              	.set CYREG_CM0_DWT_PID4, 0xe0001fd0
 3409              	.set CYFLD_CM0_VALUE__OFFSET, 0x00000000
 3410              	.set CYFLD_CM0_VALUE__SIZE, 0x00000020
 3411              	.set CYREG_CM0_DWT_PID0, 0xe0001fe0
 3412              	.set CYREG_CM0_DWT_PID1, 0xe0001fe4
 3413              	.set CYREG_CM0_DWT_PID2, 0xe0001fe8
 3414              	.set CYREG_CM0_DWT_PID3, 0xe0001fec
 3415              	.set CYREG_CM0_DWT_CID0, 0xe0001ff0
 3416              	.set CYREG_CM0_DWT_CID1, 0xe0001ff4
 3417              	.set CYREG_CM0_DWT_CID2, 0xe0001ff8
 3418              	.set CYREG_CM0_DWT_CID3, 0xe0001ffc
 3419              	.set CYREG_CM0_BP_PID4, 0xe0002fd0
 3420              	.set CYREG_CM0_BP_PID0, 0xe0002fe0
 3421              	.set CYREG_CM0_BP_PID1, 0xe0002fe4
 3422              	.set CYREG_CM0_BP_PID2, 0xe0002fe8
 3423              	.set CYREG_CM0_BP_PID3, 0xe0002fec
 3424              	.set CYREG_CM0_BP_CID0, 0xe0002ff0
 3425              	.set CYREG_CM0_BP_CID1, 0xe0002ff4
 3426              	.set CYREG_CM0_BP_CID2, 0xe0002ff8
 3427              	.set CYREG_CM0_BP_CID3, 0xe0002ffc
 3428              	.set CYREG_CM0_SYST_CSR, 0xe000e010
 3429              	.set CYFLD_CM0_ENABLE__OFFSET, 0x00000000
 3430              	.set CYFLD_CM0_ENABLE__SIZE, 0x00000001
 3431              	.set CYFLD_CM0_TICKINT__OFFSET, 0x00000001
 3432              	.set CYFLD_CM0_TICKINT__SIZE, 0x00000001
 3433              	.set CYFLD_CM0_CLKSOURCE__OFFSET, 0x00000002
 3434              	.set CYFLD_CM0_CLKSOURCE__SIZE, 0x00000001
 3435              	.set CYFLD_CM0_COUNTFLAG__OFFSET, 0x00000010
 3436              	.set CYFLD_CM0_COUNTFLAG__SIZE, 0x00000001
 3437              	.set CYREG_CM0_SYST_RVR, 0xe000e014
 3438              	.set CYFLD_CM0_RELOAD__OFFSET, 0x00000000
 3439              	.set CYFLD_CM0_RELOAD__SIZE, 0x00000018
 3440              	.set CYREG_CM0_SYST_CVR, 0xe000e018
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 62


 3441              	.set CYFLD_CM0_CURRENT__OFFSET, 0x00000000
 3442              	.set CYFLD_CM0_CURRENT__SIZE, 0x00000018
 3443              	.set CYREG_CM0_SYST_CALIB, 0xe000e01c
 3444              	.set CYFLD_CM0_TENMS__OFFSET, 0x00000000
 3445              	.set CYFLD_CM0_TENMS__SIZE, 0x00000018
 3446              	.set CYFLD_CM0_SKEW__OFFSET, 0x0000001e
 3447              	.set CYFLD_CM0_SKEW__SIZE, 0x00000001
 3448              	.set CYFLD_CM0_NOREF__OFFSET, 0x0000001f
 3449              	.set CYFLD_CM0_NOREF__SIZE, 0x00000001
 3450              	.set CYREG_CM0_ISER, 0xe000e100
 3451              	.set CYFLD_CM0_SETENA__OFFSET, 0x00000000
 3452              	.set CYFLD_CM0_SETENA__SIZE, 0x00000020
 3453              	.set CYREG_CM0_ICER, 0xe000e180
 3454              	.set CYFLD_CM0_CLRENA__OFFSET, 0x00000000
 3455              	.set CYFLD_CM0_CLRENA__SIZE, 0x00000020
 3456              	.set CYREG_CM0_ISPR, 0xe000e200
 3457              	.set CYFLD_CM0_SETPEND__OFFSET, 0x00000000
 3458              	.set CYFLD_CM0_SETPEND__SIZE, 0x00000020
 3459              	.set CYREG_CM0_ICPR, 0xe000e280
 3460              	.set CYFLD_CM0_CLRPEND__OFFSET, 0x00000000
 3461              	.set CYFLD_CM0_CLRPEND__SIZE, 0x00000020
 3462              	.set CYREG_CM0_IPR0, 0xe000e400
 3463              	.set CYFLD_CM0_PRI_N0__OFFSET, 0x00000006
 3464              	.set CYFLD_CM0_PRI_N0__SIZE, 0x00000002
 3465              	.set CYFLD_CM0_PRI_N1__OFFSET, 0x0000000e
 3466              	.set CYFLD_CM0_PRI_N1__SIZE, 0x00000002
 3467              	.set CYFLD_CM0_PRI_N2__OFFSET, 0x00000016
 3468              	.set CYFLD_CM0_PRI_N2__SIZE, 0x00000002
 3469              	.set CYFLD_CM0_PRI_N3__OFFSET, 0x0000001e
 3470              	.set CYFLD_CM0_PRI_N3__SIZE, 0x00000002
 3471              	.set CYREG_CM0_IPR1, 0xe000e404
 3472              	.set CYREG_CM0_IPR2, 0xe000e408
 3473              	.set CYREG_CM0_IPR3, 0xe000e40c
 3474              	.set CYREG_CM0_IPR4, 0xe000e410
 3475              	.set CYREG_CM0_IPR5, 0xe000e414
 3476              	.set CYREG_CM0_IPR6, 0xe000e418
 3477              	.set CYREG_CM0_IPR7, 0xe000e41c
 3478              	.set CYREG_CM0_CPUID, 0xe000ed00
 3479              	.set CYFLD_CM0_REVISION__OFFSET, 0x00000000
 3480              	.set CYFLD_CM0_REVISION__SIZE, 0x00000004
 3481              	.set CYFLD_CM0_PARTNO__OFFSET, 0x00000004
 3482              	.set CYFLD_CM0_PARTNO__SIZE, 0x0000000c
 3483              	.set CYFLD_CM0_CONSTANT__OFFSET, 0x00000010
 3484              	.set CYFLD_CM0_CONSTANT__SIZE, 0x00000004
 3485              	.set CYFLD_CM0_VARIANT__OFFSET, 0x00000014
 3486              	.set CYFLD_CM0_VARIANT__SIZE, 0x00000004
 3487              	.set CYFLD_CM0_IMPLEMENTER__OFFSET, 0x00000018
 3488              	.set CYFLD_CM0_IMPLEMENTER__SIZE, 0x00000008
 3489              	.set CYREG_CM0_ICSR, 0xe000ed04
 3490              	.set CYFLD_CM0_VECTACTIVE__OFFSET, 0x00000000
 3491              	.set CYFLD_CM0_VECTACTIVE__SIZE, 0x00000009
 3492              	.set CYFLD_CM0_VECTPENDING__OFFSET, 0x0000000c
 3493              	.set CYFLD_CM0_VECTPENDING__SIZE, 0x00000009
 3494              	.set CYFLD_CM0_ISRPENDING__OFFSET, 0x00000016
 3495              	.set CYFLD_CM0_ISRPENDING__SIZE, 0x00000001
 3496              	.set CYFLD_CM0_ISRPREEMPT__OFFSET, 0x00000017
 3497              	.set CYFLD_CM0_ISRPREEMPT__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 63


 3498              	.set CYFLD_CM0_PENDSTCLR__OFFSET, 0x00000019
 3499              	.set CYFLD_CM0_PENDSTCLR__SIZE, 0x00000001
 3500              	.set CYFLD_CM0_PENDSTSETb__OFFSET, 0x0000001a
 3501              	.set CYFLD_CM0_PENDSTSETb__SIZE, 0x00000001
 3502              	.set CYFLD_CM0_PENDSVCLR__OFFSET, 0x0000001b
 3503              	.set CYFLD_CM0_PENDSVCLR__SIZE, 0x00000001
 3504              	.set CYFLD_CM0_PENDSVSET__OFFSET, 0x0000001c
 3505              	.set CYFLD_CM0_PENDSVSET__SIZE, 0x00000001
 3506              	.set CYFLD_CM0_NMIPENDSET__OFFSET, 0x0000001f
 3507              	.set CYFLD_CM0_NMIPENDSET__SIZE, 0x00000001
 3508              	.set CYREG_CM0_AIRCR, 0xe000ed0c
 3509              	.set CYFLD_CM0_VECTCLRACTIVE__OFFSET, 0x00000001
 3510              	.set CYFLD_CM0_VECTCLRACTIVE__SIZE, 0x00000001
 3511              	.set CYFLD_CM0_SYSRESETREQ__OFFSET, 0x00000002
 3512              	.set CYFLD_CM0_SYSRESETREQ__SIZE, 0x00000001
 3513              	.set CYFLD_CM0_ENDIANNESS__OFFSET, 0x0000000f
 3514              	.set CYFLD_CM0_ENDIANNESS__SIZE, 0x00000001
 3515              	.set CYFLD_CM0_VECTKEY__OFFSET, 0x00000010
 3516              	.set CYFLD_CM0_VECTKEY__SIZE, 0x00000010
 3517              	.set CYREG_CM0_SCR, 0xe000ed10
 3518              	.set CYFLD_CM0_SLEEPONEXIT__OFFSET, 0x00000001
 3519              	.set CYFLD_CM0_SLEEPONEXIT__SIZE, 0x00000001
 3520              	.set CYFLD_CM0_SLEEPDEEP__OFFSET, 0x00000002
 3521              	.set CYFLD_CM0_SLEEPDEEP__SIZE, 0x00000001
 3522              	.set CYFLD_CM0_SEVONPEND__OFFSET, 0x00000004
 3523              	.set CYFLD_CM0_SEVONPEND__SIZE, 0x00000001
 3524              	.set CYREG_CM0_CCR, 0xe000ed14
 3525              	.set CYFLD_CM0_UNALIGN_TRP__OFFSET, 0x00000003
 3526              	.set CYFLD_CM0_UNALIGN_TRP__SIZE, 0x00000001
 3527              	.set CYFLD_CM0_STKALIGN__OFFSET, 0x00000009
 3528              	.set CYFLD_CM0_STKALIGN__SIZE, 0x00000001
 3529              	.set CYREG_CM0_SHPR2, 0xe000ed1c
 3530              	.set CYFLD_CM0_PRI_11__OFFSET, 0x0000001e
 3531              	.set CYFLD_CM0_PRI_11__SIZE, 0x00000002
 3532              	.set CYREG_CM0_SHPR3, 0xe000ed20
 3533              	.set CYFLD_CM0_PRI_14__OFFSET, 0x00000016
 3534              	.set CYFLD_CM0_PRI_14__SIZE, 0x00000002
 3535              	.set CYFLD_CM0_PRI_15__OFFSET, 0x0000001e
 3536              	.set CYFLD_CM0_PRI_15__SIZE, 0x00000002
 3537              	.set CYREG_CM0_SHCSR, 0xe000ed24
 3538              	.set CYFLD_CM0_SVCALLPENDED__OFFSET, 0x0000000f
 3539              	.set CYFLD_CM0_SVCALLPENDED__SIZE, 0x00000001
 3540              	.set CYREG_CM0_SCS_PID4, 0xe000efd0
 3541              	.set CYREG_CM0_SCS_PID0, 0xe000efe0
 3542              	.set CYREG_CM0_SCS_PID1, 0xe000efe4
 3543              	.set CYREG_CM0_SCS_PID2, 0xe000efe8
 3544              	.set CYREG_CM0_SCS_PID3, 0xe000efec
 3545              	.set CYREG_CM0_SCS_CID0, 0xe000eff0
 3546              	.set CYREG_CM0_SCS_CID1, 0xe000eff4
 3547              	.set CYREG_CM0_SCS_CID2, 0xe000eff8
 3548              	.set CYREG_CM0_SCS_CID3, 0xe000effc
 3549              	.set CYREG_CM0_ROM_SCS, 0xe00ff000
 3550              	.set CYREG_CM0_ROM_DWT, 0xe00ff004
 3551              	.set CYREG_CM0_ROM_BPU, 0xe00ff008
 3552              	.set CYREG_CM0_ROM_END, 0xe00ff00c
 3553              	.set CYREG_CM0_ROM_CSMT, 0xe00fffcc
 3554              	.set CYREG_CM0_ROM_PID4, 0xe00fffd0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 64


 3555              	.set CYREG_CM0_ROM_PID0, 0xe00fffe0
 3556              	.set CYREG_CM0_ROM_PID1, 0xe00fffe4
 3557              	.set CYREG_CM0_ROM_PID2, 0xe00fffe8
 3558              	.set CYREG_CM0_ROM_PID3, 0xe00fffec
 3559              	.set CYREG_CM0_ROM_CID0, 0xe00ffff0
 3560              	.set CYREG_CM0_ROM_CID1, 0xe00ffff4
 3561              	.set CYREG_CM0_ROM_CID2, 0xe00ffff8
 3562              	.set CYREG_CM0_ROM_CID3, 0xe00ffffc
 3563              	.set CYDEV_ROMTABLE_BASE, 0xf0000000
 3564              	.set CYDEV_ROMTABLE_SIZE, 0x00001000
 3565              	.set CYREG_ROMTABLE_ADDR, 0xf0000000
 3566              	.set CYFLD_ROMTABLE_PRESENT__OFFSET, 0x00000000
 3567              	.set CYFLD_ROMTABLE_PRESENT__SIZE, 0x00000001
 3568              	.set CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET, 0x00000001
 3569              	.set CYFLD_ROMTABLE_FORMAT_32BIT__SIZE, 0x00000001
 3570              	.set CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET, 0x0000000c
 3571              	.set CYFLD_ROMTABLE_ADDR_OFFSET__SIZE, 0x00000014
 3572              	.set CYREG_ROMTABLE_DID, 0xf0000fcc
 3573              	.set CYFLD_ROMTABLE_VALUE__OFFSET, 0x00000000
 3574              	.set CYFLD_ROMTABLE_VALUE__SIZE, 0x00000020
 3575              	.set CYREG_ROMTABLE_PID4, 0xf0000fd0
 3576              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET, 0x00000000
 3577              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE, 0x00000004
 3578              	.set CYFLD_ROMTABLE_COUNT__OFFSET, 0x00000004
 3579              	.set CYFLD_ROMTABLE_COUNT__SIZE, 0x00000004
 3580              	.set CYREG_ROMTABLE_PID5, 0xf0000fd4
 3581              	.set CYREG_ROMTABLE_PID6, 0xf0000fd8
 3582              	.set CYREG_ROMTABLE_PID7, 0xf0000fdc
 3583              	.set CYREG_ROMTABLE_PID0, 0xf0000fe0
 3584              	.set CYFLD_ROMTABLE_PN_MIN__OFFSET, 0x00000000
 3585              	.set CYFLD_ROMTABLE_PN_MIN__SIZE, 0x00000008
 3586              	.set CYREG_ROMTABLE_PID1, 0xf0000fe4
 3587              	.set CYFLD_ROMTABLE_PN_MAJ__OFFSET, 0x00000000
 3588              	.set CYFLD_ROMTABLE_PN_MAJ__SIZE, 0x00000004
 3589              	.set CYFLD_ROMTABLE_JEPID_MIN__OFFSET, 0x00000004
 3590              	.set CYFLD_ROMTABLE_JEPID_MIN__SIZE, 0x00000004
 3591              	.set CYREG_ROMTABLE_PID2, 0xf0000fe8
 3592              	.set CYFLD_ROMTABLE_JEPID_MAJ__OFFSET, 0x00000000
 3593              	.set CYFLD_ROMTABLE_JEPID_MAJ__SIZE, 0x00000003
 3594              	.set CYFLD_ROMTABLE_REV__OFFSET, 0x00000004
 3595              	.set CYFLD_ROMTABLE_REV__SIZE, 0x00000004
 3596              	.set CYREG_ROMTABLE_PID3, 0xf0000fec
 3597              	.set CYFLD_ROMTABLE_CM__OFFSET, 0x00000000
 3598              	.set CYFLD_ROMTABLE_CM__SIZE, 0x00000004
 3599              	.set CYFLD_ROMTABLE_REV_AND__OFFSET, 0x00000004
 3600              	.set CYFLD_ROMTABLE_REV_AND__SIZE, 0x00000004
 3601              	.set CYREG_ROMTABLE_CID0, 0xf0000ff0
 3602              	.set CYREG_ROMTABLE_CID1, 0xf0000ff4
 3603              	.set CYREG_ROMTABLE_CID2, 0xf0000ff8
 3604              	.set CYREG_ROMTABLE_CID3, 0xf0000ffc
 3605              	.set CYDEV_FLS_SECTOR_SIZE, 0x00010000
 3606              	.set CYDEV_FLS_ROW_SIZE, 0x00000080
  20              	
  21              	/* PWMI_C */
  22              	.set PWMI_C_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
  23              	.set PWMI_C_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
  24              	.set PWMI_C_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 65


  25              	.set PWMI_C_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
  26              	.set PWMI_C_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
  27              	.set PWMI_C_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
  28              	.set PWMI_C_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
  29              	.set PWMI_C_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
  30              	.set PWMI_C_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
  31              	.set PWMI_C_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
  32              	.set PWMI_C_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
  33              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
  34              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
  35              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
  36              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
  37              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
  38              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
  39              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
  40              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
  41              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
  42              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
  43              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
  44              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
  45              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
  46              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
  47              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
  48              	.set PWMI_C_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
  49              	.set PWMI_C_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
  50              	.set PWMI_C_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
  51              	.set PWMI_C_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2
  52              	
  53              	/* AUG_ISR */
  54              	.set AUG_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
  55              	.set AUG_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
  56              	.set AUG_ISR__INTC_MASK, 0x800
  57              	.set AUG_ISR__INTC_NUMBER, 11
  58              	.set AUG_ISR__INTC_PRIOR_MASK, 0xC0000000
  59              	.set AUG_ISR__INTC_PRIOR_NUM, 3
  60              	.set AUG_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR2
  61              	.set AUG_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
  62              	.set AUG_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
  63              	
  64              	/* Clock_1 */
  65              	.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
  66              	.set Clock_1__DIV_ID, 0x00000001
  67              	.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_8_CTL1
  68              	.set Clock_1__PA_DIV_ID, 0x000000FF
  69              	
  70              	/* Clock_2 */
  71              	.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
  72              	.set Clock_2__DIV_ID, 0x00000000
  73              	.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_8_CTL0
  74              	.set Clock_2__PA_DIV_ID, 0x000000FF
  75              	
  76              	/* EZI2C_1 */
  77              	.set EZI2C_1_SCB__CMD_RESP_CTRL, CYREG_SCB1_CMD_RESP_CTRL
  78              	.set EZI2C_1_SCB__CMD_RESP_STATUS, CYREG_SCB1_CMD_RESP_STATUS
  79              	.set EZI2C_1_SCB__CTRL, CYREG_SCB1_CTRL
  80              	.set EZI2C_1_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
  81              	.set EZI2C_1_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 66


  82              	.set EZI2C_1_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
  83              	.set EZI2C_1_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
  84              	.set EZI2C_1_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
  85              	.set EZI2C_1_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
  86              	.set EZI2C_1_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
  87              	.set EZI2C_1_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
  88              	.set EZI2C_1_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
  89              	.set EZI2C_1_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
  90              	.set EZI2C_1_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
  91              	.set EZI2C_1_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
  92              	.set EZI2C_1_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
  93              	.set EZI2C_1_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
  94              	.set EZI2C_1_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
  95              	.set EZI2C_1_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
  96              	.set EZI2C_1_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
  97              	.set EZI2C_1_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
  98              	.set EZI2C_1_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
  99              	.set EZI2C_1_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
 100              	.set EZI2C_1_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
 101              	.set EZI2C_1_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
 102              	.set EZI2C_1_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
 103              	.set EZI2C_1_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
 104              	.set EZI2C_1_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
 105              	.set EZI2C_1_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
 106              	.set EZI2C_1_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
 107              	.set EZI2C_1_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
 108              	.set EZI2C_1_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
 109              	.set EZI2C_1_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
 110              	.set EZI2C_1_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
 111              	.set EZI2C_1_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
 112              	.set EZI2C_1_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
 113              	.set EZI2C_1_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
 114              	.set EZI2C_1_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
 115              	.set EZI2C_1_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
 116              	.set EZI2C_1_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
 117              	.set EZI2C_1_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
 118              	.set EZI2C_1_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
 119              	.set EZI2C_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
 120              	.set EZI2C_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
 121              	.set EZI2C_1_SCB__INTR_M, CYREG_SCB1_INTR_M
 122              	.set EZI2C_1_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
 123              	.set EZI2C_1_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
 124              	.set EZI2C_1_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
 125              	.set EZI2C_1_SCB__INTR_RX, CYREG_SCB1_INTR_RX
 126              	.set EZI2C_1_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
 127              	.set EZI2C_1_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
 128              	.set EZI2C_1_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
 129              	.set EZI2C_1_SCB__INTR_S, CYREG_SCB1_INTR_S
 130              	.set EZI2C_1_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
 131              	.set EZI2C_1_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
 132              	.set EZI2C_1_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
 133              	.set EZI2C_1_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
 134              	.set EZI2C_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
 135              	.set EZI2C_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
 136              	.set EZI2C_1_SCB__INTR_TX, CYREG_SCB1_INTR_TX
 137              	.set EZI2C_1_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
 138              	.set EZI2C_1_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 67


 139              	.set EZI2C_1_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
 140              	.set EZI2C_1_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
 141              	.set EZI2C_1_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
 142              	.set EZI2C_1_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
 143              	.set EZI2C_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
 144              	.set EZI2C_1_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
 145              	.set EZI2C_1_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
 146              	.set EZI2C_1_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
 147              	.set EZI2C_1_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
 148              	.set EZI2C_1_SCB__SS0_POSISTION, 0
 149              	.set EZI2C_1_SCB__SS1_POSISTION, 1
 150              	.set EZI2C_1_SCB__SS2_POSISTION, 2
 151              	.set EZI2C_1_SCB__SS3_POSISTION, 3
 152              	.set EZI2C_1_SCB__STATUS, CYREG_SCB1_STATUS
 153              	.set EZI2C_1_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
 154              	.set EZI2C_1_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
 155              	.set EZI2C_1_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
 156              	.set EZI2C_1_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
 157              	.set EZI2C_1_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
 158              	.set EZI2C_1_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
 159              	.set EZI2C_1_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
 160              	.set EZI2C_1_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
 161              	.set EZI2C_1_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
 162              	.set EZI2C_1_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
 163              	.set EZI2C_1_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 164              	.set EZI2C_1_SCB_IRQ__INTC_MASK, 0x100
 165              	.set EZI2C_1_SCB_IRQ__INTC_NUMBER, 8
 166              	.set EZI2C_1_SCB_IRQ__INTC_PRIOR_MASK, 0xC0
 167              	.set EZI2C_1_SCB_IRQ__INTC_PRIOR_NUM, 3
 168              	.set EZI2C_1_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
 169              	.set EZI2C_1_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
 170              	.set EZI2C_1_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
 171              	.set EZI2C_1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
 172              	.set EZI2C_1_SCBCLK__DIV_ID, 0x00000003
 173              	.set EZI2C_1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_8_CTL3
 174              	.set EZI2C_1_SCBCLK__PA_DIV_ID, 0x000000FF
 175              	.set EZI2C_1_scl__0__DR, CYREG_GPIO_PRT2_DR
 176              	.set EZI2C_1_scl__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 177              	.set EZI2C_1_scl__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 178              	.set EZI2C_1_scl__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 179              	.set EZI2C_1_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 180              	.set EZI2C_1_scl__0__HSIOM_GPIO, 0
 181              	.set EZI2C_1_scl__0__HSIOM_I2C, 15
 182              	.set EZI2C_1_scl__0__HSIOM_I2C_SCL, 15
 183              	.set EZI2C_1_scl__0__HSIOM_MASK, 0x0000F000
 184              	.set EZI2C_1_scl__0__HSIOM_SHIFT, 12
 185              	.set EZI2C_1_scl__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 186              	.set EZI2C_1_scl__0__INTR, CYREG_GPIO_PRT2_INTR
 187              	.set EZI2C_1_scl__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 188              	.set EZI2C_1_scl__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 189              	.set EZI2C_1_scl__0__MASK, 0x08
 190              	.set EZI2C_1_scl__0__PC, CYREG_GPIO_PRT2_PC
 191              	.set EZI2C_1_scl__0__PC2, CYREG_GPIO_PRT2_PC2
 192              	.set EZI2C_1_scl__0__PORT, 2
 193              	.set EZI2C_1_scl__0__PS, CYREG_GPIO_PRT2_PS
 194              	.set EZI2C_1_scl__0__SHIFT, 3
 195              	.set EZI2C_1_scl__DR, CYREG_GPIO_PRT2_DR
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 68


 196              	.set EZI2C_1_scl__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 197              	.set EZI2C_1_scl__DR_INV, CYREG_GPIO_PRT2_DR_INV
 198              	.set EZI2C_1_scl__DR_SET, CYREG_GPIO_PRT2_DR_SET
 199              	.set EZI2C_1_scl__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 200              	.set EZI2C_1_scl__INTR, CYREG_GPIO_PRT2_INTR
 201              	.set EZI2C_1_scl__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 202              	.set EZI2C_1_scl__INTSTAT, CYREG_GPIO_PRT2_INTR
 203              	.set EZI2C_1_scl__MASK, 0x08
 204              	.set EZI2C_1_scl__PC, CYREG_GPIO_PRT2_PC
 205              	.set EZI2C_1_scl__PC2, CYREG_GPIO_PRT2_PC2
 206              	.set EZI2C_1_scl__PORT, 2
 207              	.set EZI2C_1_scl__PS, CYREG_GPIO_PRT2_PS
 208              	.set EZI2C_1_scl__SHIFT, 3
 209              	.set EZI2C_1_sda__0__DR, CYREG_GPIO_PRT2_DR
 210              	.set EZI2C_1_sda__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 211              	.set EZI2C_1_sda__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 212              	.set EZI2C_1_sda__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 213              	.set EZI2C_1_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 214              	.set EZI2C_1_sda__0__HSIOM_GPIO, 0
 215              	.set EZI2C_1_sda__0__HSIOM_I2C, 15
 216              	.set EZI2C_1_sda__0__HSIOM_I2C_SDA, 15
 217              	.set EZI2C_1_sda__0__HSIOM_MASK, 0x00000F00
 218              	.set EZI2C_1_sda__0__HSIOM_SHIFT, 8
 219              	.set EZI2C_1_sda__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 220              	.set EZI2C_1_sda__0__INTR, CYREG_GPIO_PRT2_INTR
 221              	.set EZI2C_1_sda__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 222              	.set EZI2C_1_sda__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 223              	.set EZI2C_1_sda__0__MASK, 0x04
 224              	.set EZI2C_1_sda__0__PC, CYREG_GPIO_PRT2_PC
 225              	.set EZI2C_1_sda__0__PC2, CYREG_GPIO_PRT2_PC2
 226              	.set EZI2C_1_sda__0__PORT, 2
 227              	.set EZI2C_1_sda__0__PS, CYREG_GPIO_PRT2_PS
 228              	.set EZI2C_1_sda__0__SHIFT, 2
 229              	.set EZI2C_1_sda__DR, CYREG_GPIO_PRT2_DR
 230              	.set EZI2C_1_sda__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 231              	.set EZI2C_1_sda__DR_INV, CYREG_GPIO_PRT2_DR_INV
 232              	.set EZI2C_1_sda__DR_SET, CYREG_GPIO_PRT2_DR_SET
 233              	.set EZI2C_1_sda__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 234              	.set EZI2C_1_sda__INTR, CYREG_GPIO_PRT2_INTR
 235              	.set EZI2C_1_sda__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 236              	.set EZI2C_1_sda__INTSTAT, CYREG_GPIO_PRT2_INTR
 237              	.set EZI2C_1_sda__MASK, 0x04
 238              	.set EZI2C_1_sda__PC, CYREG_GPIO_PRT2_PC
 239              	.set EZI2C_1_sda__PC2, CYREG_GPIO_PRT2_PC2
 240              	.set EZI2C_1_sda__PORT, 2
 241              	.set EZI2C_1_sda__PS, CYREG_GPIO_PRT2_PS
 242              	.set EZI2C_1_sda__SHIFT, 2
 243              	
 244              	/* AUG_TIMER */
 245              	.set AUG_TIMER_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
 246              	.set AUG_TIMER_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
 247              	.set AUG_TIMER_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
 248              	.set AUG_TIMER_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
 249              	.set AUG_TIMER_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
 250              	.set AUG_TIMER_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
 251              	.set AUG_TIMER_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
 252              	.set AUG_TIMER_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 69


 253              	.set AUG_TIMER_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
 254              	.set AUG_TIMER_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
 255              	.set AUG_TIMER_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
 256              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
 257              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
 258              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
 259              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
 260              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
 261              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
 262              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
 263              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
 264              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
 265              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
 266              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
 267              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
 268              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
 269              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
 270              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
 271              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
 272              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
 273              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
 274              	.set AUG_TIMER_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2
 275              	
 276              	/* DIR_CTRL_C */
 277              	.set DIR_CTRL_C__0__DR, CYREG_GPIO_PRT2_DR
 278              	.set DIR_CTRL_C__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 279              	.set DIR_CTRL_C__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 280              	.set DIR_CTRL_C__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 281              	.set DIR_CTRL_C__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 282              	.set DIR_CTRL_C__0__HSIOM_MASK, 0x0000000F
 283              	.set DIR_CTRL_C__0__HSIOM_SHIFT, 0
 284              	.set DIR_CTRL_C__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 285              	.set DIR_CTRL_C__0__INTR, CYREG_GPIO_PRT2_INTR
 286              	.set DIR_CTRL_C__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 287              	.set DIR_CTRL_C__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 288              	.set DIR_CTRL_C__0__MASK, 0x01
 289              	.set DIR_CTRL_C__0__PC, CYREG_GPIO_PRT2_PC
 290              	.set DIR_CTRL_C__0__PC2, CYREG_GPIO_PRT2_PC2
 291              	.set DIR_CTRL_C__0__PORT, 2
 292              	.set DIR_CTRL_C__0__PS, CYREG_GPIO_PRT2_PS
 293              	.set DIR_CTRL_C__0__SHIFT, 0
 294              	.set DIR_CTRL_C__DR, CYREG_GPIO_PRT2_DR
 295              	.set DIR_CTRL_C__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 296              	.set DIR_CTRL_C__DR_INV, CYREG_GPIO_PRT2_DR_INV
 297              	.set DIR_CTRL_C__DR_SET, CYREG_GPIO_PRT2_DR_SET
 298              	.set DIR_CTRL_C__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 299              	.set DIR_CTRL_C__INTR, CYREG_GPIO_PRT2_INTR
 300              	.set DIR_CTRL_C__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 301              	.set DIR_CTRL_C__INTSTAT, CYREG_GPIO_PRT2_INTR
 302              	.set DIR_CTRL_C__MASK, 0x01
 303              	.set DIR_CTRL_C__PC, CYREG_GPIO_PRT2_PC
 304              	.set DIR_CTRL_C__PC2, CYREG_GPIO_PRT2_PC2
 305              	.set DIR_CTRL_C__PORT, 2
 306              	.set DIR_CTRL_C__PS, CYREG_GPIO_PRT2_PS
 307              	.set DIR_CTRL_C__SHIFT, 0
 308              	
 309              	/* PWMI_OUT_C */
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 70


 310              	.set PWMI_OUT_C__0__DR, CYREG_GPIO_PRT1_DR
 311              	.set PWMI_OUT_C__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 312              	.set PWMI_OUT_C__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 313              	.set PWMI_OUT_C__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 314              	.set PWMI_OUT_C__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 315              	.set PWMI_OUT_C__0__HSIOM_MASK, 0x0000000F
 316              	.set PWMI_OUT_C__0__HSIOM_SHIFT, 0
 317              	.set PWMI_OUT_C__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 318              	.set PWMI_OUT_C__0__INTR, CYREG_GPIO_PRT1_INTR
 319              	.set PWMI_OUT_C__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 320              	.set PWMI_OUT_C__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 321              	.set PWMI_OUT_C__0__MASK, 0x01
 322              	.set PWMI_OUT_C__0__PC, CYREG_GPIO_PRT1_PC
 323              	.set PWMI_OUT_C__0__PC2, CYREG_GPIO_PRT1_PC2
 324              	.set PWMI_OUT_C__0__PORT, 1
 325              	.set PWMI_OUT_C__0__PS, CYREG_GPIO_PRT1_PS
 326              	.set PWMI_OUT_C__0__SHIFT, 0
 327              	.set PWMI_OUT_C__DR, CYREG_GPIO_PRT1_DR
 328              	.set PWMI_OUT_C__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 329              	.set PWMI_OUT_C__DR_INV, CYREG_GPIO_PRT1_DR_INV
 330              	.set PWMI_OUT_C__DR_SET, CYREG_GPIO_PRT1_DR_SET
 331              	.set PWMI_OUT_C__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 332              	.set PWMI_OUT_C__INTR, CYREG_GPIO_PRT1_INTR
 333              	.set PWMI_OUT_C__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 334              	.set PWMI_OUT_C__INTSTAT, CYREG_GPIO_PRT1_INTR
 335              	.set PWMI_OUT_C__MASK, 0x01
 336              	.set PWMI_OUT_C__PC, CYREG_GPIO_PRT1_PC
 337              	.set PWMI_OUT_C__PC2, CYREG_GPIO_PRT1_PC2
 338              	.set PWMI_OUT_C__PORT, 1
 339              	.set PWMI_OUT_C__PS, CYREG_GPIO_PRT1_PS
 340              	.set PWMI_OUT_C__SHIFT, 0
 341              	
 342              	/* MasterInput */
 343              	.set MasterInput__0__DR, CYREG_GPIO_PRT1_DR
 344              	.set MasterInput__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 345              	.set MasterInput__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 346              	.set MasterInput__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 347              	.set MasterInput__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 348              	.set MasterInput__0__HSIOM_MASK, 0x0000F000
 349              	.set MasterInput__0__HSIOM_SHIFT, 12
 350              	.set MasterInput__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 351              	.set MasterInput__0__INTR, CYREG_GPIO_PRT1_INTR
 352              	.set MasterInput__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 353              	.set MasterInput__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 354              	.set MasterInput__0__MASK, 0x08
 355              	.set MasterInput__0__PC, CYREG_GPIO_PRT1_PC
 356              	.set MasterInput__0__PC2, CYREG_GPIO_PRT1_PC2
 357              	.set MasterInput__0__PORT, 1
 358              	.set MasterInput__0__PS, CYREG_GPIO_PRT1_PS
 359              	.set MasterInput__0__SHIFT, 3
 360              	.set MasterInput__DR, CYREG_GPIO_PRT1_DR
 361              	.set MasterInput__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 362              	.set MasterInput__DR_INV, CYREG_GPIO_PRT1_DR_INV
 363              	.set MasterInput__DR_SET, CYREG_GPIO_PRT1_DR_SET
 364              	.set MasterInput__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 365              	.set MasterInput__INTR, CYREG_GPIO_PRT1_INTR
 366              	.set MasterInput__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 71


 367              	.set MasterInput__INTSTAT, CYREG_GPIO_PRT1_INTR
 368              	.set MasterInput__MASK, 0x08
 369              	.set MasterInput__PC, CYREG_GPIO_PRT1_PC
 370              	.set MasterInput__PC2, CYREG_GPIO_PRT1_PC2
 371              	.set MasterInput__PORT, 1
 372              	.set MasterInput__PS, CYREG_GPIO_PRT1_PS
 373              	.set MasterInput__SHIFT, 3
 374              	.set MasterInput__SNAP, CYREG_GPIO_PRT1_INTR
 375              	
 376              	/* MasterInputInt */
 377              	.set MasterInputInt__INTC_CLR_EN_REG, CYREG_CM0_ICER
 378              	.set MasterInputInt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 379              	.set MasterInputInt__INTC_MASK, 0x02
 380              	.set MasterInputInt__INTC_NUMBER, 1
 381              	.set MasterInputInt__INTC_PRIOR_MASK, 0xC000
 382              	.set MasterInputInt__INTC_PRIOR_NUM, 3
 383              	.set MasterInputInt__INTC_PRIOR_REG, CYREG_CM0_IPR0
 384              	.set MasterInputInt__INTC_SET_EN_REG, CYREG_CM0_ISER
 385              	.set MasterInputInt__INTC_SET_PD_REG, CYREG_CM0_ISPR
 386              	
 387              	/* BUCK_BOOST_EN_C */
 388              	.set BUCK_BOOST_EN_C__0__DR, CYREG_GPIO_PRT1_DR
 389              	.set BUCK_BOOST_EN_C__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 390              	.set BUCK_BOOST_EN_C__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 391              	.set BUCK_BOOST_EN_C__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 392              	.set BUCK_BOOST_EN_C__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 393              	.set BUCK_BOOST_EN_C__0__HSIOM_MASK, 0x000000F0
 394              	.set BUCK_BOOST_EN_C__0__HSIOM_SHIFT, 4
 395              	.set BUCK_BOOST_EN_C__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 396              	.set BUCK_BOOST_EN_C__0__INTR, CYREG_GPIO_PRT1_INTR
 397              	.set BUCK_BOOST_EN_C__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 398              	.set BUCK_BOOST_EN_C__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 399              	.set BUCK_BOOST_EN_C__0__MASK, 0x02
 400              	.set BUCK_BOOST_EN_C__0__PC, CYREG_GPIO_PRT1_PC
 401              	.set BUCK_BOOST_EN_C__0__PC2, CYREG_GPIO_PRT1_PC2
 402              	.set BUCK_BOOST_EN_C__0__PORT, 1
 403              	.set BUCK_BOOST_EN_C__0__PS, CYREG_GPIO_PRT1_PS
 404              	.set BUCK_BOOST_EN_C__0__SHIFT, 1
 405              	.set BUCK_BOOST_EN_C__DR, CYREG_GPIO_PRT1_DR
 406              	.set BUCK_BOOST_EN_C__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 407              	.set BUCK_BOOST_EN_C__DR_INV, CYREG_GPIO_PRT1_DR_INV
 408              	.set BUCK_BOOST_EN_C__DR_SET, CYREG_GPIO_PRT1_DR_SET
 409              	.set BUCK_BOOST_EN_C__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 410              	.set BUCK_BOOST_EN_C__INTR, CYREG_GPIO_PRT1_INTR
 411              	.set BUCK_BOOST_EN_C__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 412              	.set BUCK_BOOST_EN_C__INTSTAT, CYREG_GPIO_PRT1_INTR
 413              	.set BUCK_BOOST_EN_C__MASK, 0x02
 414              	.set BUCK_BOOST_EN_C__PC, CYREG_GPIO_PRT1_PC
 415              	.set BUCK_BOOST_EN_C__PC2, CYREG_GPIO_PRT1_PC2
 416              	.set BUCK_BOOST_EN_C__PORT, 1
 417              	.set BUCK_BOOST_EN_C__PS, CYREG_GPIO_PRT1_PS
 418              	.set BUCK_BOOST_EN_C__SHIFT, 1
 419              	
 420              	/* PDSS_PORT0_RX_CLK */
 421              	.set PDSS_PORT0_RX_CLK__DIV_ID, 0x00000002
 422              	.set PDSS_PORT0_RX_CLK__DIV_REGISTER, CYREG_PERI_DIV_8_CTL2
 423              	.set PDSS_PORT0_RX_CLK__PA_DIV_ID, 0x000000FF
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 72


 424              	
 425              	/* PDSS_PORT0_TX_CLK */
 426              	.set PDSS_PORT0_TX_CLK__DIV_ID, 0x00000042
 427              	.set PDSS_PORT0_TX_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
 428              	.set PDSS_PORT0_TX_CLK__PA_DIV_ID, 0x000000FF
 429              	
 430              	/* PDSS_PORT0_BCH_CLK */
 431              	.set PDSS_PORT0_BCH_CLK__DIV_ID, 0x00000041
 432              	.set PDSS_PORT0_BCH_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
 433              	.set PDSS_PORT0_BCH_CLK__PA_DIV_ID, 0x000000FF
 434              	
 435              	/* PDSS_PORT0_SAR_CLK */
 436              	.set PDSS_PORT0_SAR_CLK__DIV_ID, 0x00000040
 437              	.set PDSS_PORT0_SAR_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
 438              	.set PDSS_PORT0_SAR_CLK__PA_DIV_ID, 0x000000FF
 439              	
 440              	/* PDSS_PORT0_ISINK_CLK */
 441              	.set PDSS_PORT0_ISINK_CLK__DIV_ID, 0x00000081
 442              	.set PDSS_PORT0_ISINK_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_5_CTL1
 443              	.set PDSS_PORT0_ISINK_CLK__FRAC_MASK, 0x000000F8
 444              	.set PDSS_PORT0_ISINK_CLK__PA_DIV_ID, 0x000000FF
 445              	
 446              	/* PDSS_PORTX_REFGEN_CLK */
 447              	.set PDSS_PORTX_REFGEN_CLK__DIV_ID, 0x00000043
 448              	.set PDSS_PORTX_REFGEN_CLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
 449              	.set PDSS_PORTX_REFGEN_CLK__PA_DIV_ID, 0x000000FF
 450              	
 451              	/* PDSS_PORT0_FILT_CLK_SEL */
 452              	.set PDSS_PORT0_FILT_CLK_SEL__DIV_ID, 0x00000080
 453              	.set PDSS_PORT0_FILT_CLK_SEL__DIV_REGISTER, CYREG_PERI_DIV_16_5_CTL0
 454              	.set PDSS_PORT0_FILT_CLK_SEL__FRAC_MASK, 0x000000F8
 455              	.set PDSS_PORT0_FILT_CLK_SEL__PA_DIV_ID, 0x000000FF
 456              	
 457              	/* Miscellaneous */
 458              	.set CYDEV_BCLK__HFCLK__HZ, 48000000
 459              	.set CYDEV_BCLK__HFCLK__KHZ, 48000
 460              	.set CYDEV_BCLK__HFCLK__MHZ, 48
 461              	.set CYDEV_BCLK__SYSCLK__HZ, 24000000
 462              	.set CYDEV_BCLK__SYSCLK__KHZ, 24000
 463              	.set CYDEV_BCLK__SYSCLK__MHZ, 24
 464              	.set CYDEV_CHIP_DIE_LEOPARD, 1
 465              	.set CYDEV_CHIP_DIE_PSOC4A, 26
 466              	.set CYDEV_CHIP_DIE_PSOC5LP, 2
 467              	.set CYDEV_CHIP_DIE_PSOC5TM, 3
 468              	.set CYDEV_CHIP_DIE_TMA4, 4
 469              	.set CYDEV_CHIP_DIE_UNKNOWN, 0
 470              	.set CYDEV_CHIP_FAMILY_FM0P, 5
 471              	.set CYDEV_CHIP_FAMILY_FM3, 6
 472              	.set CYDEV_CHIP_FAMILY_FM4, 7
 473              	.set CYDEV_CHIP_FAMILY_PSOC3, 1
 474              	.set CYDEV_CHIP_FAMILY_PSOC4, 2
 475              	.set CYDEV_CHIP_FAMILY_PSOC5, 3
 476              	.set CYDEV_CHIP_FAMILY_PSOC6, 4
 477              	.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
 478              	.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
 479              	.set CYDEV_CHIP_JTAG_ID, 0x200311B0
 480              	.set CYDEV_CHIP_MEMBER_3A, 1
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 73


 481              	.set CYDEV_CHIP_MEMBER_4A, 26
 482              	.set CYDEV_CHIP_MEMBER_4AA, 25
 483              	.set CYDEV_CHIP_MEMBER_4AB, 30
 484              	.set CYDEV_CHIP_MEMBER_4AC, 14
 485              	.set CYDEV_CHIP_MEMBER_4AD, 15
 486              	.set CYDEV_CHIP_MEMBER_4AE, 16
 487              	.set CYDEV_CHIP_MEMBER_4D, 20
 488              	.set CYDEV_CHIP_MEMBER_4E, 6
 489              	.set CYDEV_CHIP_MEMBER_4F, 27
 490              	.set CYDEV_CHIP_MEMBER_4G, 4
 491              	.set CYDEV_CHIP_MEMBER_4H, 24
 492              	.set CYDEV_CHIP_MEMBER_4I, 32
 493              	.set CYDEV_CHIP_MEMBER_4J, 21
 494              	.set CYDEV_CHIP_MEMBER_4K, 22
 495              	.set CYDEV_CHIP_MEMBER_4L, 31
 496              	.set CYDEV_CHIP_MEMBER_4M, 29
 497              	.set CYDEV_CHIP_MEMBER_4N, 11
 498              	.set CYDEV_CHIP_MEMBER_4O, 8
 499              	.set CYDEV_CHIP_MEMBER_4P, 28
 500              	.set CYDEV_CHIP_MEMBER_4Q, 17
 501              	.set CYDEV_CHIP_MEMBER_4R, 9
 502              	.set CYDEV_CHIP_MEMBER_4S, 12
 503              	.set CYDEV_CHIP_MEMBER_4T, 10
 504              	.set CYDEV_CHIP_MEMBER_4U, 5
 505              	.set CYDEV_CHIP_MEMBER_4V, 23
 506              	.set CYDEV_CHIP_MEMBER_4W, 13
 507              	.set CYDEV_CHIP_MEMBER_4X, 7
 508              	.set CYDEV_CHIP_MEMBER_4Y, 18
 509              	.set CYDEV_CHIP_MEMBER_4Z, 19
 510              	.set CYDEV_CHIP_MEMBER_5A, 3
 511              	.set CYDEV_CHIP_MEMBER_5B, 2
 512              	.set CYDEV_CHIP_MEMBER_6A, 33
 513              	.set CYDEV_CHIP_MEMBER_FM3, 37
 514              	.set CYDEV_CHIP_MEMBER_FM4, 38
 515              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
 516              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
 517              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
 518              	.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
 519              	.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4R
 520              	.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
 521              	.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
 522              	.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
 523              	.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
 524              	.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
 525              	.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
 526              	.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
 527              	.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
 528              	.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
 529              	.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
 530              	.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
 531              	.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
 532              	.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
 533              	.set CYDEV_CHIP_REV_TMA4_ES, 17
 534              	.set CYDEV_CHIP_REV_TMA4_ES2, 33
 535              	.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
 536              	.set CYDEV_CHIP_REVISION_3A_ES1, 0
 537              	.set CYDEV_CHIP_REVISION_3A_ES2, 1
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 74


 538              	.set CYDEV_CHIP_REVISION_3A_ES3, 3
 539              	.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
 540              	.set CYDEV_CHIP_REVISION_4A_ES0, 17
 541              	.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
 542              	.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
 543              	.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
 544              	.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
 545              	.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
 546              	.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
 547              	.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
 548              	.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
 549              	.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
 550              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
 551              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
 552              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
 553              	.set CYDEV_CHIP_REVISION_4G_ES, 17
 554              	.set CYDEV_CHIP_REVISION_4G_ES2, 33
 555              	.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
 556              	.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
 557              	.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
 558              	.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
 559              	.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
 560              	.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
 561              	.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
 562              	.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
 563              	.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
 564              	.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
 565              	.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
 566              	.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
 567              	.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
 568              	.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
 569              	.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
 570              	.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
 571              	.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
 572              	.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
 573              	.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
 574              	.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
 575              	.set CYDEV_CHIP_REVISION_5A_ES0, 0
 576              	.set CYDEV_CHIP_REVISION_5A_ES1, 1
 577              	.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
 578              	.set CYDEV_CHIP_REVISION_5B_ES0, 0
 579              	.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
 580              	.set CYDEV_CHIP_REVISION_6A_ES, 17
 581              	.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
 582              	.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
 583              	.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
 584              	.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
 585              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
 586              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
 587              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
 588              	.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4R_PRODUCTION
 589              	.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
 590              	.set CYDEV_CONFIG_READ_ACCELERATOR, 1
 591              	.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
 592              	.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
 593              	.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
 594              	.set CYDEV_CONFIGURATION_COMPRESSED, 1
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 75


 595              	.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
 596              	.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
 597              	.set CYDEV_CONFIGURATION_MODE_DMA, 2
 598              	.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
 599              	.set CYDEV_DEBUG_PROTECT_KILL, 4
 600              	.set CYDEV_DEBUG_PROTECT_OPEN, 1
 601              	.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
 602              	.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
 603              	.set CYDEV_DEBUGGING_DPS_Disable, 3
 604              	.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
 605              	.set CYDEV_DEBUGGING_DPS_SWD, 2
 606              	.set CYDEV_DEBUGGING_ENABLE, 0
 607              	.set CYDEV_DFT_SELECT_CLK0, 8
 608              	.set CYDEV_DFT_SELECT_CLK1, 9
 609              	.set CYDEV_HEAP_SIZE, 0x80
 610              	.set CYDEV_IMO_TRIMMED_BY_USB, 0
 611              	.set CYDEV_IMO_TRIMMED_BY_WCO, 0
 612              	.set CYDEV_IS_EXPORTING_CODE, 0
 613              	.set CYDEV_IS_IMPORTING_CODE, 0
 614              	.set CYDEV_PROJ_TYPE, 2
 615              	.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
 616              	.set CYDEV_PROJ_TYPE_LAUNCHER, 5
 617              	.set CYDEV_PROJ_TYPE_LOADABLE, 2
 618              	.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
 619              	.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
 620              	.set CYDEV_PROJ_TYPE_STANDARD, 0
 621              	.set CYDEV_STACK_SIZE, 0x0800
 622              	.set CYDEV_USE_BUNDLED_CMSIS, 1
 623              	.set CYDEV_VARIABLE_VDDA, 1
 624              	.set CYDEV_VDDD_MV, 3300
 625              	.set CYDEV_WDT_GENERATE_ISR, 0
 626              	.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
 627              	.set CYIPBLOCK_m0s8ioss_VERSION, 1
 628              	.set CYIPBLOCK_m0s8peri_VERSION, 1
 629              	.set CYIPBLOCK_m0s8scb_VERSION, 2
 630              	.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
 631              	.set CYIPBLOCK_mxusbpd_VERSION, 1
 632              	.set CYIPBLOCK_s8srsslt_VERSION, 1
 633              	.set CYDEV_BOOTLOADER_ENABLE, 0
 634              	.endif
  19              	
  20              	
  21              	/*******************************************************************************
  22              	* Function Name: CyDelayCycles
  23              	****************************************************************************//**
  24              	*
  25              	*  Delays for the specified number of cycles.
  26              	*
  27              	*  \param uint32 cycles: number of cycles to delay.
  28              	*
  29              	* \return
  30              	*  None
  31              	*
  32              	*******************************************************************************/
  33              	/* void CyDelayCycles(uint32 cycles) */
  34              	.align 3                    /* Align to 8 byte boundary (2^n) */
  35              	.global CyDelayCycles
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 76


  36              	.func CyDelayCycles, CyDelayCycles
  37              	.type CyDelayCycles, %function
  38              	.thumb_func
  39              	CyDelayCycles:              /* cycles bytes */
  40 0000 0230     	    ADDS r0, r0, #2         /*    1    2    Round to nearest multiple of 4 */
  41 0002 8008     	    LSRS r0, r0, #2         /*    1    2    Divide by 4 and set flags */
  42 0004 03D0     	    BEQ CyDelayCycles_done  /*    2    2    Skip if 0 */
  43              	.IFDEF CYIPBLOCK_m0s8cpuss_VERSION
  44              	    NOP                     /*    1    2    Loop alignment padding */
  45              	.ELSE
  46              	    .IFDEF CYIPBLOCK_s8srsslt_VERSION
  47              	        .IFDEF CYIPBLOCK_m0s8cpussv2_VERSION
  48              	            NOP             /*    1    2    Loop alignment padding */
  49              	        .ENDIF
  50              	    .ENDIF
  51              	    /* Leave loop unaligned */
  52              	.ENDIF
  53              	CyDelayCycles_loop:
  54              	/* For CM0+ branch instruction takes 2 CPU cycles, for CM0 it takes 3 cycles */
  55              	.IFDEF CYDEV_CM0P_BASE
  56              	    ADDS r0, r0, #1         /*    1    2    Increment counter */
  57              	    SUBS r0, r0, #2         /*    1    2    Decrement counter by 2 */
  58              	    BNE CyDelayCycles_loop  /*    2    2    2 CPU cycles (if branche is taken)*/
  59              	    NOP                     /*    1    2    Loop alignment padding */	
  60              	.ELSE
  61 0006 0138     	    SUBS r0, r0, #1         /*    1    2    Decrement counter */
  62 0008 FDD1     	    BNE CyDelayCycles_loop  /*    3    2    3 CPU cycles (if branche is taken)*/
  63 000a C046     	    NOP                     /*    1    2    Loop alignment padding */
  64 000c C046     	    NOP                     /*    1    2    Loop alignment padding */
  65              	.ENDIF
  66              	CyDelayCycles_done:
  67 000e C046     	    NOP                     /*    1    2    Loop alignment padding */
  68 0010 7047     	    BX lr                   /*    3    2 */
  69              	.endfunc
  70              	
  71              	
  72              	/*******************************************************************************
  73              	* Function Name: CyEnterCriticalSection
  74              	****************************************************************************//**
  75              	*
  76              	*  CyEnterCriticalSection disables interrupts and returns a value indicating
  77              	*  whether interrupts were previously enabled (the actual value depends on
  78              	*  whether the device is PSoC 3 or PSoC 5).
  79              	*
  80              	*  Note Implementation of CyEnterCriticalSection manipulates the IRQ enable bit
  81              	*  with interrupts still enabled. The test and set of the interrupt bits is not
  82              	*  atomic; this is true for both PSoC 3 and PSoC 5. Therefore, to avoid a
  83              	*  corrupting processor state, it must be the policy that all interrupt routines
  84              	*  restore the interrupt enable bits as they were found on entry.
  85              	*
  86              	* \return
  87              	*  uint8
  88              	*   Returns 0 if interrupts were previously enabled or 1 if interrupts
  89              	*   were previously disabled.
  90              	*
  91              	*******************************************************************************/
  92              	/* uint8 CyEnterCriticalSection(void) */
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 77


  93              	.global CyEnterCriticalSection
  94              	.func CyEnterCriticalSection, CyEnterCriticalSection
  95              	.type CyEnterCriticalSection, %function
  96              	.thumb_func
  97              	CyEnterCriticalSection:
  98 0012 EFF31080 	    MRS r0, PRIMASK         /* Save and return interrupt state */
  99 0016 72B6     	    CPSID I                 /* Disable interrupts */
 100 0018 7047     	    BX lr
 101              	.endfunc
 102              	
 103              	
 104              	/*******************************************************************************
 105              	* Function Name: CyExitCriticalSection
 106              	****************************************************************************//**
 107              	*
 108              	*  CyExitCriticalSection re-enables interrupts if they were enabled before
 109              	*  CyEnterCriticalSection was called. The argument should be the value returned
 110              	*  from CyEnterCriticalSection.
 111              	*
 112              	*  \param uint8 savedIntrStatus:
 113              	*   Saved interrupt status returned by the CyEnterCriticalSection function.
 114              	*
 115              	* \return
 116              	*  None
 117              	*
 118              	*******************************************************************************/
 119              	/* void CyExitCriticalSection(uint8 savedIntrStatus) */
 120              	.global CyExitCriticalSection
 121              	.func CyExitCriticalSection, CyExitCriticalSection
 122              	.type CyExitCriticalSection, %function
 123              	.thumb_func
 124              	CyExitCriticalSection:
 125 001a 80F31088 	    MSR PRIMASK, r0         /* Restore interrupt state */
 126 001e 7047     	    BX lr
 127              	.endfunc
 128              	
 129              	.end
