$date
	Wed Jun 21 16:31:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_module $end
$var wire 1 ! b $end
$var wire 2 " sum [1:0] $end
$var reg 1 # a $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
b0 "
0!
$end
#1
b10 "
1!
1#
