--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml shift_add_multiply.twx shift_add_multiply.ncd -o
shift_add_multiply.twr shift_add_multiply.pcf

Design file:              shift_add_multiply.ncd
Physical constraint file: shift_add_multiply.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
multiplicand<0> |    4.730(R)|   -0.484(R)|clk_BUFGP         |   0.000|
multiplicand<1> |    4.448(R)|   -0.678(R)|clk_BUFGP         |   0.000|
multiplicand<2> |    4.448(R)|   -0.523(R)|clk_BUFGP         |   0.000|
multiplicand<3> |    4.198(R)|   -0.377(R)|clk_BUFGP         |   0.000|
multiplicand<4> |    4.147(R)|   -0.128(R)|clk_BUFGP         |   0.000|
multiplicand<5> |    4.014(R)|   -0.650(R)|clk_BUFGP         |   0.000|
multiplicand<6> |    3.711(R)|   -0.097(R)|clk_BUFGP         |   0.000|
multiplicand<7> |    3.608(R)|   -0.292(R)|clk_BUFGP         |   0.000|
multiplicand<8> |    3.394(R)|    0.085(R)|clk_BUFGP         |   0.000|
multiplicand<9> |    3.532(R)|   -0.097(R)|clk_BUFGP         |   0.000|
multiplicand<10>|    3.291(R)|   -0.147(R)|clk_BUFGP         |   0.000|
multiplicand<11>|    3.699(R)|   -0.531(R)|clk_BUFGP         |   0.000|
multiplicand<12>|    3.851(R)|   -0.646(R)|clk_BUFGP         |   0.000|
multiplicand<13>|    3.919(R)|   -0.751(R)|clk_BUFGP         |   0.000|
multiplicand<14>|    3.714(R)|   -0.430(R)|clk_BUFGP         |   0.000|
multiplicand<15>|    4.462(R)|   -1.187(R)|clk_BUFGP         |   0.000|
multiplicand<16>|    4.157(R)|   -0.632(R)|clk_BUFGP         |   0.000|
multiplicand<17>|    3.616(R)|   -0.676(R)|clk_BUFGP         |   0.000|
multiplicand<18>|    3.617(R)|   -0.454(R)|clk_BUFGP         |   0.000|
multiplicand<19>|    3.735(R)|   -0.669(R)|clk_BUFGP         |   0.000|
multiplicand<20>|    3.857(R)|   -0.559(R)|clk_BUFGP         |   0.000|
multiplicand<21>|    3.357(R)|   -0.788(R)|clk_BUFGP         |   0.000|
multiplicand<22>|    3.271(R)|   -0.408(R)|clk_BUFGP         |   0.000|
multiplicand<23>|    3.421(R)|   -0.581(R)|clk_BUFGP         |   0.000|
multiplicand<24>|    3.191(R)|   -0.652(R)|clk_BUFGP         |   0.000|
multiplicand<25>|    3.052(R)|   -0.376(R)|clk_BUFGP         |   0.000|
multiplicand<26>|    3.129(R)|   -0.457(R)|clk_BUFGP         |   0.000|
multiplicand<27>|    2.928(R)|   -0.350(R)|clk_BUFGP         |   0.000|
multiplicand<28>|    2.801(R)|   -0.266(R)|clk_BUFGP         |   0.000|
multiplicand<29>|    3.173(R)|   -0.636(R)|clk_BUFGP         |   0.000|
multiplicand<30>|    2.923(R)|   -0.645(R)|clk_BUFGP         |   0.000|
multiplicand<31>|    3.960(R)|   -1.905(R)|clk_BUFGP         |   0.000|
multiplier<0>   |    6.098(R)|   -2.469(R)|clk_BUFGP         |   0.000|
multiplier<1>   |    5.874(R)|   -2.290(R)|clk_BUFGP         |   0.000|
multiplier<2>   |    5.829(R)|   -2.254(R)|clk_BUFGP         |   0.000|
multiplier<3>   |    5.859(R)|   -2.278(R)|clk_BUFGP         |   0.000|
multiplier<4>   |    6.278(R)|   -2.613(R)|clk_BUFGP         |   0.000|
multiplier<5>   |    5.863(R)|   -2.281(R)|clk_BUFGP         |   0.000|
multiplier<6>   |    6.143(R)|   -2.505(R)|clk_BUFGP         |   0.000|
multiplier<7>   |    5.840(R)|   -2.263(R)|clk_BUFGP         |   0.000|
multiplier<8>   |    5.910(R)|   -2.319(R)|clk_BUFGP         |   0.000|
multiplier<9>   |    5.936(R)|   -2.340(R)|clk_BUFGP         |   0.000|
multiplier<10>  |    5.851(R)|   -2.272(R)|clk_BUFGP         |   0.000|
multiplier<11>  |    5.899(R)|   -2.310(R)|clk_BUFGP         |   0.000|
multiplier<12>  |    5.864(R)|   -2.283(R)|clk_BUFGP         |   0.000|
multiplier<13>  |    5.660(R)|   -2.119(R)|clk_BUFGP         |   0.000|
multiplier<14>  |    5.589(R)|   -2.062(R)|clk_BUFGP         |   0.000|
multiplier<15>  |    5.636(R)|   -2.100(R)|clk_BUFGP         |   0.000|
multiplier<16>  |    5.803(R)|   -2.233(R)|clk_BUFGP         |   0.000|
multiplier<17>  |    5.851(R)|   -2.272(R)|clk_BUFGP         |   0.000|
multiplier<18>  |    5.972(R)|   -2.369(R)|clk_BUFGP         |   0.000|
multiplier<19>  |    5.532(R)|   -2.016(R)|clk_BUFGP         |   0.000|
multiplier<20>  |    5.491(R)|   -1.984(R)|clk_BUFGP         |   0.000|
multiplier<21>  |    5.697(R)|   -2.149(R)|clk_BUFGP         |   0.000|
multiplier<22>  |    5.788(R)|   -2.221(R)|clk_BUFGP         |   0.000|
multiplier<23>  |    5.812(R)|   -2.241(R)|clk_BUFGP         |   0.000|
multiplier<24>  |    5.865(R)|   -2.284(R)|clk_BUFGP         |   0.000|
multiplier<25>  |    6.158(R)|   -2.517(R)|clk_BUFGP         |   0.000|
multiplier<26>  |    6.098(R)|   -2.470(R)|clk_BUFGP         |   0.000|
multiplier<27>  |    6.189(R)|   -2.543(R)|clk_BUFGP         |   0.000|
multiplier<28>  |    6.118(R)|   -2.486(R)|clk_BUFGP         |   0.000|
multiplier<29>  |    6.251(R)|   -2.592(R)|clk_BUFGP         |   0.000|
multiplier<30>  |    6.282(R)|   -2.617(R)|clk_BUFGP         |   0.000|
multiplier<31>  |    6.191(R)|   -2.544(R)|clk_BUFGP         |   0.000|
----------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out         |    7.414(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.451|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 10 05:37:17 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



