design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1_axi_cdma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_cdma_0_0/sim/design_1_axi_cdma_0_0.vhd,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1_xbar_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
CONV.v,verilog,xil_defaultlib,../../../../../Users/88696/Desktop/DIC/DlIC/HW10-2/ip/src/CONV.v,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
conv_aux.v,verilog,xil_defaultlib,../../../../../Users/88696/Desktop/DIC/DlIC/HW10-2/ip/src/conv_aux.v,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1_conv_aux_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_conv_aux_0_1/sim/design_1_conv_aux_0_1.v,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1_auto_us_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1_auto_ds_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="$ref_dir/../../../bd/design_1/ipshared/b3c2/src"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Main.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Main.srcs/sources_1/bd/design_1/ipshared/b3c2/src"
glbl.v,Verilog,xil_defaultlib,glbl.v
