#Verilog code generation
doit:
		sbt run

#Running tests
test:
		sbt test