[Inputs]
clk_100MHz
[Outputs]
clk_1Hz
[BiDir]
[ATTRIBUTES]
VeriModel FrecuencyDivider

