// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2012 CERN (www.cern.ch)
 * Author: Federico Vaga <federico.vaga@gmail.com>
 */

#include <linux/jiffies.h>
#include <linux/io.h>
#include <linux/delay.h>
#include "fmc-adc-100m14b4cha-private.h"

/* SPI register */
#define FA_SPI_RX(x) (x * 4)
#define FA_SPI_TX(x) (x * 4)
#define FA_SPI_CTRL 0x10
#define FA_SPI_DIV 0x14
#define FA_SPI_CS 0x18

/* SPI control register fields mask */
#define FA_SPI_CTRL_CHAR_LEN	0x007F
#define FA_SPI_CTRL_GO		0x0100 /* go/busy */
#define FA_SPI_CTRL_BUSY	0x0100 /* go/busy */
#define FA_SPI_CTRL_Rx_NEG	0x0200
#define FA_SPI_CTRL_Tx_NEG	0x0400
#define FA_SPI_CTRL_LSB		0x0800
#define FA_SPI_CTRL_IE		0x1000
#define FA_SPI_CTRL_ASS		0x2000


int fa_spi_xfer(struct fa_dev *fa, int cs, int num_bits,
		uint32_t tx, uint32_t *rx)
{
	uint32_t regval;
	unsigned long j = jiffies + HZ;
	int err = 0;

	/* Put out value (LSB-aligned) in the T0 register (bits 0..31) */
	fa_iowrite(fa, tx, fa->fa_spi_base + FA_SPI_TX(0));
	/* Configure SPI controller */
	regval = FA_SPI_CTRL_ASS |	/* Automatic Slave Select*/
		FA_SPI_CTRL_Tx_NEG |	/* Change on falling edge */
		num_bits;		/* In CHAR_LEN field */
	fa_iowrite(fa, regval, fa->fa_spi_base + FA_SPI_CTRL);
	/* Set Chip Select */
	fa_iowrite(fa, (1 << cs), fa->fa_spi_base + FA_SPI_CS);
	/* Start transfer */
	fa_iowrite(fa, regval | FA_SPI_CTRL_GO,
		   fa->fa_spi_base + FA_SPI_CTRL);
	/* Wait transfer complete */
	while (fa_ioread(fa, fa->fa_spi_base + FA_SPI_CTRL)
	       & FA_SPI_CTRL_BUSY) {
		if (jiffies > j) {
			dev_err(fa->msgdev, "SPI transfer error cs:%d, ctrl: 0x%x\n",
				cs, fa_ioread(fa, fa->fa_spi_base + FA_SPI_CTRL));
			err = -EIO;
			goto out;
		}
	}
	/* Transfer compleate, read data */
	regval = fa_ioread(fa, fa->fa_spi_base + FA_SPI_RX(0));
	if (rx)
		*rx = regval;
out:
	/* Clear Chip Select */
	fa_iowrite(fa, 0, fa->fa_spi_base + FA_SPI_CTRL);

	return err;
}


int fa_spi_init(struct fa_dev *fa)
{
	uint32_t rx;

	/* Divider must be 100, according to firmware guide */
	fa_iowrite(fa, 100, fa->fa_spi_base + FA_SPI_DIV);

	/* software reset the ADC chip (register 0) */
	fa_spi_xfer(fa, FA_SPI_SS_ADC, 16,  BIT(8), &rx);
	msleep(5);

	/* Force 2's complement data output (register 1, bit 5) */
	fa_spi_xfer(fa, FA_SPI_SS_ADC, 16, (1 << 8) | (1 << 5), &rx);

	/* 2 lanes, 14-bit serializaion (register 2) */
	fa_spi_xfer(fa, FA_SPI_SS_ADC, 16, (2 << 8) | 0x1, &rx);

	return 0;
}

void fa_spi_exit(struct fa_dev *fa)
{
	/* nothing to do */
}
