

================================================================
== Vitis HLS Report for 'lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5'
================================================================
* Date:           Tue May  6 11:35:42 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        lu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     7810|  10.000 ns|  39.050 us|    2|  7810|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_17_4_VITIS_LOOP_18_5  |        0|     7808|        14|          5|          1|  0 ~ 1560|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 5, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 17 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 18 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 19 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_ln15_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln15"   --->   Operation 22 'read' 'add_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %j_3"   --->   Operation 23 'read' 'j_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mul_ln17_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %mul_ln17"   --->   Operation 24 'read' 'mul_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln8_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln8"   --->   Operation 25 'read' 'zext_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln8_cast = zext i6 %zext_ln8_read"   --->   Operation 26 'zext' 'zext_ln8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %zext_ln8_cast, i64 %j"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %k"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc48"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln17 = icmp_eq  i11 %indvar_flatten_load, i11 %mul_ln17_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 36 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.73ns)   --->   "%add_ln17_1 = add i11 %indvar_flatten_load, i11 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 37 'add' 'add_ln17_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc51.loopexit, void %for.inc54.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 38 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%k_load = load i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:18]   --->   Operation 39 'load' 'k_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%j_load = load i64 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 40 'load' 'j_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.14ns)   --->   "%add_ln17 = add i64 %j_load, i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 41 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.61ns)   --->   "%icmp_ln18 = icmp_eq  i6 %k_load, i6 %j_3_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:18]   --->   Operation 42 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.29ns)   --->   "%select_ln8 = select i1 %icmp_ln18, i6 0, i6 %k_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:8]   --->   Operation 43 'select' 'select_ln8' <Predicate = (!icmp_ln17)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.41ns)   --->   "%select_ln17 = select i1 %icmp_ln18, i64 %add_ln17, i64 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17]   --->   Operation 44 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i64 %select_ln17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 45 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i6 %select_ln8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 46 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.73ns)   --->   "%add_ln19_1 = add i11 %add_ln15_read, i11 %zext_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 47 'add' 'add_ln19_1' <Predicate = (!icmp_ln17)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i11 %add_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 48 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i64 %A, i64 0, i64 %zext_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 49 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.64ns)   --->   "%A_load = load i11 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 50 'load' 'A_load' <Predicate = (!icmp_ln17)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln18 = store i11 %add_ln17_1, i11 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:18]   --->   Operation 51 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.38>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln18 = store i64 %select_ln17, i64 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:18]   --->   Operation 52 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 53 [1/1] (0.73ns)   --->   "%add_ln19 = add i11 %add_ln15_read, i11 %trunc_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 53 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln8, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 54 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln8, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 55 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i9 %tmp_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 56 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_2 = add i11 %tmp_2, i11 %zext_ln19_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 57 'add' 'add_ln19_2' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln19_3 = add i11 %add_ln19_2, i11 %trunc_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 58 'add' 'add_ln19_3' <Predicate = (!icmp_ln17)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i11 %add_ln19_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 59 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 60 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (1.64ns)   --->   "%A_load = load i11 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 61 'load' 'A_load' <Predicate = (!icmp_ln17)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_3 : Operation 62 [2/2] (1.64ns)   --->   "%A_load_1 = load i11 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 62 'load' 'A_load_1' <Predicate = (!icmp_ln17)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 63 [1/2] (1.64ns)   --->   "%A_load_1 = load i11 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 63 'load' 'A_load_1' <Predicate = (!icmp_ln17)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 64 'bitcast' 'bitcast_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i64 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 65 'bitcast' 'bitcast_ln19_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 66 [5/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln19, i64 %bitcast_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 66 'dmul' 'mul1' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i11 %add_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 67 'zext' 'zext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 68 'getelementptr' 'A_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 69 [4/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln19, i64 %bitcast_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 69 'dmul' 'mul1' <Predicate = (!icmp_ln17)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 70 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (1.64ns)   --->   "%A_load_2 = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 71 'load' 'A_load_2' <Predicate = (!icmp_ln17)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_6 : Operation 72 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 72 'icmp' 'addr_cmp' <Predicate = (!icmp_ln17)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln19 = store i64 %zext_ln19, i64 %reuse_addr_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 73 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.38>
ST_6 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln18 = add i6 %select_ln8, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:18]   --->   Operation 74 'add' 'add_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln18 = store i6 %add_ln18, i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:18]   --->   Operation 75 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.38>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 76 [3/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln19, i64 %bitcast_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 76 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/2] (1.64ns)   --->   "%A_load_2 = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 77 'load' 'A_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 78 [2/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln19, i64 %bitcast_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 78 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.33>
ST_9 : Operation 79 [1/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln19, i64 %bitcast_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 79 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.30>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 80 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.41ns)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 81 'select' 'reuse_select' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i64 %reuse_select" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 82 'bitcast' 'bitcast_ln19_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [5/5] (2.89ns)   --->   "%sub1 = dsub i64 %bitcast_ln19_2, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 83 'dsub' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 84 [4/5] (2.89ns)   --->   "%sub1 = dsub i64 %bitcast_ln19_2, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 84 'dsub' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 85 [3/5] (2.89ns)   --->   "%sub1 = dsub i64 %bitcast_ln19_2, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 85 'dsub' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.89>
ST_13 : Operation 86 [2/5] (2.89ns)   --->   "%sub1 = dsub i64 %bitcast_ln19_2, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 86 'dsub' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.28>
ST_14 : Operation 87 [1/5] (2.89ns)   --->   "%sub1 = dsub i64 %bitcast_ln19_2, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 87 'dsub' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 88 'bitcast' 'bitcast_ln19_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln19 = store i64 %bitcast_ln19_3, i64 %reuse_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 89 'store' 'store_ln19' <Predicate = true> <Delay = 0.38>

State 15 <SV = 14> <Delay = 1.64>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_4_VITIS_LOOP_18_5_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1560, i64 0"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:8]   --->   Operation 93 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (1.64ns)   --->   "%store_ln19 = store i64 %bitcast_ln19_3, i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19]   --->   Operation 94 'store' 'store_ln19' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:18]   --->   Operation 95 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 0111111000000000]
reuse_reg           (alloca           ) [ 0111111111111110]
k                   (alloca           ) [ 0111111000000000]
j                   (alloca           ) [ 0110000000000000]
indvar_flatten      (alloca           ) [ 0110000000000000]
add_ln15_read       (read             ) [ 0011000000000000]
j_3_read            (read             ) [ 0010000000000000]
mul_ln17_read       (read             ) [ 0010000000000000]
zext_ln8_read       (read             ) [ 0000000000000000]
zext_ln8_cast       (zext             ) [ 0000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000]
store_ln0           (store            ) [ 0000000000000000]
store_ln0           (store            ) [ 0000000000000000]
store_ln0           (store            ) [ 0000000000000000]
store_ln0           (store            ) [ 0000000000000000]
store_ln0           (store            ) [ 0000000000000000]
br_ln0              (br               ) [ 0000000000000000]
indvar_flatten_load (load             ) [ 0000000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000]
icmp_ln17           (icmp             ) [ 0111111111100000]
add_ln17_1          (add              ) [ 0000000000000000]
br_ln17             (br               ) [ 0000000000000000]
k_load              (load             ) [ 0000000000000000]
j_load              (load             ) [ 0000000000000000]
add_ln17            (add              ) [ 0000000000000000]
icmp_ln18           (icmp             ) [ 0000000000000000]
select_ln8          (select           ) [ 0101111000000000]
select_ln17         (select           ) [ 0000000000000000]
trunc_ln19          (trunc            ) [ 0001000000000000]
zext_ln19_1         (zext             ) [ 0000000000000000]
add_ln19_1          (add              ) [ 0000000000000000]
zext_ln19_2         (zext             ) [ 0000000000000000]
A_addr_1            (getelementptr    ) [ 0001000000000000]
store_ln18          (store            ) [ 0000000000000000]
store_ln18          (store            ) [ 0000000000000000]
add_ln19            (add              ) [ 0100111000000000]
tmp_2               (bitconcatenate   ) [ 0000000000000000]
tmp_3               (bitconcatenate   ) [ 0000000000000000]
zext_ln19_3         (zext             ) [ 0000000000000000]
add_ln19_2          (add              ) [ 0000000000000000]
add_ln19_3          (add              ) [ 0000000000000000]
zext_ln19_4         (zext             ) [ 0000000000000000]
A_addr_2            (getelementptr    ) [ 0000100000000000]
A_load              (load             ) [ 0000110000000000]
A_load_1            (load             ) [ 0000010000000000]
bitcast_ln19        (bitcast          ) [ 0111101111000000]
bitcast_ln19_1      (bitcast          ) [ 0111101111000000]
zext_ln19           (zext             ) [ 0000000000000000]
A_addr              (getelementptr    ) [ 0111110111111111]
reuse_addr_reg_load (load             ) [ 0000000000000000]
addr_cmp            (icmp             ) [ 0011110111100000]
store_ln19          (store            ) [ 0000000000000000]
add_ln18            (add              ) [ 0000000000000000]
store_ln18          (store            ) [ 0000000000000000]
A_load_2            (load             ) [ 0001110011100000]
mul1                (dmul             ) [ 0111110000111110]
reuse_reg_load      (load             ) [ 0000000000000000]
reuse_select        (select           ) [ 0000000000000000]
bitcast_ln19_2      (bitcast          ) [ 0111100000011110]
sub1                (dsub             ) [ 0000000000000000]
bitcast_ln19_3      (bitcast          ) [ 0000010000000001]
store_ln19          (store            ) [ 0000000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000000]
empty               (speclooptripcount) [ 0000000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000]
specloopname_ln8    (specloopname     ) [ 0000000000000000]
store_ln19          (store            ) [ 0000000000000000]
br_ln18             (br               ) [ 0000000000000000]
ret_ln0             (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln17">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="j_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_17_4_VITIS_LOOP_18_5_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="reuse_addr_reg_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="reuse_reg_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="k_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln15_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="11" slack="0"/>
<pin id="84" dir="0" index="1" bw="11" slack="0"/>
<pin id="85" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln15_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_3_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_3_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mul_ln17_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln17_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln8_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln8_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="A_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="11" slack="0"/>
<pin id="110" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="1"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/2 A_load_1/3 A_load_2/6 store_ln19/15 "/>
</bind>
</comp>

<comp id="119" class="1004" name="A_addr_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="11" slack="0"/>
<pin id="123" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="A_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="11" slack="0"/>
<pin id="131" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="1"/>
<pin id="138" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub1/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln8_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_cast/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="11" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="6" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="1"/>
<pin id="174" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln17_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="0" index="1" bw="11" slack="1"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln17_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="k_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="1"/>
<pin id="188" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln17_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln18_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="1"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln8_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln17_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="0" index="2" bw="64" slack="0"/>
<pin id="215" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln19_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln19_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln19_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="1"/>
<pin id="229" dir="0" index="1" bw="6" slack="0"/>
<pin id="230" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln19_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln18_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="0" index="1" bw="11" slack="1"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln18_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="1"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln19_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="2"/>
<pin id="249" dir="0" index="1" bw="11" slack="1"/>
<pin id="250" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="1"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="1"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln19_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_3/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln19_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="9" slack="0"/>
<pin id="272" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_2/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln19_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="11" slack="1"/>
<pin id="278" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_3/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln19_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_4/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="bitcast_ln19_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="2"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="bitcast_ln19_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln19_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="3"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="reuse_addr_reg_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="5"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="addr_cmp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="11" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln19_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="5"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln18_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="4"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln18_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="6" slack="5"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="reuse_reg_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="9"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/10 "/>
</bind>
</comp>

<comp id="324" class="1004" name="reuse_select_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="4"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="0" index="2" bw="64" slack="3"/>
<pin id="328" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/10 "/>
</bind>
</comp>

<comp id="330" class="1004" name="bitcast_ln19_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_2/10 "/>
</bind>
</comp>

<comp id="335" class="1004" name="bitcast_ln19_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_3/14 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln19_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="13"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/14 "/>
</bind>
</comp>

<comp id="344" class="1005" name="reuse_addr_reg_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="351" class="1005" name="reuse_reg_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="358" class="1005" name="k_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="365" class="1005" name="j_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="372" class="1005" name="indvar_flatten_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="0"/>
<pin id="374" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="379" class="1005" name="add_ln15_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="1"/>
<pin id="381" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_read "/>
</bind>
</comp>

<comp id="385" class="1005" name="j_3_read_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_3_read "/>
</bind>
</comp>

<comp id="390" class="1005" name="mul_ln17_read_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="1"/>
<pin id="392" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_read "/>
</bind>
</comp>

<comp id="395" class="1005" name="icmp_ln17_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="399" class="1005" name="select_ln8_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="1"/>
<pin id="401" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln8 "/>
</bind>
</comp>

<comp id="406" class="1005" name="trunc_ln19_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="1"/>
<pin id="408" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="412" class="1005" name="A_addr_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="11" slack="1"/>
<pin id="414" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="417" class="1005" name="add_ln19_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="3"/>
<pin id="419" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="422" class="1005" name="A_addr_2_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="1"/>
<pin id="424" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="427" class="1005" name="A_load_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="2"/>
<pin id="429" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="432" class="1005" name="A_load_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="1"/>
<pin id="434" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="bitcast_ln19_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19 "/>
</bind>
</comp>

<comp id="442" class="1005" name="bitcast_ln19_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_1 "/>
</bind>
</comp>

<comp id="447" class="1005" name="A_addr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="1"/>
<pin id="449" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="addr_cmp_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="4"/>
<pin id="454" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="457" class="1005" name="A_load_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="3"/>
<pin id="459" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="A_load_2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="mul1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="bitcast_ln19_2_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="bitcast_ln19_3_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="146"><net_src comp="100" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="172" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="186" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="186" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="216"><net_src comp="198" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="192" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="189" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="203" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="241"><net_src comp="180" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="211" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="251" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="293" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="293" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="338"><net_src comp="135" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="62" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="354"><net_src comp="66" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="361"><net_src comp="70" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="368"><net_src comp="74" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="375"><net_src comp="78" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="382"><net_src comp="82" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="388"><net_src comp="88" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="393"><net_src comp="94" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="398"><net_src comp="175" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="203" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="409"><net_src comp="219" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="415"><net_src comp="106" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="420"><net_src comp="247" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="425"><net_src comp="119" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="430"><net_src comp="113" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="435"><net_src comp="113" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="440"><net_src comp="285" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="445"><net_src comp="289" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="450"><net_src comp="127" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="455"><net_src comp="300" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="460"><net_src comp="113" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="465"><net_src comp="139" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="470"><net_src comp="330" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="475"><net_src comp="335" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {15 }
 - Input state : 
	Port: lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5 : zext_ln8 | {1 }
	Port: lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5 : mul_ln17 | {1 }
	Port: lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5 : j_3 | {1 }
	Port: lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5 : add_ln15 | {1 }
	Port: lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5 : A | {2 3 4 6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln17 : 1
		add_ln17_1 : 1
		br_ln17 : 2
		add_ln17 : 1
		icmp_ln18 : 1
		select_ln8 : 2
		select_ln17 : 2
		trunc_ln19 : 3
		zext_ln19_1 : 3
		add_ln19_1 : 4
		zext_ln19_2 : 5
		A_addr_1 : 6
		A_load : 7
		store_ln18 : 2
		store_ln18 : 3
	State 3
		zext_ln19_3 : 1
		add_ln19_2 : 2
		add_ln19_3 : 3
		zext_ln19_4 : 4
		A_addr_2 : 5
		A_load_1 : 6
	State 4
	State 5
		mul1 : 1
	State 6
		A_addr : 1
		A_load_2 : 2
		addr_cmp : 1
		store_ln19 : 1
		store_ln18 : 1
	State 7
	State 8
	State 9
	State 10
		reuse_select : 1
		bitcast_ln19_2 : 2
		sub1 : 3
	State 11
	State 12
	State 13
	State 14
		bitcast_ln19_3 : 1
		store_ln19 : 2
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   dadd   |         grp_fu_135        |    3    |   457   |   698   |
|----------|---------------------------|---------|---------|---------|
|   dmul   |         grp_fu_139        |    8    |   312   |   109   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln17_1_fu_180     |    0    |    0    |    18   |
|          |      add_ln17_fu_192      |    0    |    0    |    71   |
|          |     add_ln19_1_fu_227     |    0    |    0    |    18   |
|    add   |      add_ln19_fu_247      |    0    |    0    |    18   |
|          |     add_ln19_2_fu_269     |    0    |    0    |    17   |
|          |     add_ln19_3_fu_275     |    0    |    0    |    17   |
|          |      add_ln18_fu_311      |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln8_fu_203     |    0    |    0    |    6    |
|  select  |     select_ln17_fu_211    |    0    |    0    |    63   |
|          |    reuse_select_fu_324    |    0    |    0    |    63   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln17_fu_175     |    0    |    0    |    11   |
|   icmp   |      icmp_ln18_fu_198     |    0    |    0    |    10   |
|          |      addr_cmp_fu_300      |    0    |    0    |    29   |
|----------|---------------------------|---------|---------|---------|
|          |  add_ln15_read_read_fu_82 |    0    |    0    |    0    |
|   read   |    j_3_read_read_fu_88    |    0    |    0    |    0    |
|          |  mul_ln17_read_read_fu_94 |    0    |    0    |    0    |
|          | zext_ln8_read_read_fu_100 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    zext_ln8_cast_fu_143   |    0    |    0    |    0    |
|          |     zext_ln19_1_fu_223    |    0    |    0    |    0    |
|   zext   |     zext_ln19_2_fu_232    |    0    |    0    |    0    |
|          |     zext_ln19_3_fu_265    |    0    |    0    |    0    |
|          |     zext_ln19_4_fu_280    |    0    |    0    |    0    |
|          |      zext_ln19_fu_293     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln19_fu_219     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        tmp_2_fu_251       |    0    |    0    |    0    |
|          |        tmp_3_fu_258       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    11   |   769   |   1161  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   A_addr_1_reg_412   |   11   |
|   A_addr_2_reg_422   |   11   |
|    A_addr_reg_447    |   11   |
|   A_load_1_reg_432   |   64   |
|   A_load_2_reg_457   |   64   |
|    A_load_reg_427    |   64   |
| add_ln15_read_reg_379|   11   |
|   add_ln19_reg_417   |   11   |
|   addr_cmp_reg_452   |    1   |
|bitcast_ln19_1_reg_442|   64   |
|bitcast_ln19_2_reg_467|   64   |
|bitcast_ln19_3_reg_472|   64   |
| bitcast_ln19_reg_437 |   64   |
|   icmp_ln17_reg_395  |    1   |
|indvar_flatten_reg_372|   11   |
|   j_3_read_reg_385   |    6   |
|       j_reg_365      |   64   |
|       k_reg_358      |    6   |
|     mul1_reg_462     |   64   |
| mul_ln17_read_reg_390|   11   |
|reuse_addr_reg_reg_344|   64   |
|   reuse_reg_reg_351  |   64   |
|  select_ln8_reg_399  |    6   |
|  trunc_ln19_reg_406  |   11   |
+----------------------+--------+
|         Total        |   812  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   6  |  11  |   66   ||    31   |
|     grp_fu_135    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_139    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_139    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   450  || 1.67943 ||    58   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   769  |  1161  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   58   |
|  Register |    -   |    -   |   812  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |  1581  |  1219  |
+-----------+--------+--------+--------+--------+
