<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › s5p-tv › mixer_reg.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mixer_reg.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Samsung TV Mixer driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * Tomasz Stanislawski, &lt;t.stanislaws@samsung.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published</span>
<span class="cm"> * by the Free Software Foundiation. either version 2 of the License,</span>
<span class="cm"> * or (at your option) any later version</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;mixer.h&quot;</span>
<span class="cp">#include &quot;regs-mixer.h&quot;</span>
<span class="cp">#include &quot;regs-vp.h&quot;</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cm">/* Register access subroutines */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">vp_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">.</span><span class="n">vp_regs</span> <span class="o">+</span> <span class="n">reg_id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">vp_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg_id</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">mdev</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">.</span><span class="n">vp_regs</span> <span class="o">+</span> <span class="n">reg_id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">vp_write_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg_id</span><span class="p">,</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">old</span> <span class="o">=</span> <span class="n">vp_read</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">reg_id</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">old</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">mdev</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">.</span><span class="n">vp_regs</span> <span class="o">+</span> <span class="n">reg_id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mxr_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">.</span><span class="n">mxr_regs</span> <span class="o">+</span> <span class="n">reg_id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mxr_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg_id</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">mdev</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">.</span><span class="n">mxr_regs</span> <span class="o">+</span> <span class="n">reg_id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mxr_write_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg_id</span><span class="p">,</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">old</span> <span class="o">=</span> <span class="n">mxr_read</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">reg_id</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">old</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">mdev</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">.</span><span class="n">mxr_regs</span> <span class="o">+</span> <span class="n">reg_id</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mxr_vsync_set_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">en</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* block update on vsync */</span>
	<span class="n">mxr_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_STATUS</span><span class="p">,</span> <span class="n">en</span> <span class="o">?</span> <span class="n">MXR_STATUS_SYNC_ENABLE</span> <span class="o">:</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">MXR_STATUS_SYNC_ENABLE</span><span class="p">);</span>
	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_SHADOW_UPDATE</span><span class="p">,</span> <span class="n">en</span> <span class="o">?</span> <span class="n">VP_SHADOW_UPDATE_ENABLE</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__mxr_reg_vp_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">tries</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span>

	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_SRESET</span><span class="p">,</span> <span class="n">VP_SRESET_PROCESSING</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">tries</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span> <span class="n">tries</span><span class="p">;</span> <span class="o">--</span><span class="n">tries</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* waiting until VP_SRESET_PROCESSING is 0 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">vp_read</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_SRESET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">VP_SRESET_PROCESSING</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WARN</span><span class="p">(</span><span class="n">tries</span> <span class="o">==</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;failed to reset Video Processor</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">mxr_reg_vp_default_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">mxr_reg_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span> <span class="cm">/* value stored to register */</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mxr_vsync_set_update</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_DISABLE</span><span class="p">);</span>

	<span class="cm">/* set output in RGB888 mode */</span>
	<span class="n">mxr_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_CFG</span><span class="p">,</span> <span class="n">MXR_CFG_OUT_RGB888</span><span class="p">);</span>

	<span class="cm">/* 16 beat burst in DMA */</span>
	<span class="n">mxr_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_STATUS</span><span class="p">,</span> <span class="n">MXR_STATUS_16_BURST</span><span class="p">,</span>
		<span class="n">MXR_STATUS_BURST_MASK</span><span class="p">);</span>

	<span class="cm">/* setting default layer priority: layer1 &gt; video &gt; layer0</span>
<span class="cm">	 * because typical usage scenario would be</span>
<span class="cm">	 * layer0 - framebuffer</span>
<span class="cm">	 * video - video overlay</span>
<span class="cm">	 * layer1 - OSD</span>
<span class="cm">	 */</span>
	<span class="n">val</span>  <span class="o">=</span> <span class="n">MXR_LAYER_CFG_GRP0_VAL</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_LAYER_CFG_VP_VAL</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_LAYER_CFG_GRP1_VAL</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="n">mxr_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_LAYER_CFG</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* use dark gray background color */</span>
	<span class="n">mxr_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_BG_COLOR0</span><span class="p">,</span> <span class="mh">0x808080</span><span class="p">);</span>
	<span class="n">mxr_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_BG_COLOR1</span><span class="p">,</span> <span class="mh">0x808080</span><span class="p">);</span>
	<span class="n">mxr_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_BG_COLOR2</span><span class="p">,</span> <span class="mh">0x808080</span><span class="p">);</span>

	<span class="cm">/* setting graphical layers */</span>

	<span class="n">val</span>  <span class="o">=</span> <span class="n">MXR_GRP_CFG_COLOR_KEY_DISABLE</span><span class="p">;</span> <span class="cm">/* no blank key */</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_GRP_CFG_BLEND_PRE_MUL</span><span class="p">;</span> <span class="cm">/* premul mode */</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_GRP_CFG_ALPHA_VAL</span><span class="p">(</span><span class="mh">0xff</span><span class="p">);</span> <span class="cm">/* non-transparent alpha */</span>

	<span class="cm">/* the same configuration for both layers */</span>
	<span class="n">mxr_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_GRAPHIC_CFG</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">mxr_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_GRAPHIC_CFG</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* configuration of Video Processor Registers */</span>
	<span class="n">__mxr_reg_vp_reset</span><span class="p">(</span><span class="n">mdev</span><span class="p">);</span>
	<span class="n">mxr_reg_vp_default_filter</span><span class="p">(</span><span class="n">mdev</span><span class="p">);</span>

	<span class="cm">/* enable all interrupts */</span>
	<span class="n">mxr_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_INT_EN</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">MXR_INT_EN_ALL</span><span class="p">);</span>

	<span class="n">mxr_vsync_set_update</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_ENABLE</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mxr_reg_graph_format</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">mxr_format</span> <span class="o">*</span><span class="n">fmt</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">mxr_geometry</span> <span class="o">*</span><span class="n">geo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mxr_vsync_set_update</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_DISABLE</span><span class="p">);</span>

	<span class="cm">/* setup format */</span>
	<span class="n">mxr_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_GRAPHIC_CFG</span><span class="p">(</span><span class="n">idx</span><span class="p">),</span>
		<span class="n">MXR_GRP_CFG_FORMAT_VAL</span><span class="p">(</span><span class="n">fmt</span><span class="o">-&gt;</span><span class="n">cookie</span><span class="p">),</span> <span class="n">MXR_GRP_CFG_FORMAT_MASK</span><span class="p">);</span>

	<span class="cm">/* setup geometry */</span>
	<span class="n">mxr_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_GRAPHIC_SPAN</span><span class="p">(</span><span class="n">idx</span><span class="p">),</span> <span class="n">geo</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">.</span><span class="n">full_width</span><span class="p">);</span>
	<span class="n">val</span>  <span class="o">=</span> <span class="n">MXR_GRP_WH_WIDTH</span><span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">.</span><span class="n">width</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_GRP_WH_HEIGHT</span><span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">.</span><span class="n">height</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_GRP_WH_H_SCALE</span><span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">x_ratio</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_GRP_WH_V_SCALE</span><span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">y_ratio</span><span class="p">);</span>
	<span class="n">mxr_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_GRAPHIC_WH</span><span class="p">(</span><span class="n">idx</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* setup offsets in source image */</span>
	<span class="n">val</span>  <span class="o">=</span> <span class="n">MXR_GRP_SXY_SX</span><span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">.</span><span class="n">x_offset</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_GRP_SXY_SY</span><span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">.</span><span class="n">y_offset</span><span class="p">);</span>
	<span class="n">mxr_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_GRAPHIC_SXY</span><span class="p">(</span><span class="n">idx</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* setup offsets in display image */</span>
	<span class="n">val</span>  <span class="o">=</span> <span class="n">MXR_GRP_DXY_DX</span><span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">dst</span><span class="p">.</span><span class="n">x_offset</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_GRP_DXY_DY</span><span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">dst</span><span class="p">.</span><span class="n">y_offset</span><span class="p">);</span>
	<span class="n">mxr_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_GRAPHIC_DXY</span><span class="p">(</span><span class="n">idx</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">mxr_vsync_set_update</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_ENABLE</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mxr_reg_vp_format</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">mxr_format</span> <span class="o">*</span><span class="n">fmt</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">mxr_geometry</span> <span class="o">*</span><span class="n">geo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mxr_vsync_set_update</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_DISABLE</span><span class="p">);</span>

	<span class="n">vp_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_MODE</span><span class="p">,</span> <span class="n">fmt</span><span class="o">-&gt;</span><span class="n">cookie</span><span class="p">,</span> <span class="n">VP_MODE_FMT_MASK</span><span class="p">);</span>

	<span class="cm">/* setting size of input image */</span>
	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_IMG_SIZE_Y</span><span class="p">,</span> <span class="n">VP_IMG_HSIZE</span><span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">.</span><span class="n">full_width</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">VP_IMG_VSIZE</span><span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">.</span><span class="n">full_height</span><span class="p">));</span>
	<span class="cm">/* chroma height has to reduced by 2 to avoid chroma distorions */</span>
	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_IMG_SIZE_C</span><span class="p">,</span> <span class="n">VP_IMG_HSIZE</span><span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">.</span><span class="n">full_width</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">VP_IMG_VSIZE</span><span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">.</span><span class="n">full_height</span> <span class="o">/</span> <span class="mi">2</span><span class="p">));</span>

	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_SRC_WIDTH</span><span class="p">,</span> <span class="n">geo</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">.</span><span class="n">width</span><span class="p">);</span>
	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_SRC_HEIGHT</span><span class="p">,</span> <span class="n">geo</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">.</span><span class="n">height</span><span class="p">);</span>
	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_SRC_H_POSITION</span><span class="p">,</span>
		<span class="n">VP_SRC_H_POSITION_VAL</span><span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">.</span><span class="n">x_offset</span><span class="p">));</span>
	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_SRC_V_POSITION</span><span class="p">,</span> <span class="n">geo</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">.</span><span class="n">y_offset</span><span class="p">);</span>

	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_DST_WIDTH</span><span class="p">,</span> <span class="n">geo</span><span class="o">-&gt;</span><span class="n">dst</span><span class="p">.</span><span class="n">width</span><span class="p">);</span>
	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_DST_H_POSITION</span><span class="p">,</span> <span class="n">geo</span><span class="o">-&gt;</span><span class="n">dst</span><span class="p">.</span><span class="n">x_offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">geo</span><span class="o">-&gt;</span><span class="n">dst</span><span class="p">.</span><span class="n">field</span> <span class="o">==</span> <span class="n">V4L2_FIELD_INTERLACED</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_DST_HEIGHT</span><span class="p">,</span> <span class="n">geo</span><span class="o">-&gt;</span><span class="n">dst</span><span class="p">.</span><span class="n">height</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_DST_V_POSITION</span><span class="p">,</span> <span class="n">geo</span><span class="o">-&gt;</span><span class="n">dst</span><span class="p">.</span><span class="n">y_offset</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_DST_HEIGHT</span><span class="p">,</span> <span class="n">geo</span><span class="o">-&gt;</span><span class="n">dst</span><span class="p">.</span><span class="n">height</span><span class="p">);</span>
		<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_DST_V_POSITION</span><span class="p">,</span> <span class="n">geo</span><span class="o">-&gt;</span><span class="n">dst</span><span class="p">.</span><span class="n">y_offset</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_H_RATIO</span><span class="p">,</span> <span class="n">geo</span><span class="o">-&gt;</span><span class="n">x_ratio</span><span class="p">);</span>
	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_V_RATIO</span><span class="p">,</span> <span class="n">geo</span><span class="o">-&gt;</span><span class="n">y_ratio</span><span class="p">);</span>

	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_ENDIAN_MODE</span><span class="p">,</span> <span class="n">VP_ENDIAN_MODE_LITTLE</span><span class="p">);</span>

	<span class="n">mxr_vsync_set_update</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_ENABLE</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mxr_reg_graph_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">?</span> <span class="o">~</span><span class="mi">0</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mxr_vsync_set_update</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_DISABLE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">mxr_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_CFG</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">MXR_CFG_GRP0_ENABLE</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">mxr_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_CFG</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">MXR_CFG_GRP1_ENABLE</span><span class="p">);</span>
	<span class="n">mxr_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_GRAPHIC_BASE</span><span class="p">(</span><span class="n">idx</span><span class="p">),</span> <span class="n">addr</span><span class="p">);</span>

	<span class="n">mxr_vsync_set_update</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_ENABLE</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mxr_reg_vp_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span>
	<span class="n">dma_addr_t</span> <span class="n">luma_addr</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">dma_addr_t</span> <span class="n">chroma_addr</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="n">luma_addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">?</span> <span class="o">~</span><span class="mi">0</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mxr_vsync_set_update</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_DISABLE</span><span class="p">);</span>

	<span class="n">mxr_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_CFG</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">MXR_CFG_VP_ENABLE</span><span class="p">);</span>
	<span class="n">vp_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_ENABLE</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">VP_ENABLE_ON</span><span class="p">);</span>
	<span class="cm">/* TODO: fix tiled mode */</span>
	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_TOP_Y_PTR</span><span class="p">,</span> <span class="n">luma_addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_TOP_C_PTR</span><span class="p">,</span> <span class="n">chroma_addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_BOT_Y_PTR</span><span class="p">,</span> <span class="n">luma_addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_BOT_C_PTR</span><span class="p">,</span> <span class="n">chroma_addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

	<span class="n">mxr_vsync_set_update</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_ENABLE</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mxr_irq_layer_handle</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_layer</span> <span class="o">*</span><span class="n">layer</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="o">*</span><span class="n">head</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">layer</span><span class="o">-&gt;</span><span class="n">enq_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mxr_buffer</span> <span class="o">*</span><span class="n">done</span><span class="p">;</span>

	<span class="cm">/* skip non-existing layer */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">layer</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">layer</span><span class="o">-&gt;</span><span class="n">enq_slock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">layer</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">MXR_LAYER_IDLE</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>

	<span class="n">done</span> <span class="o">=</span> <span class="n">layer</span><span class="o">-&gt;</span><span class="n">shadow_buf</span><span class="p">;</span>
	<span class="n">layer</span><span class="o">-&gt;</span><span class="n">shadow_buf</span> <span class="o">=</span> <span class="n">layer</span><span class="o">-&gt;</span><span class="n">update_buf</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="n">head</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">layer</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">!=</span> <span class="n">MXR_LAYER_STREAMING</span><span class="p">)</span>
			<span class="n">layer</span><span class="o">-&gt;</span><span class="n">update_buf</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">mxr_buffer</span> <span class="o">*</span><span class="n">next</span><span class="p">;</span>
		<span class="n">next</span> <span class="o">=</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="n">head</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mxr_buffer</span><span class="p">,</span> <span class="n">list</span><span class="p">);</span>
		<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">next</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">);</span>
		<span class="n">layer</span><span class="o">-&gt;</span><span class="n">update_buf</span> <span class="o">=</span> <span class="n">next</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">layer</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">buffer_set</span><span class="p">(</span><span class="n">layer</span><span class="p">,</span> <span class="n">layer</span><span class="o">-&gt;</span><span class="n">update_buf</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">done</span> <span class="o">&amp;&amp;</span> <span class="n">done</span> <span class="o">!=</span> <span class="n">layer</span><span class="o">-&gt;</span><span class="n">shadow_buf</span><span class="p">)</span>
		<span class="n">vb2_buffer_done</span><span class="p">(</span><span class="o">&amp;</span><span class="n">done</span><span class="o">-&gt;</span><span class="n">vb</span><span class="p">,</span> <span class="n">VB2_BUF_STATE_DONE</span><span class="p">);</span>

<span class="nl">done:</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">layer</span><span class="o">-&gt;</span><span class="n">enq_slock</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">irqreturn_t</span> <span class="nf">mxr_irq_handler</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span> <span class="o">=</span> <span class="n">dev_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">mxr_read</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_INT_STATUS</span><span class="p">);</span>

	<span class="cm">/* wake up process waiting for VSYNC */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">MXR_INT_STATUS_VSYNC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">MXR_EVENT_VSYNC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">event_flags</span><span class="p">);</span>
		<span class="cm">/* toggle TOP field event if working in interlaced mode */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">mxr_read</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_CFG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MXR_CFG_SCAN_PROGRASSIVE</span><span class="p">)</span>
			<span class="n">change_bit</span><span class="p">(</span><span class="n">MXR_EVENT_TOP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">event_flags</span><span class="p">);</span>
		<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">event_queue</span><span class="p">);</span>
		<span class="cm">/* vsync interrupt use different bit for read and clear */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MXR_INT_STATUS_VSYNC</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_INT_CLEAR_VSYNC</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* clear interrupts */</span>
	<span class="n">mxr_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_INT_STATUS</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">);</span>
	<span class="cm">/* leave on non-vsync event */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">MXR_INT_CLEAR_VSYNC</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
	<span class="cm">/* skip layer update on bottom field */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">MXR_EVENT_TOP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">event_flags</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MXR_MAX_LAYERS</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
		<span class="n">mxr_irq_layer_handle</span><span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">layer</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mxr_reg_s_output</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cookie</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">cookie</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">?</span> <span class="n">MXR_CFG_DST_SDO</span> <span class="o">:</span> <span class="n">MXR_CFG_DST_HDMI</span><span class="p">;</span>
	<span class="n">mxr_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_CFG</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">MXR_CFG_DST_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mxr_reg_streamon</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="cm">/* single write -&gt; no need to block vsync update */</span>

	<span class="cm">/* start MIXER */</span>
	<span class="n">mxr_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_STATUS</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">MXR_STATUS_REG_RUN</span><span class="p">);</span>
	<span class="n">set_bit</span><span class="p">(</span><span class="n">MXR_EVENT_TOP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">event_flags</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mxr_reg_streamoff</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="cm">/* single write -&gt; no need to block vsync update */</span>

	<span class="cm">/* stop MIXER */</span>
	<span class="n">mxr_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_STATUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MXR_STATUS_REG_RUN</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">mxr_reg_wait4vsync</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">clear_bit</span><span class="p">(</span><span class="n">MXR_EVENT_VSYNC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">event_flags</span><span class="p">);</span>
	<span class="cm">/* TODO: consider adding interruptible */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_event_timeout</span><span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">event_queue</span><span class="p">,</span>
		<span class="n">test_bit</span><span class="p">(</span><span class="n">MXR_EVENT_VSYNC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">event_flags</span><span class="p">),</span>
		<span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">1000</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">mxr_warn</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="s">&quot;no vsync detected - timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ETIME</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mxr_reg_set_mbus_fmt</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">v4l2_mbus_framefmt</span> <span class="o">*</span><span class="n">fmt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mxr_vsync_set_update</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_DISABLE</span><span class="p">);</span>

	<span class="cm">/* selecting colorspace accepted by output */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fmt</span><span class="o">-&gt;</span><span class="n">colorspace</span> <span class="o">==</span> <span class="n">V4L2_COLORSPACE_JPEG</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_CFG_OUT_YUV444</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_CFG_OUT_RGB888</span><span class="p">;</span>

	<span class="cm">/* choosing between interlace and progressive mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fmt</span><span class="o">-&gt;</span><span class="n">field</span> <span class="o">==</span> <span class="n">V4L2_FIELD_INTERLACED</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_CFG_SCAN_INTERLACE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_CFG_SCAN_PROGRASSIVE</span><span class="p">;</span>

	<span class="cm">/* choosing between porper HD and SD mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fmt</span><span class="o">-&gt;</span><span class="n">height</span> <span class="o">==</span> <span class="mi">480</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_CFG_SCAN_NTSC</span> <span class="o">|</span> <span class="n">MXR_CFG_SCAN_SD</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fmt</span><span class="o">-&gt;</span><span class="n">height</span> <span class="o">==</span> <span class="mi">576</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_CFG_SCAN_PAL</span> <span class="o">|</span> <span class="n">MXR_CFG_SCAN_SD</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fmt</span><span class="o">-&gt;</span><span class="n">height</span> <span class="o">==</span> <span class="mi">720</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_CFG_SCAN_HD_720</span> <span class="o">|</span> <span class="n">MXR_CFG_SCAN_HD</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fmt</span><span class="o">-&gt;</span><span class="n">height</span> <span class="o">==</span> <span class="mi">1080</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">MXR_CFG_SCAN_HD_1080</span> <span class="o">|</span> <span class="n">MXR_CFG_SCAN_HD</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;unrecognized mbus height %u!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fmt</span><span class="o">-&gt;</span><span class="n">height</span><span class="p">);</span>

	<span class="n">mxr_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_CFG</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">MXR_CFG_SCAN_MASK</span> <span class="o">|</span>
		<span class="n">MXR_CFG_OUT_MASK</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">fmt</span><span class="o">-&gt;</span><span class="n">field</span> <span class="o">==</span> <span class="n">V4L2_FIELD_INTERLACED</span><span class="p">)</span> <span class="o">?</span> <span class="o">~</span><span class="mi">0</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">vp_write_mask</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_MODE</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span>
		<span class="n">VP_MODE_LINE_SKIP</span> <span class="o">|</span> <span class="n">VP_MODE_FIELD_ID_AUTO_TOGGLING</span><span class="p">);</span>

	<span class="n">mxr_vsync_set_update</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">MXR_ENABLE</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_slock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mxr_reg_graph_layer_stream</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span> <span class="kt">int</span> <span class="n">en</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* no extra actions need to be done */</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mxr_reg_vp_layer_stream</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">en</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* no extra actions need to be done */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">filter_y_horiz_tap8</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="mi">2</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>	<span class="mi">5</span><span class="p">,</span>	<span class="mi">6</span><span class="p">,</span>	<span class="mi">6</span><span class="p">,</span>	<span class="mi">6</span><span class="p">,</span>	<span class="mi">6</span><span class="p">,</span>
	<span class="mi">6</span><span class="p">,</span>	<span class="mi">5</span><span class="p">,</span>	<span class="mi">5</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>	<span class="mi">2</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="o">-</span><span class="mi">6</span><span class="p">,</span>	<span class="o">-</span><span class="mi">12</span><span class="p">,</span>	<span class="o">-</span><span class="mi">16</span><span class="p">,</span>	<span class="o">-</span><span class="mi">18</span><span class="p">,</span>	<span class="o">-</span><span class="mi">20</span><span class="p">,</span>	<span class="o">-</span><span class="mi">21</span><span class="p">,</span>	<span class="o">-</span><span class="mi">20</span><span class="p">,</span>
	<span class="o">-</span><span class="mi">20</span><span class="p">,</span>	<span class="o">-</span><span class="mi">18</span><span class="p">,</span>	<span class="o">-</span><span class="mi">16</span><span class="p">,</span>	<span class="o">-</span><span class="mi">13</span><span class="p">,</span>	<span class="o">-</span><span class="mi">10</span><span class="p">,</span>	<span class="o">-</span><span class="mi">8</span><span class="p">,</span>	<span class="o">-</span><span class="mi">5</span><span class="p">,</span>	<span class="o">-</span><span class="mi">2</span><span class="p">,</span>
	<span class="mi">127</span><span class="p">,</span>	<span class="mi">126</span><span class="p">,</span>	<span class="mi">125</span><span class="p">,</span>	<span class="mi">121</span><span class="p">,</span>	<span class="mi">114</span><span class="p">,</span>	<span class="mi">107</span><span class="p">,</span>	<span class="mi">99</span><span class="p">,</span>	<span class="mi">89</span><span class="p">,</span>
	<span class="mi">79</span><span class="p">,</span>	<span class="mi">68</span><span class="p">,</span>	<span class="mi">57</span><span class="p">,</span>	<span class="mi">46</span><span class="p">,</span>	<span class="mi">35</span><span class="p">,</span>	<span class="mi">25</span><span class="p">,</span>	<span class="mi">16</span><span class="p">,</span>	<span class="mi">8</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">filter_y_vert_tap4</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="o">-</span><span class="mi">3</span><span class="p">,</span>	<span class="o">-</span><span class="mi">6</span><span class="p">,</span>	<span class="o">-</span><span class="mi">8</span><span class="p">,</span>	<span class="o">-</span><span class="mi">8</span><span class="p">,</span>	<span class="o">-</span><span class="mi">8</span><span class="p">,</span>	<span class="o">-</span><span class="mi">8</span><span class="p">,</span>	<span class="o">-</span><span class="mi">7</span><span class="p">,</span>
	<span class="o">-</span><span class="mi">6</span><span class="p">,</span>	<span class="o">-</span><span class="mi">5</span><span class="p">,</span>	<span class="o">-</span><span class="mi">4</span><span class="p">,</span>	<span class="o">-</span><span class="mi">3</span><span class="p">,</span>	<span class="o">-</span><span class="mi">2</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>
	<span class="mi">127</span><span class="p">,</span>	<span class="mi">126</span><span class="p">,</span>	<span class="mi">124</span><span class="p">,</span>	<span class="mi">118</span><span class="p">,</span>	<span class="mi">111</span><span class="p">,</span>	<span class="mi">102</span><span class="p">,</span>	<span class="mi">92</span><span class="p">,</span>	<span class="mi">81</span><span class="p">,</span>
	<span class="mi">70</span><span class="p">,</span>	<span class="mi">59</span><span class="p">,</span>	<span class="mi">48</span><span class="p">,</span>	<span class="mi">37</span><span class="p">,</span>	<span class="mi">27</span><span class="p">,</span>	<span class="mi">19</span><span class="p">,</span>	<span class="mi">11</span><span class="p">,</span>	<span class="mi">5</span><span class="p">,</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="mi">5</span><span class="p">,</span>	<span class="mi">11</span><span class="p">,</span>	<span class="mi">19</span><span class="p">,</span>	<span class="mi">27</span><span class="p">,</span>	<span class="mi">37</span><span class="p">,</span>	<span class="mi">48</span><span class="p">,</span>	<span class="mi">59</span><span class="p">,</span>
	<span class="mi">70</span><span class="p">,</span>	<span class="mi">81</span><span class="p">,</span>	<span class="mi">92</span><span class="p">,</span>	<span class="mi">102</span><span class="p">,</span>	<span class="mi">111</span><span class="p">,</span>	<span class="mi">118</span><span class="p">,</span>	<span class="mi">124</span><span class="p">,</span>	<span class="mi">126</span><span class="p">,</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">2</span><span class="p">,</span>	<span class="o">-</span><span class="mi">3</span><span class="p">,</span>	<span class="o">-</span><span class="mi">4</span><span class="p">,</span>	<span class="o">-</span><span class="mi">5</span><span class="p">,</span>
	<span class="o">-</span><span class="mi">6</span><span class="p">,</span>	<span class="o">-</span><span class="mi">7</span><span class="p">,</span>	<span class="o">-</span><span class="mi">8</span><span class="p">,</span>	<span class="o">-</span><span class="mi">8</span><span class="p">,</span>	<span class="o">-</span><span class="mi">8</span><span class="p">,</span>	<span class="o">-</span><span class="mi">8</span><span class="p">,</span>	<span class="o">-</span><span class="mi">6</span><span class="p">,</span>	<span class="o">-</span><span class="mi">3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">filter_cr_horiz_tap4</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="o">-</span><span class="mi">3</span><span class="p">,</span>	<span class="o">-</span><span class="mi">6</span><span class="p">,</span>	<span class="o">-</span><span class="mi">8</span><span class="p">,</span>	<span class="o">-</span><span class="mi">8</span><span class="p">,</span>	<span class="o">-</span><span class="mi">8</span><span class="p">,</span>	<span class="o">-</span><span class="mi">8</span><span class="p">,</span>	<span class="o">-</span><span class="mi">7</span><span class="p">,</span>
	<span class="o">-</span><span class="mi">6</span><span class="p">,</span>	<span class="o">-</span><span class="mi">5</span><span class="p">,</span>	<span class="o">-</span><span class="mi">4</span><span class="p">,</span>	<span class="o">-</span><span class="mi">3</span><span class="p">,</span>	<span class="o">-</span><span class="mi">2</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>
	<span class="mi">127</span><span class="p">,</span>	<span class="mi">126</span><span class="p">,</span>	<span class="mi">124</span><span class="p">,</span>	<span class="mi">118</span><span class="p">,</span>	<span class="mi">111</span><span class="p">,</span>	<span class="mi">102</span><span class="p">,</span>	<span class="mi">92</span><span class="p">,</span>	<span class="mi">81</span><span class="p">,</span>
	<span class="mi">70</span><span class="p">,</span>	<span class="mi">59</span><span class="p">,</span>	<span class="mi">48</span><span class="p">,</span>	<span class="mi">37</span><span class="p">,</span>	<span class="mi">27</span><span class="p">,</span>	<span class="mi">19</span><span class="p">,</span>	<span class="mi">11</span><span class="p">,</span>	<span class="mi">5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mxr_reg_vp_filter_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">reg_id</span><span class="p">,</span> <span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* assure 4-byte align */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">size</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">size</span><span class="p">;</span> <span class="n">size</span> <span class="o">-=</span> <span class="mi">4</span><span class="p">,</span> <span class="n">reg_id</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">,</span> <span class="n">data</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span>  <span class="p">(</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
		<span class="n">vp_write</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">reg_id</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mxr_reg_vp_default_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mxr_reg_vp_filter_set</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_POLY8_Y0_LL</span><span class="p">,</span>
		<span class="n">filter_y_horiz_tap8</span><span class="p">,</span> <span class="k">sizeof</span> <span class="n">filter_y_horiz_tap8</span><span class="p">);</span>
	<span class="n">mxr_reg_vp_filter_set</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_POLY4_Y0_LL</span><span class="p">,</span>
		<span class="n">filter_y_vert_tap4</span><span class="p">,</span> <span class="k">sizeof</span> <span class="n">filter_y_vert_tap4</span><span class="p">);</span>
	<span class="n">mxr_reg_vp_filter_set</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">VP_POLY4_C0_LL</span><span class="p">,</span>
		<span class="n">filter_cr_horiz_tap4</span><span class="p">,</span> <span class="k">sizeof</span> <span class="n">filter_cr_horiz_tap4</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mxr_reg_mxr_dump</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#define DUMPREG(reg_id) \</span>
<span class="cp">do { \</span>
<span class="cp">	mxr_dbg(mdev, #reg_id &quot; = %08x\n&quot;, \</span>
<span class="cp">		(u32)readl(mdev-&gt;res.mxr_regs + reg_id)); \</span>
<span class="cp">} while (0)</span>

	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_STATUS</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_CFG</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_INT_EN</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_INT_STATUS</span><span class="p">);</span>

	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_LAYER_CFG</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_VIDEO_CFG</span><span class="p">);</span>

	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_GRAPHIC0_CFG</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_GRAPHIC0_BASE</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_GRAPHIC0_SPAN</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_GRAPHIC0_WH</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_GRAPHIC0_SXY</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_GRAPHIC0_DXY</span><span class="p">);</span>

	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_GRAPHIC1_CFG</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_GRAPHIC1_BASE</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_GRAPHIC1_SPAN</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_GRAPHIC1_WH</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_GRAPHIC1_SXY</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">MXR_GRAPHIC1_DXY</span><span class="p">);</span>
<span class="cp">#undef DUMPREG</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mxr_reg_vp_dump</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#define DUMPREG(reg_id) \</span>
<span class="cp">do { \</span>
<span class="cp">	mxr_dbg(mdev, #reg_id &quot; = %08x\n&quot;, \</span>
<span class="cp">		(u32) readl(mdev-&gt;res.vp_regs + reg_id)); \</span>
<span class="cp">} while (0)</span>


	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_ENABLE</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_SRESET</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_SHADOW_UPDATE</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_FIELD_ID</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_MODE</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_IMG_SIZE_Y</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_IMG_SIZE_C</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_PER_RATE_CTRL</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_TOP_Y_PTR</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_BOT_Y_PTR</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_TOP_C_PTR</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_BOT_C_PTR</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_ENDIAN_MODE</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_SRC_H_POSITION</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_SRC_V_POSITION</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_SRC_WIDTH</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_SRC_HEIGHT</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_DST_H_POSITION</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_DST_V_POSITION</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_DST_WIDTH</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_DST_HEIGHT</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_H_RATIO</span><span class="p">);</span>
	<span class="n">DUMPREG</span><span class="p">(</span><span class="n">VP_V_RATIO</span><span class="p">);</span>

<span class="cp">#undef DUMPREG</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mxr_reg_dump</span><span class="p">(</span><span class="k">struct</span> <span class="n">mxr_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mxr_reg_mxr_dump</span><span class="p">(</span><span class="n">mdev</span><span class="p">);</span>
	<span class="n">mxr_reg_vp_dump</span><span class="p">(</span><span class="n">mdev</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
