strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f7addb37090>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"Leaf_18:AL" -> "18:AL";
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7adde9ee50>",
		fillcolor=turquoise,
		label="27:BL
q <= q >> 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7addba0fd0>]",
		style=filled,
		typ=Block];
	"27:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"24:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f7addba0950>",
		fillcolor=linen,
		label="24:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7addb26350>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "27:CA"	[cond="['amount']",
		label=amount,
		lineno=24];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7addb3d610>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "26:CA"	[cond="['amount']",
		label=amount,
		lineno=24];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7addb31550>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "25:CA"	[cond="['amount']",
		label=amount,
		lineno=24];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7addba0f90>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "28:CA"	[cond="['amount']",
		label=amount,
		lineno=24];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7addb234d0>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:AL" -> "20:IF"	[cond="[]",
		lineno=None];
	"27:CA" -> "27:BL"	[cond="[]",
		lineno=None];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7addace290>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7addacee90>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:IF" -> "23:BL"	[cond="['ena']",
		label=ena,
		lineno=22];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7addb26150>",
		fillcolor=turquoise,
		label="26:BL
q <= q << 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7addb26450>]",
		style=filled,
		typ=Block];
	"26:CA" -> "26:BL"	[cond="[]",
		lineno=None];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7addb31390>",
		fillcolor=turquoise,
		label="25:BL
q <= q << 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7addb3d4d0>]",
		style=filled,
		typ=Block];
	"25:CA" -> "25:BL"	[cond="[]",
		lineno=None];
	"26:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"20:IF" -> "22:IF"	[cond="['load']",
		label="!(load)",
		lineno=20];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7addb23e10>",
		fillcolor=firebrick,
		label="21:NS
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7addb23e10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:IF" -> "21:NS"	[cond="['load']",
		label=load,
		lineno=20];
	"25:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7addb46510>",
		fillcolor=turquoise,
		label="28:BL
q <= q >> 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7addb46550>]",
		style=filled,
		typ=Block];
	"28:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"28:CA" -> "28:BL"	[cond="[]",
		lineno=None];
	"23:BL" -> "24:CS"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
