// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "06/17/2019 13:47:28"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu (
	clock,
	clock2,
	reset,
	rawData,
	mux2Out,
	readyData,
	aluOut,
	regsOutA,
	mux1Out,
	regsOutB,
	regCtrR1Out,
	regCtrR3Out);
input 	clock;
input 	clock2;
input 	reset;
output 	[31:0] rawData;
output 	[31:0] mux2Out;
output 	[31:0] readyData;
output 	[31:0] aluOut;
output 	[31:0] regsOutA;
output 	[31:0] mux1Out;
output 	[31:0] regsOutB;
output 	[31:0] regCtrR1Out;
output 	[31:0] regCtrR3Out;

// Design Ports Information
// rawData[0]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[1]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[2]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[3]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[4]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[5]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[6]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[7]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[8]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[9]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[10]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[11]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[12]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[13]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[14]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[15]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[16]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[17]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[18]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[19]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[20]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[21]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[22]	=>  Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[23]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[24]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[25]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[26]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[27]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[28]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[29]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[30]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rawData[31]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[0]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[1]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[2]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[6]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[7]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[8]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[10]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[11]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[12]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[13]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[14]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[15]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[16]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[17]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[18]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[19]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[20]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[21]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[22]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[23]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[24]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[25]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[26]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[27]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[28]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[29]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[30]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2Out[31]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[0]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[3]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[4]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[5]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[6]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[7]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[8]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[9]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[10]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[11]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[12]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[13]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[14]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[15]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[16]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[17]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[18]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[19]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[20]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[21]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[22]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[23]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[24]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[25]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[26]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[27]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[28]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[29]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[30]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyData[31]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[0]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[1]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[2]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[3]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[4]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[5]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[6]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[7]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[9]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[10]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[11]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[12]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[13]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[14]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[15]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[16]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[17]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[18]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[19]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[20]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[21]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[22]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[23]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[24]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[25]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[26]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[27]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[28]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[29]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[30]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOut[31]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[1]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[2]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[5]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[6]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[7]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[8]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[9]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[10]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[11]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[12]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[13]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[14]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[15]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[16]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[17]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[18]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[19]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[20]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[21]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[22]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[23]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[24]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[25]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[26]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[27]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[28]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[29]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[30]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutA[31]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[0]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[1]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[2]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[4]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[5]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[6]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[7]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[8]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[9]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[10]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[11]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[12]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[13]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[14]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[15]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[16]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[17]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[18]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[19]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[20]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[21]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[22]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[23]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[24]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[25]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[26]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[27]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[28]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[29]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[30]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1Out[31]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[0]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[1]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[2]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[3]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[4]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[5]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[6]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[7]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[8]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[9]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[10]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[11]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[12]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[13]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[14]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[15]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[16]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[17]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[18]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[19]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[20]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[21]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[22]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[23]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[24]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[25]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[26]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[27]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[28]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[29]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[30]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regsOutB[31]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[0]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[1]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[2]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[3]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[4]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[5]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[6]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[7]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[8]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[9]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[10]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[11]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[12]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[13]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[14]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[15]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[16]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[17]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[18]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[19]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[20]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[21]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[22]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[23]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[24]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[25]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[26]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[27]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[28]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[29]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[30]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR1Out[31]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[0]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[1]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[2]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[3]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[4]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[5]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[6]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[7]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[8]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[9]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[10]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[11]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[12]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[13]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[14]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[15]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[16]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[17]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[18]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[19]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[20]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[21]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[22]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[23]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[24]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[25]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[26]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[27]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[28]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[29]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[30]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regCtrR3Out[31]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// reset	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock2	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cpu_v.sdo");
// synopsys translate_on

wire \alu1|Add0~36_combout ;
wire \alu1|Add0~63_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \ram1|ramOut[2]~2_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \ram1|ramOut[7]~7_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \ram1|ramOut[11]~11_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \ram1|ramOut[12]~12_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a17 ;
wire \ram1|ramOut[16]~16_combout ;
wire \ram1|ramOut[17]~17_combout ;
wire \alu1|multiplier_1|Add1~2_combout ;
wire \alu1|multiplier_1|Add1~8_combout ;
wire \alu1|multiplier_1|Add1~16_combout ;
wire \alu1|multiplier_1|Add1~48_combout ;
wire \alu1|multiplier_1|Add1~56_combout ;
wire \alu1|multiplier_1|Add0~6_combout ;
wire \alu1|multiplier_1|Add0~8_combout ;
wire \alu1|Add0~11_combout ;
wire \alu1|Add0~14_combout ;
wire \alu1|Add0~20_combout ;
wire \alu1|Add0~26_combout ;
wire \alu1|Add0~29_combout ;
wire \alu1|Add0~41_combout ;
wire \alu1|Add0~44_combout ;
wire \alu1|Add0~47_combout ;
wire \alu1|Add0~50_combout ;
wire \alu1|Add0~53_combout ;
wire \alu1|Add0~62_combout ;
wire \alu1|Add0~68_combout ;
wire \alu1|Add0~71_combout ;
wire \alu1|Add0~74_combout ;
wire \alu1|Add0~77_combout ;
wire \alu1|Add0~89_combout ;
wire \alu1|Add0~92_combout ;
wire \ram1|ram~1_regout ;
wire \ram1|ram~35_combout ;
wire \ram1|ram~3_regout ;
wire \ram1|ram~4_regout ;
wire \ram1|ram~5_regout ;
wire \ram1|ram~7_regout ;
wire \ram1|ram~8_regout ;
wire \ram1|ram~9_regout ;
wire \ram1|ram~11_regout ;
wire \ram1|ram~12_regout ;
wire \ram1|ram~13_regout ;
wire \ram1|ram~14_regout ;
wire \ram1|ram~17_regout ;
wire \ram1|ram~18_regout ;
wire \ram1|ram~31_regout ;
wire \ram1|ram~32_regout ;
wire \ctr1|comb~2_combout ;
wire \RF1|Mux63~0_combout ;
wire \RF1|Mux63~1_combout ;
wire \RF1|Mux31~4_combout ;
wire \RF1|Mux31~5_combout ;
wire \alu1|multiplier_1|Equal4~2_combout ;
wire \RF1|Mux30~7_combout ;
wire \RF1|Mux30~8_combout ;
wire \RF1|Mux29~0_combout ;
wire \RF1|Mux29~1_combout ;
wire \RF1|Mux58~7_combout ;
wire \RF1|Mux58~8_combout ;
wire \RF1|Mux26~0_combout ;
wire \RF1|Mux26~1_combout ;
wire \RF1|Mux25~7_combout ;
wire \RF1|Mux25~8_combout ;
wire \RF1|Mux22~0_combout ;
wire \RF1|Mux53~0_combout ;
wire \RF1|Mux53~1_combout ;
wire \RF1|Mux53~2_combout ;
wire \RF1|Mux53~3_combout ;
wire \RF1|Mux21~0_combout ;
wire \RF1|Mux21~1_combout ;
wire \RF1|Mux20~0_combout ;
wire \RF1|Mux20~1_combout ;
wire \RF1|Mux51~0_combout ;
wire \RF1|Mux51~1_combout ;
wire \RF1|Mux19~0_combout ;
wire \RF1|Mux19~1_combout ;
wire \RF1|Mux50~7_combout ;
wire \RF1|Mux50~8_combout ;
wire \RF1|Mux18~7_combout ;
wire \RF1|Mux18~8_combout ;
wire \RF1|Mux16~0_combout ;
wire \RF1|Mux16~1_combout ;
wire \RF1|Mux14~7_combout ;
wire \RF1|Mux14~8_combout ;
wire \RF1|Mux45~7_combout ;
wire \RF1|Mux45~8_combout ;
wire \RF1|Mux13~7_combout ;
wire \RF1|Mux13~8_combout ;
wire \RF1|Mux44~0_combout ;
wire \RF1|Mux12~7_combout ;
wire \RF1|Mux12~8_combout ;
wire \alu1|multiplier_1|register~42_combout ;
wire \RF1|Mux11~4_combout ;
wire \alu1|multiplier_1|register~43_combout ;
wire \RF1|Mux42~4_combout ;
wire \RF1|Mux10~0_combout ;
wire \RF1|Mux10~1_combout ;
wire \RF1|Mux41~0_combout ;
wire \RF1|Mux41~1_combout ;
wire \RF1|Mux9~7_combout ;
wire \RF1|Mux9~8_combout ;
wire \RF1|Mux8~2_combout ;
wire \RF1|Mux8~3_combout ;
wire \RF1|Mux8~7_combout ;
wire \RF1|Mux8~8_combout ;
wire \RF1|Mux39~0_combout ;
wire \RF1|Mux39~1_combout ;
wire \RF1|Mux38~0_combout ;
wire \RF1|Mux38~1_combout ;
wire \RF1|Mux6~0_combout ;
wire \RF1|Mux6~1_combout ;
wire \RF1|Mux5~7_combout ;
wire \RF1|Mux5~8_combout ;
wire \RF1|Mux4~4_combout ;
wire \RF1|Mux35~0_combout ;
wire \RF1|Mux35~7_combout ;
wire \RF1|Mux35~8_combout ;
wire \RF1|Mux1~7_combout ;
wire \RF1|Mux1~8_combout ;
wire \RF1|Mux32~0_combout ;
wire \RF1|Mux32~1_combout ;
wire \RF1|Mux32~2_combout ;
wire \RF1|Mux0~7_combout ;
wire \RF1|Mux0~8_combout ;
wire \alu1|start~1_combout ;
wire \alu1|start~2_combout ;
wire \alu1|start~3_combout ;
wire \alu1|start~4_combout ;
wire \alu1|start~5_combout ;
wire \alu1|start~6_combout ;
wire \alu1|start~7_combout ;
wire \alu1|start~8_combout ;
wire \alu1|start~9_combout ;
wire \alu1|start~10_combout ;
wire \alu1|start~11_combout ;
wire \alu1|start~12_combout ;
wire \alu1|start~13_combout ;
wire \alu1|start~14_combout ;
wire \alu1|start~15_combout ;
wire \alu1|start~16_combout ;
wire \alu1|start~17_combout ;
wire \alu1|start~18_combout ;
wire \alu1|start~19_combout ;
wire \alu1|start~20_combout ;
wire \alu1|start~21_combout ;
wire \alu1|start~22_combout ;
wire \alu1|start~23_combout ;
wire \alu1|start~24_combout ;
wire \alu1|start~25_combout ;
wire \alu1|start~26_combout ;
wire \alu1|start~27_combout ;
wire \alu1|start~28_combout ;
wire \alu1|start~29_combout ;
wire \alu1|start~30_combout ;
wire \alu1|start~31_combout ;
wire \alu1|start~32_combout ;
wire \alu1|start~40_combout ;
wire \alu1|multiplier_1|load~0_combout ;
wire \alu1|multiplier_1|count~64_combout ;
wire \alu1|multiplier_1|count~65_combout ;
wire \alu1|multiplier_1|count~66_combout ;
wire \alu1|multiplier_1|count~67_combout ;
wire \alu1|multiplier_1|count~68_combout ;
wire \alu1|multiplier_1|count~69_combout ;
wire \alu1|multiplier_1|count~71_combout ;
wire \alu1|multiplier_1|count~72_combout ;
wire \alu1|multiplier_1|count~80_combout ;
wire \alu1|multiplier_1|count~89_combout ;
wire \alu1|multiplier_1|count~90_combout ;
wire \alu1|multiplier_1|count~91_combout ;
wire \alu1|multiplier_1|count~92_combout ;
wire \alu1|multiplier_1|count~93_combout ;
wire \alu1|multiplier_1|count~94_combout ;
wire \alu1|multiplier_1|register~55_combout ;
wire \clock2~combout ;
wire \clock2~clkctrl_outclk ;
wire \ctr1|Equal3~0clkctrl_outclk ;
wire \alu1|oldULAa[0]~feeder_combout ;
wire \alu1|oldULAa[2]~feeder_combout ;
wire \alu1|oldULAa[4]~feeder_combout ;
wire \alu1|oldULAa[6]~feeder_combout ;
wire \alu1|oldULAa[8]~feeder_combout ;
wire \alu1|oldULAa[10]~feeder_combout ;
wire \alu1|oldULAa[12]~feeder_combout ;
wire \alu1|oldULAa[14]~feeder_combout ;
wire \alu1|oldULAa[16]~feeder_combout ;
wire \alu1|oldULAa[18]~feeder_combout ;
wire \alu1|oldULAa[20]~feeder_combout ;
wire \alu1|oldULAa[22]~feeder_combout ;
wire \alu1|oldULAa[24]~feeder_combout ;
wire \alu1|oldULAa[26]~feeder_combout ;
wire \alu1|oldULAa[28]~feeder_combout ;
wire \alu1|oldULAa[30]~feeder_combout ;
wire \alu1|multiplier_1|register[30]~feeder_combout ;
wire \RF1|regS1[0]~feeder_combout ;
wire \RF1|regS3[0]~feeder_combout ;
wire \RF1|regT7[0]~feeder_combout ;
wire \RF1|regS2[1]~feeder_combout ;
wire \RF1|regT3[1]~feeder_combout ;
wire \RF1|regS3[1]~feeder_combout ;
wire \RF1|regS1[1]~feeder_combout ;
wire \RF1|regS6[1]~feeder_combout ;
wire \RF1|regT4[2]~feeder_combout ;
wire \RF1|regT2[2]~feeder_combout ;
wire \RF1|regS2[3]~feeder_combout ;
wire \RF1|regT5[4]~feeder_combout ;
wire \RF1|regT2[4]~feeder_combout ;
wire \RF1|regS7[5]~feeder_combout ;
wire \RF1|regT7[6]~feeder_combout ;
wire \RF1|regT1[7]~feeder_combout ;
wire \RF1|regS7[7]~feeder_combout ;
wire \RF1|regS1[8]~feeder_combout ;
wire \RF1|regS2[11]~feeder_combout ;
wire \RF1|regT7[11]~feeder_combout ;
wire \RF1|regS2[13]~feeder_combout ;
wire \RF1|regT3[13]~feeder_combout ;
wire \RF1|regS3[16]~feeder_combout ;
wire \RF1|regT0[16]~feeder_combout ;
wire \RF1|regT3[16]~feeder_combout ;
wire \RF1|regS6[16]~feeder_combout ;
wire \RF1|regT3[17]~feeder_combout ;
wire \RF1|regT7[18]~feeder_combout ;
wire \RF1|regT4[18]~feeder_combout ;
wire \RF1|regT7[19]~feeder_combout ;
wire \RF1|regS6[20]~feeder_combout ;
wire \RF1|regT7[22]~feeder_combout ;
wire \RF1|regS7[22]~feeder_combout ;
wire \RF1|regT2[22]~feeder_combout ;
wire \RF1|regS6[25]~feeder_combout ;
wire \RF1|regT2[25]~feeder_combout ;
wire \RF1|regT5[28]~feeder_combout ;
wire \RF1|regT6[28]~feeder_combout ;
wire \RF1|regS4[28]~feeder_combout ;
wire \RF1|regT3[29]~feeder_combout ;
wire \RF1|regS5[30]~feeder_combout ;
wire \RF1|regT6[30]~feeder_combout ;
wire \RF1|regS6[31]~feeder_combout ;
wire \alu1|oldULAb[1]~feeder_combout ;
wire \alu1|oldULAb[2]~feeder_combout ;
wire \alu1|oldULAb[3]~feeder_combout ;
wire \alu1|oldULAb[6]~feeder_combout ;
wire \alu1|oldULAb[7]~feeder_combout ;
wire \alu1|oldULAb[10]~feeder_combout ;
wire \alu1|oldULAb[11]~feeder_combout ;
wire \alu1|oldULAb[12]~feeder_combout ;
wire \alu1|oldULAb[21]~feeder_combout ;
wire \alu1|oldULAb[23]~feeder_combout ;
wire \alu1|oldULAb[26]~feeder_combout ;
wire \alu1|oldULAb[30]~feeder_combout ;
wire \ram1|ram_rtl_0_bypass[3]~feeder_combout ;
wire \D2|regOut[25]~feeder_combout ;
wire \D2|regOut[27]~feeder_combout ;
wire \ram1|ram_rtl_0_bypass[25]~feeder_combout ;
wire \ram1|ram~3feeder_combout ;
wire \ram1|ram~4feeder_combout ;
wire \ram1|ram~5feeder_combout ;
wire \ram1|ram~9feeder_combout ;
wire \ram1|ram~11feeder_combout ;
wire \ram1|ram~12feeder_combout ;
wire \ram1|ram_rtl_0_bypass[43]~feeder_combout ;
wire \ram1|ram_rtl_0_bypass[45]~feeder_combout ;
wire \ram1|ram~14feeder_combout ;
wire \ram1|ram_rtl_0_bypass[53]~feeder_combout ;
wire \ram1|ram_rtl_0_bypass[55]~feeder_combout ;
wire \ram1|ram~32feeder_combout ;
wire \ram1|ram_rtl_0_bypass[22]~feeder_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \pc1|PCAdress[0]~27_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \pc1|PCAdress[1]~9_combout ;
wire \pc1|PCAdress[1]~10 ;
wire \pc1|PCAdress[2]~11_combout ;
wire \pc1|PCAdress[2]~12 ;
wire \pc1|PCAdress[3]~13_combout ;
wire \pc1|PCAdress[3]~14 ;
wire \pc1|PCAdress[4]~15_combout ;
wire \pc1|PCAdress[4]~16 ;
wire \pc1|PCAdress[5]~17_combout ;
wire \pc1|PCAdress[5]~18 ;
wire \pc1|PCAdress[6]~19_combout ;
wire \pc1|PCAdress[6]~20 ;
wire \pc1|PCAdress[7]~21_combout ;
wire \pc1|PCAdress[7]~22 ;
wire \pc1|PCAdress[8]~23_combout ;
wire \pc1|PCAdress[8]~24 ;
wire \pc1|PCAdress[9]~25_combout ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a1 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a2 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a3 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a5 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a6 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a7 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a9 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a10 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a11 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a13 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a14 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a15 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a17 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a18 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a19 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a21 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a22 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a23 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a25 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a27 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a28 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a29 ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \rom1|rom_rtl_0|auto_generated|ram_block1a31 ;
wire \ctr1|Equal1~0_combout ;
wire \ctr1|Equal1~1_combout ;
wire \ctr1|CODEFUNC.LW_234~combout ;
wire \ctr1|Equal0~0_combout ;
wire \ctr1|Equal0~1_combout ;
wire \ctr1|Equal3~0_combout ;
wire \ctr1|comb~1_combout ;
wire \ctr1|Equal2~0_combout ;
wire \ctr1|CODEFUNC.SW_225~combout ;
wire \ctrR3|regOut[4]~feeder_combout ;
wire \ctr1|Decoder0~2_combout ;
wire \ctr1|Decoder0~4_combout ;
wire \ctr1|CODEFUNC.OR~0_combout ;
wire \ctr1|CODEFUNC.MULT_200~combout ;
wire \ctr1|Decoder0~3_combout ;
wire \ctr1|CODEFUNC.SUB_208~combout ;
wire \ctrR1|regOut[17]~feeder_combout ;
wire \ctrR2|regOut[17]~feeder_combout ;
wire \ctrR3|regOut[17]~feeder_combout ;
wire \ctrR1|regOut[18]~feeder_combout ;
wire \ctrR2|regOut[18]~feeder_combout ;
wire \ctr1|comb~0_combout ;
wire \ctr1|CODEFUNC.0000_243~combout ;
wire \ctrR1|regOut[6]~feeder_combout ;
wire \ctrR3|regOut[6]~feeder_combout ;
wire \ctrR1|regOut[21]~feeder_combout ;
wire \ctrR2|regOut[21]~feeder_combout ;
wire \ctrR3|regOut[21]~feeder_combout ;
wire \RF1|Decoder0~8_combout ;
wire \RF1|Decoder0~11_combout ;
wire \ctrR1|regOut[19]~feeder_combout ;
wire \ctrR2|regOut[19]~feeder_combout ;
wire \ctrR3|regOut[19]~feeder_combout ;
wire \ctrR1|regOut[20]~feeder_combout ;
wire \ctrR2|regOut[20]~feeder_combout ;
wire \RF1|Decoder0~6_combout ;
wire \RF1|Decoder0~10_combout ;
wire \RF1|Mux63~2_combout ;
wire \RF1|Mux63~3_combout ;
wire \RF1|Decoder0~12_combout ;
wire \RF1|Decoder0~14_combout ;
wire \RF1|Mux63~4_combout ;
wire \RF1|Mux63~5_combout ;
wire \RF1|Mux63~6_combout ;
wire \RF1|Decoder0~2_combout ;
wire \RF1|Decoder0~16_combout ;
wire \RF1|Decoder0~18_combout ;
wire \RF1|regT6[0]~feeder_combout ;
wire \RF1|Decoder0~0_combout ;
wire \RF1|Decoder0~17_combout ;
wire \RF1|Mux63~7_combout ;
wire \RF1|Mux63~8_combout ;
wire \RF1|Mux63~9_combout ;
wire \RF1|regsOutA[0]~0_combout ;
wire \mux1|muxOut[0]~0_combout ;
wire \ctr1|Decoder0~0_combout ;
wire \ctr1|Decoder0~1_combout ;
wire \ctr1|CODEFUNC.AND_192~combout ;
wire \ctr1|Decoder0~5_combout ;
wire \ctr1|CODEFUNC.OR_184~combout ;
wire \ctrR1|regOut[2]~feeder_combout ;
wire \ctr1|WideOr0~0_combout ;
wire \ctrR1|regOut[0]~0_combout ;
wire \alu1|ULAout[8]~1_combout ;
wire \alu1|start~0_combout ;
wire \alu1|ULAout[8]~0_combout ;
wire \alu1|multiplier_1|Add1~1 ;
wire \alu1|multiplier_1|Add1~3 ;
wire \alu1|multiplier_1|Add1~5 ;
wire \alu1|multiplier_1|Add1~6_combout ;
wire \alu1|multiplier_1|Add1~0_combout ;
wire \alu1|multiplier_1|Add1~4_combout ;
wire \alu1|multiplier_1|Equal4~0_combout ;
wire \alu1|multiplier_1|count~70_combout ;
wire \alu1|multiplier_1|Add1~7 ;
wire \alu1|multiplier_1|Add1~9 ;
wire \alu1|multiplier_1|Add1~11 ;
wire \alu1|multiplier_1|Add1~12_combout ;
wire \alu1|multiplier_1|Add1~13 ;
wire \alu1|multiplier_1|Add1~14_combout ;
wire \alu1|multiplier_1|Add1~10_combout ;
wire \alu1|multiplier_1|Equal4~1_combout ;
wire \alu1|multiplier_1|count~76_combout ;
wire \alu1|multiplier_1|Add1~15 ;
wire \alu1|multiplier_1|Add1~17 ;
wire \alu1|multiplier_1|Add1~18_combout ;
wire \alu1|multiplier_1|count~73_combout ;
wire \alu1|multiplier_1|Add1~19 ;
wire \alu1|multiplier_1|Add1~20_combout ;
wire \alu1|multiplier_1|count~74_combout ;
wire \alu1|multiplier_1|Add1~21 ;
wire \alu1|multiplier_1|Add1~22_combout ;
wire \alu1|multiplier_1|count~75_combout ;
wire \alu1|multiplier_1|Add1~23 ;
wire \alu1|multiplier_1|Add1~24_combout ;
wire \alu1|multiplier_1|count~78_combout ;
wire \alu1|multiplier_1|Add1~25 ;
wire \alu1|multiplier_1|Add1~26_combout ;
wire \alu1|multiplier_1|count~77_combout ;
wire \alu1|multiplier_1|Add1~27 ;
wire \alu1|multiplier_1|Add1~28_combout ;
wire \alu1|multiplier_1|count~79_combout ;
wire \alu1|multiplier_1|Add1~29 ;
wire \alu1|multiplier_1|Add1~30_combout ;
wire \alu1|multiplier_1|Equal4~3_combout ;
wire \alu1|multiplier_1|Equal4~4_combout ;
wire \alu1|multiplier_1|count~82_combout ;
wire \alu1|multiplier_1|Add1~31 ;
wire \alu1|multiplier_1|Add1~32_combout ;
wire \alu1|multiplier_1|count~88_combout ;
wire \alu1|multiplier_1|Add1~33 ;
wire \alu1|multiplier_1|Add1~34_combout ;
wire \alu1|multiplier_1|count~87_combout ;
wire \alu1|multiplier_1|Add1~35 ;
wire \alu1|multiplier_1|Add1~36_combout ;
wire \alu1|multiplier_1|count~86_combout ;
wire \alu1|multiplier_1|Add1~37 ;
wire \alu1|multiplier_1|Add1~38_combout ;
wire \alu1|multiplier_1|count~85_combout ;
wire \alu1|multiplier_1|Add1~39 ;
wire \alu1|multiplier_1|Add1~40_combout ;
wire \alu1|multiplier_1|count~84_combout ;
wire \alu1|multiplier_1|Add1~41 ;
wire \alu1|multiplier_1|Add1~42_combout ;
wire \alu1|multiplier_1|count~83_combout ;
wire \alu1|multiplier_1|Add1~43 ;
wire \alu1|multiplier_1|Add1~44_combout ;
wire \alu1|multiplier_1|count~81_combout ;
wire \alu1|multiplier_1|Add1~45 ;
wire \alu1|multiplier_1|Add1~46_combout ;
wire \alu1|multiplier_1|Equal4~8_combout ;
wire \alu1|multiplier_1|load~1_combout ;
wire \alu1|multiplier_1|Add1~47 ;
wire \alu1|multiplier_1|Add1~49 ;
wire \alu1|multiplier_1|Add1~50_combout ;
wire \alu1|multiplier_1|Add1~51 ;
wire \alu1|multiplier_1|Add1~52_combout ;
wire \alu1|multiplier_1|Add1~53 ;
wire \alu1|multiplier_1|Add1~54_combout ;
wire \alu1|multiplier_1|Equal4~5_combout ;
wire \alu1|multiplier_1|Add1~55 ;
wire \alu1|multiplier_1|Add1~57 ;
wire \alu1|multiplier_1|Add1~59 ;
wire \alu1|multiplier_1|Add1~60_combout ;
wire \alu1|multiplier_1|Add1~58_combout ;
wire \alu1|multiplier_1|count~95_combout ;
wire \alu1|multiplier_1|Add1~61 ;
wire \alu1|multiplier_1|Add1~62_combout ;
wire \alu1|multiplier_1|Equal4~6_combout ;
wire \alu1|multiplier_1|load~2_combout ;
wire \alu1|multiplier_1|load~regout ;
wire \alu1|multiplier_1|register~39_combout ;
wire \RF1|Decoder0~9_combout ;
wire \RF1|Decoder0~7_combout ;
wire \RF1|Mux61~0_combout ;
wire \RF1|Mux61~1_combout ;
wire \RF1|Mux61~7_combout ;
wire \RF1|Mux61~8_combout ;
wire \RF1|Decoder0~3_combout ;
wire \RF1|Decoder0~4_combout ;
wire \RF1|Mux61~2_combout ;
wire \RF1|Mux61~3_combout ;
wire \RF1|Decoder0~13_combout ;
wire \RF1|Mux61~4_combout ;
wire \RF1|Mux61~5_combout ;
wire \RF1|Mux61~6_combout ;
wire \RF1|Mux61~9_combout ;
wire \mux1|muxOut[2]~2_combout ;
wire \mux1|muxOut[9]~9_combout ;
wire \alu1|multiplier_1|register[15]~feeder_combout ;
wire \alu1|multiplier_1|register~38_combout ;
wire \RF1|regT6[1]~feeder_combout ;
wire \RF1|regT2[1]~feeder_combout ;
wire \RF1|Decoder0~1_combout ;
wire \RF1|Mux62~0_combout ;
wire \RF1|Mux62~1_combout ;
wire \RF1|regT7[1]~feeder_combout ;
wire \RF1|Decoder0~19_combout ;
wire \RF1|regS7[1]~feeder_combout ;
wire \RF1|Mux62~7_combout ;
wire \RF1|Mux62~8_combout ;
wire \RF1|regS4[1]~feeder_combout ;
wire \RF1|regS0[1]~feeder_combout ;
wire \RF1|Mux62~4_combout ;
wire \RF1|Mux62~5_combout ;
wire \RF1|regT5[1]~feeder_combout ;
wire \RF1|regS5[1]~feeder_combout ;
wire \RF1|Mux62~2_combout ;
wire \RF1|Mux62~3_combout ;
wire \RF1|Mux62~6_combout ;
wire \RF1|Mux62~9_combout ;
wire \mux1|muxOut[1]~1_combout ;
wire \alu1|multiplier_1|register[2]~1_combout ;
wire \alu1|multiplier_1|Equal4~7_combout ;
wire \alu1|multiplier_1|produto[31]~3_combout ;
wire \alu1|multiplier_1|produto[31]~2_combout ;
wire \alu1|Add0~5_combout ;
wire \alu1|Add0~0_combout ;
wire \alu1|Add0~2_cout ;
wire \alu1|Add0~4 ;
wire \alu1|Add0~6_combout ;
wire \alu1|ULAout[1]~5_combout ;
wire \alu1|ULAout[1]~6_combout ;
wire \alu1|ULAout[1]~7_combout ;
wire \ram1|ram~0feeder_combout ;
wire \ram1|ram~0_regout ;
wire \B|regOut[1]~feeder_combout ;
wire \ctrR1|regOut[3]~1_combout ;
wire \ctrR2|regOut[3]~feeder_combout ;
wire \ram1|ram~41_combout ;
wire \B|regOut[0]~feeder_combout ;
wire \mux2|muxOut[7]~7_combout ;
wire \RF1|regT7[7]~feeder_combout ;
wire \RF1|regS3[7]~feeder_combout ;
wire \RF1|Decoder0~15_combout ;
wire \RF1|Mux56~7_combout ;
wire \RF1|Mux56~8_combout ;
wire \RF1|regS1[7]~feeder_combout ;
wire \RF1|Mux56~0_combout ;
wire \RF1|Mux56~1_combout ;
wire \RF1|Mux56~2_combout ;
wire \RF1|Mux56~3_combout ;
wire \RF1|Mux56~4_combout ;
wire \RF1|Mux56~5_combout ;
wire \RF1|Mux56~6_combout ;
wire \RF1|Mux56~9_combout ;
wire \mux1|muxOut[7]~7_combout ;
wire \alu1|Add0~23_combout ;
wire \alu1|Add0~17_combout ;
wire \RF1|regT6[4]~feeder_combout ;
wire \RF1|Mux27~7_combout ;
wire \RF1|Mux27~8_combout ;
wire \RF1|Mux27~2_combout ;
wire \RF1|Mux27~3_combout ;
wire \RF1|regS1[4]~feeder_combout ;
wire \RF1|Mux27~4_combout ;
wire \RF1|Mux27~5_combout ;
wire \RF1|Mux27~6_combout ;
wire \RF1|Decoder0~5_combout ;
wire \RF1|regT0[4]~feeder_combout ;
wire \RF1|Mux27~0_combout ;
wire \RF1|Mux27~1_combout ;
wire \RF1|Mux27~9_combout ;
wire \RF1|regS5[3]~feeder_combout ;
wire \RF1|Mux28~0_combout ;
wire \RF1|Mux28~1_combout ;
wire \RF1|regS3[3]~feeder_combout ;
wire \RF1|Mux28~7_combout ;
wire \RF1|Mux28~8_combout ;
wire \RF1|Mux28~4_combout ;
wire \RF1|Mux28~5_combout ;
wire \RF1|regT2[3]~feeder_combout ;
wire \RF1|regS6[3]~feeder_combout ;
wire \RF1|Mux28~2_combout ;
wire \RF1|Mux28~3_combout ;
wire \RF1|Mux28~6_combout ;
wire \RF1|Mux28~9_combout ;
wire \alu1|Add0~8_combout ;
wire \alu1|Add0~7 ;
wire \alu1|Add0~10 ;
wire \alu1|Add0~13 ;
wire \alu1|Add0~16 ;
wire \alu1|Add0~19 ;
wire \alu1|Add0~22 ;
wire \alu1|Add0~24_combout ;
wire \alu1|ULAout[7]~23_combout ;
wire \alu1|ULAout[7]~24_combout ;
wire \alu1|ULAout[7]~25_combout ;
wire \RF1|Mux55~0_combout ;
wire \RF1|Mux55~1_combout ;
wire \RF1|regT5[8]~feeder_combout ;
wire \RF1|regT7[8]~feeder_combout ;
wire \RF1|Mux55~7_combout ;
wire \RF1|Mux55~8_combout ;
wire \RF1|regS2[8]~feeder_combout ;
wire \RF1|Mux55~4_combout ;
wire \RF1|Mux55~5_combout ;
wire \RF1|Mux55~2_combout ;
wire \RF1|Mux55~3_combout ;
wire \RF1|Mux55~6_combout ;
wire \RF1|Mux55~9_combout ;
wire \RF1|regT7[9]~feeder_combout ;
wire \RF1|Mux54~7_combout ;
wire \RF1|Mux54~8_combout ;
wire \RF1|Mux54~2_combout ;
wire \RF1|Mux54~3_combout ;
wire \RF1|Mux54~4_combout ;
wire \RF1|Mux54~5_combout ;
wire \RF1|Mux54~6_combout ;
wire \RF1|regS2[9]~feeder_combout ;
wire \RF1|Mux54~0_combout ;
wire \RF1|Mux54~1_combout ;
wire \RF1|Mux54~9_combout ;
wire \ram1|ram~10_regout ;
wire \ram1|ramOut[9]~9_combout ;
wire \ram1|ram_rtl_0_bypass[39]~feeder_combout ;
wire \ram1|ram_rtl_0_bypass[5]~feeder_combout ;
wire \ram1|ram~34_combout ;
wire \ram1|ram~36_combout ;
wire \ram1|ram~33_combout ;
wire \ram1|ram~37_combout ;
wire \ram1|ram_rtl_0_bypass[0]~0_combout ;
wire \ram1|ram_rtl_0_bypass[19]~feeder_combout ;
wire \ram1|ram~38_combout ;
wire \ram1|ram~combout ;
wire \mux2|muxOut[9]~9_combout ;
wire \RF1|Mux22~1_combout ;
wire \RF1|Mux22~7_combout ;
wire \RF1|Mux22~8_combout ;
wire \RF1|Mux22~2_combout ;
wire \RF1|Mux22~3_combout ;
wire \RF1|Mux22~4_combout ;
wire \RF1|Mux22~5_combout ;
wire \RF1|Mux22~6_combout ;
wire \RF1|Mux22~9_combout ;
wire \alu1|Add0~25 ;
wire \alu1|Add0~28 ;
wire \alu1|Add0~30_combout ;
wire \alu1|ULAout[9]~29_combout ;
wire \alu1|ULAout[9]~30_combout ;
wire \alu1|ULAout[9]~31_combout ;
wire \mux1|muxOut[11]~11_combout ;
wire \alu1|ULAout[11]~35_combout ;
wire \alu1|ULAout[11]~36_combout ;
wire \alu1|ULAout[11]~37_combout ;
wire \mux2|muxOut[11]~11_combout ;
wire \RF1|Mux52~7_combout ;
wire \RF1|Mux52~8_combout ;
wire \RF1|Mux52~0_combout ;
wire \RF1|Mux52~1_combout ;
wire \RF1|Mux52~4_combout ;
wire \RF1|Mux52~5_combout ;
wire \RF1|Mux52~2_combout ;
wire \RF1|Mux52~3_combout ;
wire \RF1|Mux52~6_combout ;
wire \RF1|Mux52~9_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \ram1|ramOut[10]~10_combout ;
wire \ram1|ram_rtl_0_bypass[41]~feeder_combout ;
wire \imm|regOut[10]~feeder_combout ;
wire \mux1|muxOut[10]~10_combout ;
wire \alu1|Add0~32_combout ;
wire \alu1|Add0~31 ;
wire \alu1|Add0~33_combout ;
wire \alu1|ULAout[10]~32_combout ;
wire \alu1|ULAout[10]~33_combout ;
wire \alu1|ULAout[10]~34_combout ;
wire \mux2|muxOut[10]~10_combout ;
wire \RF1|regT7[10]~feeder_combout ;
wire \RF1|regT4[10]~feeder_combout ;
wire \RF1|regT5[10]~feeder_combout ;
wire \RF1|Mux53~7_combout ;
wire \RF1|Mux53~8_combout ;
wire \RF1|Mux53~4_combout ;
wire \RF1|Mux53~5_combout ;
wire \RF1|Mux53~6_combout ;
wire \RF1|Mux53~9_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \ram1|ramOut[8]~8_combout ;
wire \ram1|ram_rtl_0_bypass[37]~feeder_combout ;
wire \mux2|muxOut[8]~8_combout ;
wire \RF1|Mux23~0_combout ;
wire \RF1|Mux23~1_combout ;
wire \RF1|Mux23~4_combout ;
wire \RF1|Mux23~5_combout ;
wire \RF1|Mux23~2_combout ;
wire \RF1|Mux23~3_combout ;
wire \RF1|Mux23~6_combout ;
wire \RF1|Mux23~7_combout ;
wire \RF1|Mux23~8_combout ;
wire \RF1|Mux23~9_combout ;
wire \mux1|muxOut[8]~8_combout ;
wire \alu1|Add0~27_combout ;
wire \alu1|ULAout[8]~26_combout ;
wire \alu1|ULAout[8]~27_combout ;
wire \alu1|ULAout[8]~28_combout ;
wire \RF1|regT6[6]~feeder_combout ;
wire \RF1|regT5[6]~feeder_combout ;
wire \RF1|Mux57~7_combout ;
wire \RF1|Mux57~8_combout ;
wire \RF1|Mux57~0_combout ;
wire \RF1|Mux57~1_combout ;
wire \RF1|regS3[6]~feeder_combout ;
wire \RF1|regS0[6]~feeder_combout ;
wire \RF1|Mux57~4_combout ;
wire \RF1|Mux57~5_combout ;
wire \RF1|Mux57~2_combout ;
wire \RF1|Mux57~3_combout ;
wire \RF1|Mux57~6_combout ;
wire \RF1|Mux57~9_combout ;
wire \B|regOut[6]~feeder_combout ;
wire \B|regOut[7]~feeder_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \ram1|ramOut[6]~6_combout ;
wire \ram1|ram_rtl_0_bypass[33]~feeder_combout ;
wire \mux2|muxOut[6]~6_combout ;
wire \RF1|regS7[6]~feeder_combout ;
wire \RF1|Mux25~0_combout ;
wire \RF1|Mux25~1_combout ;
wire \RF1|Mux25~4_combout ;
wire \RF1|Mux25~5_combout ;
wire \RF1|Mux25~2_combout ;
wire \RF1|Mux25~3_combout ;
wire \RF1|Mux25~6_combout ;
wire \RF1|Mux25~9_combout ;
wire \mux1|muxOut[6]~6_combout ;
wire \alu1|Add0~21_combout ;
wire \alu1|ULAout[6]~20_combout ;
wire \alu1|ULAout[6]~21_combout ;
wire \alu1|ULAout[6]~22_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \ram1|ram~6feeder_combout ;
wire \ram1|ram~6_regout ;
wire \ram1|ramOut[5]~5_combout ;
wire \ram1|ram_rtl_0_bypass[31]~feeder_combout ;
wire \mux2|muxOut[5]~5_combout ;
wire \RF1|regT6[5]~feeder_combout ;
wire \RF1|Mux58~0_combout ;
wire \RF1|Mux58~1_combout ;
wire \RF1|regS1[5]~feeder_combout ;
wire \RF1|Mux58~2_combout ;
wire \RF1|Mux58~3_combout ;
wire \RF1|Mux58~4_combout ;
wire \RF1|Mux58~5_combout ;
wire \RF1|Mux58~6_combout ;
wire \RF1|Mux58~9_combout ;
wire \mux1|muxOut[5]~5_combout ;
wire \RF1|regT3[5]~feeder_combout ;
wire \RF1|regT7[5]~feeder_combout ;
wire \RF1|Mux26~7_combout ;
wire \RF1|Mux26~8_combout ;
wire \RF1|Mux26~2_combout ;
wire \RF1|Mux26~3_combout ;
wire \RF1|Mux26~4_combout ;
wire \RF1|Mux26~5_combout ;
wire \RF1|Mux26~6_combout ;
wire \RF1|Mux26~9_combout ;
wire \alu1|Add0~18_combout ;
wire \alu1|ULAout[5]~17_combout ;
wire \alu1|ULAout[5]~18_combout ;
wire \alu1|ULAout[5]~19_combout ;
wire \B|regOut[2]~feeder_combout ;
wire \B|regOut[3]~feeder_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \ram1|ramOut[3]~3_combout ;
wire \ram1|ram_rtl_0_bypass[27]~feeder_combout ;
wire \mux2|muxOut[3]~3_combout ;
wire \RF1|regT5[3]~feeder_combout ;
wire \RF1|Mux60~0_combout ;
wire \RF1|Mux60~1_combout ;
wire \RF1|Mux60~7_combout ;
wire \RF1|Mux60~8_combout ;
wire \RF1|Mux60~2_combout ;
wire \RF1|Mux60~3_combout ;
wire \RF1|Mux60~4_combout ;
wire \RF1|Mux60~5_combout ;
wire \RF1|Mux60~6_combout ;
wire \RF1|Mux60~9_combout ;
wire \mux1|muxOut[3]~3_combout ;
wire \alu1|Add0~12_combout ;
wire \alu1|ULAout[3]~11_combout ;
wire \alu1|ULAout[3]~12_combout ;
wire \alu1|ULAout[3]~13_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \ram1|ramOut[4]~4_combout ;
wire \ram1|ram_rtl_0_bypass[29]~feeder_combout ;
wire \mux2|muxOut[4]~4_combout ;
wire \RF1|regT7[4]~feeder_combout ;
wire \RF1|Mux59~7_combout ;
wire \RF1|Mux59~8_combout ;
wire \RF1|Mux59~4_combout ;
wire \RF1|Mux59~5_combout ;
wire \RF1|Mux59~2_combout ;
wire \RF1|Mux59~3_combout ;
wire \RF1|Mux59~6_combout ;
wire \RF1|Mux59~0_combout ;
wire \RF1|Mux59~1_combout ;
wire \RF1|Mux59~9_combout ;
wire \mux1|muxOut[4]~4_combout ;
wire \alu1|Add0~15_combout ;
wire \alu1|ULAout[4]~14_combout ;
wire \alu1|ULAout[4]~15_combout ;
wire \alu1|ULAout[4]~16_combout ;
wire \ram1|ram~40_combout ;
wire \ram1|ram~39_combout ;
wire \ram1|ram~42_combout ;
wire \ram1|ram~2_regout ;
wire \ram1|ramOut[1]~1_combout ;
wire \ram1|ram_rtl_0_bypass[23]~feeder_combout ;
wire \mux2|muxOut[1]~1_combout ;
wire \RF1|Mux30~4_combout ;
wire \RF1|Mux30~5_combout ;
wire \RF1|regT1[1]~feeder_combout ;
wire \RF1|Mux30~2_combout ;
wire \RF1|Mux30~3_combout ;
wire \RF1|Mux30~6_combout ;
wire \RF1|Mux30~0_combout ;
wire \RF1|Mux30~1_combout ;
wire \RF1|Mux30~9_combout ;
wire \RF1|Mux31~7_combout ;
wire \RF1|Mux31~8_combout ;
wire \RF1|Mux31~2_combout ;
wire \RF1|Mux31~3_combout ;
wire \RF1|Mux31~6_combout ;
wire \RF1|regT2[0]~feeder_combout ;
wire \RF1|Mux31~0_combout ;
wire \RF1|Mux31~1_combout ;
wire \RF1|Mux31~9_combout ;
wire \alu1|multiplier_1|Add0~1 ;
wire \alu1|multiplier_1|Add0~2_combout ;
wire \alu1|multiplier_1|register[17]~17_combout ;
wire \alu1|multiplier_1|register~36_combout ;
wire \alu1|multiplier_1|Add0~0_combout ;
wire \alu1|multiplier_1|register[16]~15_combout ;
wire \alu1|multiplier_1|register[15]~14_combout ;
wire \RF1|Mux17~0_combout ;
wire \RF1|Mux17~1_combout ;
wire \RF1|Mux17~7_combout ;
wire \RF1|Mux17~8_combout ;
wire \RF1|regS3[14]~feeder_combout ;
wire \RF1|Mux17~4_combout ;
wire \RF1|Mux17~5_combout ;
wire \RF1|regT3[14]~feeder_combout ;
wire \RF1|Mux17~2_combout ;
wire \RF1|Mux17~3_combout ;
wire \RF1|Mux17~6_combout ;
wire \RF1|Mux17~9_combout ;
wire \mux1|muxOut[12]~12_combout ;
wire \RF1|regT7[12]~feeder_combout ;
wire \RF1|Mux19~7_combout ;
wire \RF1|Mux19~8_combout ;
wire \RF1|regS3[12]~feeder_combout ;
wire \RF1|regS1[12]~feeder_combout ;
wire \RF1|Mux19~4_combout ;
wire \RF1|Mux19~5_combout ;
wire \RF1|Mux19~2_combout ;
wire \RF1|Mux19~3_combout ;
wire \RF1|Mux19~6_combout ;
wire \RF1|Mux19~9_combout ;
wire \alu1|Add0~38_combout ;
wire \alu1|Add0~35_combout ;
wire \alu1|Add0~34 ;
wire \alu1|Add0~37 ;
wire \alu1|Add0~39_combout ;
wire \alu1|ULAout[12]~38_combout ;
wire \alu1|ULAout[12]~39_combout ;
wire \alu1|ULAout[12]~40_combout ;
wire \D2|regOut[12]~feeder_combout ;
wire \mux2|muxOut[12]~12_combout ;
wire \RF1|regT5[12]~feeder_combout ;
wire \RF1|Mux51~7_combout ;
wire \RF1|Mux51~8_combout ;
wire \RF1|Mux51~4_combout ;
wire \RF1|Mux51~5_combout ;
wire \RF1|Mux51~2_combout ;
wire \RF1|Mux51~3_combout ;
wire \RF1|Mux51~6_combout ;
wire \RF1|Mux51~9_combout ;
wire \RF1|Mux50~0_combout ;
wire \RF1|Mux50~1_combout ;
wire \RF1|Mux50~2_combout ;
wire \RF1|Mux50~3_combout ;
wire \RF1|Mux50~4_combout ;
wire \RF1|Mux50~5_combout ;
wire \RF1|Mux50~6_combout ;
wire \RF1|Mux50~9_combout ;
wire \B|regOut[14]~feeder_combout ;
wire \ram1|ram~16feeder_combout ;
wire \ram1|ram~16_regout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \ram1|ramOut[15]~15_combout ;
wire \ram1|ram_rtl_0_bypass[51]~feeder_combout ;
wire \RF1|regT7[15]~feeder_combout ;
wire \RF1|Mux16~7_combout ;
wire \RF1|Mux16~8_combout ;
wire \RF1|Mux16~4_combout ;
wire \RF1|Mux16~5_combout ;
wire \RF1|Mux16~2_combout ;
wire \RF1|Mux16~3_combout ;
wire \RF1|Mux16~6_combout ;
wire \RF1|Mux16~9_combout ;
wire \mux1|muxOut[15]~15_combout ;
wire \alu1|Add0~46 ;
wire \alu1|Add0~48_combout ;
wire \alu1|ULAout[15]~47_combout ;
wire \alu1|ULAout[15]~48_combout ;
wire \alu1|ULAout[15]~49_combout ;
wire \mux2|muxOut[15]~15_combout ;
wire \RF1|Mux48~0_combout ;
wire \RF1|Mux48~1_combout ;
wire \RF1|Mux48~2_combout ;
wire \RF1|Mux48~3_combout ;
wire \RF1|Mux48~4_combout ;
wire \RF1|Mux48~5_combout ;
wire \RF1|Mux48~6_combout ;
wire \RF1|Mux48~7_combout ;
wire \RF1|Mux48~8_combout ;
wire \RF1|Mux48~9_combout ;
wire \B|regOut[15]~feeder_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \ram1|ramOut[13]~13_combout ;
wire \ram1|ram_rtl_0_bypass[47]~feeder_combout ;
wire \mux1|muxOut[13]~13_combout ;
wire \alu1|Add0~40 ;
wire \alu1|Add0~42_combout ;
wire \alu1|ULAout[13]~41_combout ;
wire \alu1|ULAout[13]~42_combout ;
wire \alu1|ULAout[13]~43_combout ;
wire \mux2|muxOut[13]~13_combout ;
wire \RF1|Mux18~0_combout ;
wire \RF1|Mux18~1_combout ;
wire \RF1|Mux18~4_combout ;
wire \RF1|Mux18~5_combout ;
wire \RF1|Mux18~2_combout ;
wire \RF1|Mux18~3_combout ;
wire \RF1|Mux18~6_combout ;
wire \RF1|Mux18~9_combout ;
wire \alu1|Add0~43 ;
wire \alu1|Add0~45_combout ;
wire \alu1|ULAout[14]~44_combout ;
wire \alu1|ULAout[14]~45_combout ;
wire \alu1|ULAout[14]~46_combout ;
wire \D2|regOut[14]~feeder_combout ;
wire \ram1|ram~15feeder_combout ;
wire \ram1|ram~15_regout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \ram1|ramOut[14]~14_combout ;
wire \ram1|ram_rtl_0_bypass[49]~feeder_combout ;
wire \mux2|muxOut[14]~14_combout ;
wire \RF1|regS6[14]~feeder_combout ;
wire \RF1|Mux49~0_combout ;
wire \RF1|Mux49~1_combout ;
wire \RF1|Mux49~4_combout ;
wire \RF1|Mux49~5_combout ;
wire \RF1|regT2[14]~feeder_combout ;
wire \RF1|Mux49~2_combout ;
wire \RF1|Mux49~3_combout ;
wire \RF1|Mux49~6_combout ;
wire \RF1|Mux49~7_combout ;
wire \RF1|Mux49~8_combout ;
wire \RF1|Mux49~9_combout ;
wire \mux1|muxOut[14]~14_combout ;
wire \alu1|multiplier_1|register[14]~13_combout ;
wire \alu1|multiplier_1|register[13]~12_combout ;
wire \alu1|multiplier_1|register[12]~11_combout ;
wire \alu1|multiplier_1|register[11]~10_combout ;
wire \alu1|multiplier_1|register[10]~9_combout ;
wire \alu1|multiplier_1|register[9]~8_combout ;
wire \alu1|multiplier_1|register[8]~7_combout ;
wire \alu1|multiplier_1|register[7]~6_combout ;
wire \alu1|multiplier_1|register[6]~5_combout ;
wire \alu1|multiplier_1|register[5]~4_combout ;
wire \alu1|multiplier_1|register[4]~3_combout ;
wire \alu1|multiplier_1|register[3]~2_combout ;
wire \alu1|Add0~9_combout ;
wire \alu1|ULAout[2]~8_combout ;
wire \alu1|ULAout[2]~9_combout ;
wire \alu1|ULAout[2]~10_combout ;
wire \mux2|muxOut[2]~2_combout ;
wire \RF1|Mux29~7_combout ;
wire \RF1|Mux29~8_combout ;
wire \RF1|Mux29~4_combout ;
wire \RF1|Mux29~5_combout ;
wire \RF1|Mux29~2_combout ;
wire \RF1|Mux29~3_combout ;
wire \RF1|Mux29~6_combout ;
wire \RF1|Mux29~9_combout ;
wire \alu1|multiplier_1|Add0~3 ;
wire \alu1|multiplier_1|Add0~4_combout ;
wire \alu1|multiplier_1|register[18]~18_combout ;
wire \RF1|Mux14~0_combout ;
wire \RF1|Mux14~1_combout ;
wire \RF1|Mux14~4_combout ;
wire \RF1|Mux14~5_combout ;
wire \RF1|Mux14~2_combout ;
wire \RF1|Mux14~3_combout ;
wire \RF1|Mux14~6_combout ;
wire \RF1|Mux14~9_combout ;
wire \RF1|regT4[16]~feeder_combout ;
wire \RF1|Mux47~7_combout ;
wire \RF1|Mux47~8_combout ;
wire \RF1|Mux47~4_combout ;
wire \RF1|Mux47~5_combout ;
wire \RF1|regS5[16]~feeder_combout ;
wire \RF1|Mux47~2_combout ;
wire \RF1|Mux47~3_combout ;
wire \RF1|Mux47~6_combout ;
wire \RF1|Mux47~0_combout ;
wire \RF1|Mux47~1_combout ;
wire \RF1|Mux47~9_combout ;
wire \mux1|muxOut[16]~16_combout ;
wire \alu1|Add0~49 ;
wire \alu1|Add0~51_combout ;
wire \alu1|ULAout[16]~50_combout ;
wire \alu1|ULAout[16]~51_combout ;
wire \alu1|ULAout[16]~52_combout ;
wire \D2|regOut[16]~feeder_combout ;
wire \mux2|muxOut[16]~16_combout ;
wire \RF1|Mux15~7_combout ;
wire \RF1|Mux15~8_combout ;
wire \RF1|Mux15~0_combout ;
wire \RF1|Mux15~1_combout ;
wire \RF1|regS1[16]~feeder_combout ;
wire \RF1|Mux15~4_combout ;
wire \RF1|Mux15~5_combout ;
wire \RF1|Mux15~2_combout ;
wire \RF1|Mux15~3_combout ;
wire \RF1|Mux15~6_combout ;
wire \RF1|Mux15~9_combout ;
wire \alu1|Add0~52 ;
wire \alu1|Add0~54_combout ;
wire \alu1|ULAout[17]~53_combout ;
wire \alu1|ULAout[17]~54_combout ;
wire \alu1|ULAout[17]~55_combout ;
wire \mux2|muxOut[17]~17_combout ;
wire \RF1|regT7[17]~feeder_combout ;
wire \RF1|regS7[17]~feeder_combout ;
wire \RF1|Mux46~7_combout ;
wire \RF1|Mux46~8_combout ;
wire \RF1|regS6[17]~feeder_combout ;
wire \RF1|Mux46~0_combout ;
wire \RF1|Mux46~1_combout ;
wire \RF1|Mux46~4_combout ;
wire \RF1|Mux46~5_combout ;
wire \RF1|Mux46~2_combout ;
wire \RF1|Mux46~3_combout ;
wire \RF1|Mux46~6_combout ;
wire \RF1|Mux46~9_combout ;
wire \mux1|muxOut[17]~17_combout ;
wire \RF1|Mux13~0_combout ;
wire \RF1|Mux13~1_combout ;
wire \RF1|Mux13~2_combout ;
wire \RF1|Mux13~3_combout ;
wire \RF1|regS1[18]~feeder_combout ;
wire \RF1|Mux13~4_combout ;
wire \RF1|Mux13~5_combout ;
wire \RF1|Mux13~6_combout ;
wire \RF1|Mux13~9_combout ;
wire \alu1|multiplier_1|register~41_combout ;
wire \alu1|multiplier_1|register[0]~16_combout ;
wire \alu1|multiplier_1|register~37_combout ;
wire \alu1|multiplier_1|register[20]~20_combout ;
wire \alu1|multiplier_1|register~40_combout ;
wire \alu1|multiplier_1|register[19]~19_combout ;
wire \alu1|Add0~56_combout ;
wire \alu1|Add0~55 ;
wire \alu1|Add0~57_combout ;
wire \alu1|ULAout[18]~56_combout ;
wire \alu1|ULAout[18]~57_combout ;
wire \alu1|ULAout[18]~58_combout ;
wire \B|regOut[16]~feeder_combout ;
wire \B|regOut[17]~feeder_combout ;
wire \B|regOut[18]~feeder_combout ;
wire \alu1|Add0~59_combout ;
wire \alu1|Add0~58 ;
wire \alu1|Add0~60_combout ;
wire \alu1|ULAout[19]~59_combout ;
wire \RF1|Mux12~0_combout ;
wire \RF1|Mux12~1_combout ;
wire \RF1|Mux12~4_combout ;
wire \RF1|Mux12~5_combout ;
wire \RF1|Mux12~2_combout ;
wire \RF1|Mux12~3_combout ;
wire \RF1|Mux12~6_combout ;
wire \RF1|Mux12~9_combout ;
wire \alu1|ULAout[19]~60_combout ;
wire \alu1|ULAout[19]~61_combout ;
wire \ram1|ram~20feeder_combout ;
wire \ram1|ram~20_regout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a19 ;
wire \ram1|ramOut[19]~19_combout ;
wire \ram1|ram_rtl_0_bypass[59]~feeder_combout ;
wire \mux2|muxOut[19]~19_combout ;
wire \RF1|regT5[19]~feeder_combout ;
wire \RF1|Mux44~1_combout ;
wire \RF1|Mux44~4_combout ;
wire \RF1|Mux44~5_combout ;
wire \RF1|Mux44~2_combout ;
wire \RF1|Mux44~3_combout ;
wire \RF1|Mux44~6_combout ;
wire \RF1|regS7[19]~feeder_combout ;
wire \RF1|Mux44~7_combout ;
wire \RF1|Mux44~8_combout ;
wire \RF1|Mux44~9_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a18 ;
wire \ram1|ram~19feeder_combout ;
wire \ram1|ram~19_regout ;
wire \ram1|ramOut[18]~18_combout ;
wire \ram1|ram_rtl_0_bypass[57]~feeder_combout ;
wire \mux2|muxOut[18]~18_combout ;
wire \RF1|regS7[18]~feeder_combout ;
wire \RF1|Mux45~0_combout ;
wire \RF1|Mux45~1_combout ;
wire \RF1|Mux45~4_combout ;
wire \RF1|Mux45~5_combout ;
wire \RF1|Mux45~2_combout ;
wire \RF1|Mux45~3_combout ;
wire \RF1|Mux45~6_combout ;
wire \RF1|Mux45~9_combout ;
wire \mux1|muxOut[18]~18_combout ;
wire \alu1|oldULAb[18]~feeder_combout ;
wire \mux1|muxOut[19]~19_combout ;
wire \alu1|start~34_combout ;
wire \alu1|multiplier_1|done~0_combout ;
wire \alu1|multiplier_1|done~1_combout ;
wire \alu1|multiplier_1|done~regout ;
wire \alu1|start~33_combout ;
wire \alu1|start~35_combout ;
wire \alu1|multiplier_1|Add0~5 ;
wire \alu1|multiplier_1|Add0~7 ;
wire \alu1|multiplier_1|Add0~9 ;
wire \alu1|multiplier_1|Add0~11 ;
wire \alu1|multiplier_1|Add0~12_combout ;
wire \alu1|multiplier_1|register[22]~22_combout ;
wire \alu1|Add0~65_combout ;
wire \RF1|regT7[20]~feeder_combout ;
wire \RF1|regT4[20]~feeder_combout ;
wire \RF1|Mux43~7_combout ;
wire \RF1|Mux43~8_combout ;
wire \RF1|Mux43~0_combout ;
wire \RF1|Mux43~1_combout ;
wire \RF1|Mux43~4_combout ;
wire \RF1|Mux43~5_combout ;
wire \RF1|regS7[20]~feeder_combout ;
wire \RF1|Mux43~2_combout ;
wire \RF1|Mux43~3_combout ;
wire \RF1|Mux43~6_combout ;
wire \RF1|Mux43~9_combout ;
wire \B|regOut[20]~feeder_combout ;
wire \ram1|ram~21feeder_combout ;
wire \ram1|ram~21_regout ;
wire \B|regOut[21]~feeder_combout ;
wire \alu1|multiplier_1|register~49_combout ;
wire \RF1|Mux21~7_combout ;
wire \RF1|Mux21~8_combout ;
wire \RF1|Mux21~4_combout ;
wire \RF1|Mux21~5_combout ;
wire \RF1|Mux21~2_combout ;
wire \RF1|Mux21~3_combout ;
wire \RF1|Mux21~6_combout ;
wire \RF1|Mux21~9_combout ;
wire \RF1|Mux24~7_combout ;
wire \RF1|Mux24~8_combout ;
wire \RF1|regS5[7]~feeder_combout ;
wire \RF1|Mux24~0_combout ;
wire \RF1|Mux24~1_combout ;
wire \RF1|Mux24~2_combout ;
wire \RF1|Mux24~3_combout ;
wire \RF1|Mux24~4_combout ;
wire \RF1|Mux24~5_combout ;
wire \RF1|Mux24~6_combout ;
wire \RF1|Mux24~9_combout ;
wire \alu1|multiplier_1|Add0~13 ;
wire \alu1|multiplier_1|Add0~15 ;
wire \alu1|multiplier_1|Add0~17 ;
wire \alu1|multiplier_1|Add0~19 ;
wire \alu1|multiplier_1|Add0~21 ;
wire \alu1|multiplier_1|Add0~23 ;
wire \alu1|multiplier_1|Add0~24_combout ;
wire \alu1|multiplier_1|register[28]~28_combout ;
wire \alu1|multiplier_1|register~48_combout ;
wire \alu1|multiplier_1|Add0~22_combout ;
wire \alu1|multiplier_1|register[27]~27_combout ;
wire \alu1|multiplier_1|register~47_combout ;
wire \alu1|multiplier_1|Add0~20_combout ;
wire \alu1|multiplier_1|register[26]~26_combout ;
wire \alu1|multiplier_1|register~46_combout ;
wire \alu1|multiplier_1|Add0~18_combout ;
wire \alu1|multiplier_1|register[25]~25_combout ;
wire \alu1|multiplier_1|register~45_combout ;
wire \alu1|multiplier_1|Add0~16_combout ;
wire \alu1|multiplier_1|register[24]~24_combout ;
wire \alu1|multiplier_1|register~44_combout ;
wire \alu1|multiplier_1|Add0~14_combout ;
wire \alu1|multiplier_1|register[23]~23_combout ;
wire \RF1|regS6[22]~feeder_combout ;
wire \RF1|Mux9~0_combout ;
wire \RF1|Mux9~1_combout ;
wire \RF1|regS3[22]~feeder_combout ;
wire \RF1|Mux9~4_combout ;
wire \RF1|Mux9~5_combout ;
wire \RF1|regT3[22]~feeder_combout ;
wire \RF1|Mux9~2_combout ;
wire \RF1|Mux9~3_combout ;
wire \RF1|Mux9~6_combout ;
wire \RF1|Mux9~9_combout ;
wire \alu1|Add0~67 ;
wire \alu1|Add0~69_combout ;
wire \alu1|ULAout[22]~68_combout ;
wire \mux1|muxOut[22]~22_combout ;
wire \alu1|ULAout[22]~69_combout ;
wire \alu1|ULAout[22]~70_combout ;
wire \ram1|ram~23feeder_combout ;
wire \ram1|ram~23_regout ;
wire \RF1|Mux8~4_combout ;
wire \RF1|Mux8~5_combout ;
wire \RF1|Mux8~6_combout ;
wire \RF1|Mux8~0_combout ;
wire \RF1|Mux8~1_combout ;
wire \RF1|Mux8~9_combout ;
wire \alu1|Add0~70 ;
wire \alu1|Add0~72_combout ;
wire \alu1|ULAout[23]~71_combout ;
wire \alu1|ULAout[23]~72_combout ;
wire \alu1|ULAout[23]~73_combout ;
wire \ram1|ram~24_regout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a23 ;
wire \ram1|ramOut[23]~23_combout ;
wire \mux2|muxOut[23]~23_combout ;
wire \RF1|Mux40~0_combout ;
wire \RF1|Mux40~1_combout ;
wire \RF1|Mux40~2_combout ;
wire \RF1|Mux40~3_combout ;
wire \RF1|Mux40~4_combout ;
wire \RF1|Mux40~5_combout ;
wire \RF1|Mux40~6_combout ;
wire \RF1|Mux40~7_combout ;
wire \RF1|Mux40~8_combout ;
wire \RF1|Mux40~9_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a22 ;
wire \ram1|ramOut[22]~22_combout ;
wire \ram1|ram_rtl_0_bypass[65]~feeder_combout ;
wire \mux2|muxOut[22]~22_combout ;
wire \RF1|regT5[22]~feeder_combout ;
wire \RF1|Mux41~7_combout ;
wire \RF1|regT6[22]~feeder_combout ;
wire \RF1|Mux41~8_combout ;
wire \RF1|Mux41~2_combout ;
wire \RF1|Mux41~3_combout ;
wire \RF1|Mux41~4_combout ;
wire \RF1|Mux41~5_combout ;
wire \RF1|Mux41~6_combout ;
wire \RF1|Mux41~9_combout ;
wire \B|regOut[22]~feeder_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \ram1|ramOut[20]~20_combout ;
wire \ram1|ram_rtl_0_bypass[61]~feeder_combout ;
wire \mux2|muxOut[20]~20_combout ;
wire \RF1|regT5[20]~feeder_combout ;
wire \RF1|Mux11~7_combout ;
wire \RF1|Mux11~8_combout ;
wire \RF1|Mux11~0_combout ;
wire \RF1|Mux11~1_combout ;
wire \RF1|Mux11~5_combout ;
wire \RF1|Mux11~2_combout ;
wire \RF1|Mux11~3_combout ;
wire \RF1|Mux11~6_combout ;
wire \RF1|Mux11~9_combout ;
wire \alu1|Add0~61 ;
wire \alu1|Add0~64 ;
wire \alu1|Add0~66_combout ;
wire \alu1|ULAout[21]~65_combout ;
wire \mux1|muxOut[21]~21_combout ;
wire \alu1|ULAout[21]~66_combout ;
wire \alu1|ULAout[21]~67_combout ;
wire \ram1|ram~22feeder_combout ;
wire \ram1|ram~22_regout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a21 ;
wire \ram1|ramOut[21]~21_combout ;
wire \ram1|ram_rtl_0_bypass[63]~feeder_combout ;
wire \mux2|muxOut[21]~21_combout ;
wire \RF1|Mux42~7_combout ;
wire \RF1|Mux42~8_combout ;
wire \RF1|Mux42~0_combout ;
wire \RF1|Mux42~1_combout ;
wire \RF1|Mux42~5_combout ;
wire \RF1|Mux42~2_combout ;
wire \RF1|Mux42~3_combout ;
wire \RF1|Mux42~6_combout ;
wire \RF1|Mux42~9_combout ;
wire \alu1|start~36_combout ;
wire \alu1|start~37_combout ;
wire \alu1|start~38_combout ;
wire \alu1|start~39_combout ;
wire \alu1|Add0~95_combout ;
wire \ram1|ram~29feeder_combout ;
wire \ram1|ram~29_regout ;
wire \ram1|ram~30_regout ;
wire \RF1|regS4[30]~feeder_combout ;
wire \RF1|Mux33~0_combout ;
wire \RF1|Mux33~1_combout ;
wire \RF1|Mux33~4_combout ;
wire \RF1|Mux33~5_combout ;
wire \RF1|regT3[30]~feeder_combout ;
wire \RF1|Mux33~2_combout ;
wire \RF1|Mux33~3_combout ;
wire \RF1|Mux33~6_combout ;
wire \RF1|regT7[30]~feeder_combout ;
wire \RF1|Mux33~7_combout ;
wire \RF1|Mux33~8_combout ;
wire \RF1|Mux33~9_combout ;
wire \B|regOut[31]~feeder_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a29 ;
wire \ram1|ramOut[29]~29_combout ;
wire \alu1|multiplier_1|register~51_combout ;
wire \alu1|multiplier_1|Add0~25 ;
wire \alu1|multiplier_1|Add0~27 ;
wire \alu1|multiplier_1|Add0~28_combout ;
wire \alu1|multiplier_1|register[30]~30_combout ;
wire \alu1|multiplier_1|produto[29]~feeder_combout ;
wire \RF1|Mux2~7_combout ;
wire \RF1|Mux2~8_combout ;
wire \RF1|regT6[29]~feeder_combout ;
wire \RF1|Mux2~0_combout ;
wire \RF1|Mux2~1_combout ;
wire \RF1|Mux2~4_combout ;
wire \RF1|Mux2~5_combout ;
wire \RF1|Mux2~2_combout ;
wire \RF1|Mux2~3_combout ;
wire \RF1|Mux2~6_combout ;
wire \RF1|Mux2~9_combout ;
wire \alu1|Add0~86_combout ;
wire \ram1|ram~28_regout ;
wire \RF1|Mux7~7_combout ;
wire \RF1|Mux7~8_combout ;
wire \RF1|Mux7~0_combout ;
wire \RF1|Mux7~1_combout ;
wire \RF1|Mux7~4_combout ;
wire \RF1|Mux7~5_combout ;
wire \RF1|Mux7~2_combout ;
wire \RF1|Mux7~3_combout ;
wire \RF1|Mux7~6_combout ;
wire \RF1|Mux7~9_combout ;
wire \alu1|Add0~73 ;
wire \alu1|Add0~75_combout ;
wire \alu1|ULAout[24]~74_combout ;
wire \mux1|muxOut[24]~24_combout ;
wire \alu1|ULAout[24]~75_combout ;
wire \alu1|ULAout[24]~76_combout ;
wire \ram1|ram~25feeder_combout ;
wire \ram1|ram~25_regout ;
wire \ram1|ram~26feeder_combout ;
wire \ram1|ram~26_regout ;
wire \ram1|ram~27feeder_combout ;
wire \ram1|ram~27_regout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a26 ;
wire \ram1|ramOut[26]~26_combout ;
wire \ram1|ram_rtl_0_bypass[73]~feeder_combout ;
wire \alu1|Add0~80_combout ;
wire \RF1|regT3[25]~feeder_combout ;
wire \RF1|Mux6~7_combout ;
wire \RF1|Mux6~8_combout ;
wire \RF1|Mux6~4_combout ;
wire \RF1|Mux6~5_combout ;
wire \RF1|Mux6~2_combout ;
wire \RF1|Mux6~3_combout ;
wire \RF1|Mux6~6_combout ;
wire \RF1|Mux6~9_combout ;
wire \alu1|Add0~76 ;
wire \alu1|Add0~79 ;
wire \alu1|Add0~81_combout ;
wire \alu1|ULAout[26]~80_combout ;
wire \mux1|muxOut[26]~26_combout ;
wire \alu1|ULAout[26]~81_combout ;
wire \alu1|ULAout[26]~82_combout ;
wire \mux2|muxOut[26]~26_combout ;
wire \RF1|Mux37~7_combout ;
wire \RF1|Mux37~8_combout ;
wire \RF1|Mux37~2_combout ;
wire \RF1|Mux37~3_combout ;
wire \RF1|Mux37~4_combout ;
wire \RF1|Mux37~5_combout ;
wire \RF1|Mux37~6_combout ;
wire \RF1|Mux37~0_combout ;
wire \RF1|Mux37~1_combout ;
wire \RF1|Mux37~9_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a25 ;
wire \ram1|ramOut[25]~25_combout ;
wire \mux2|muxOut[25]~25_combout ;
wire \RF1|Mux38~7_combout ;
wire \RF1|Mux38~8_combout ;
wire \RF1|Mux38~2_combout ;
wire \RF1|Mux38~3_combout ;
wire \RF1|Mux38~4_combout ;
wire \RF1|Mux38~5_combout ;
wire \RF1|Mux38~6_combout ;
wire \RF1|Mux38~9_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \ram1|ramOut[24]~24_combout ;
wire \ram1|ram_rtl_0_bypass[69]~feeder_combout ;
wire \mux2|muxOut[24]~24_combout ;
wire \RF1|Mux39~4_combout ;
wire \RF1|Mux39~5_combout ;
wire \RF1|regS4[24]~feeder_combout ;
wire \RF1|Mux39~2_combout ;
wire \RF1|Mux39~3_combout ;
wire \RF1|Mux39~6_combout ;
wire \RF1|regT6[24]~feeder_combout ;
wire \RF1|Mux39~7_combout ;
wire \RF1|Mux39~8_combout ;
wire \RF1|Mux39~9_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a27 ;
wire \ram1|ramOut[27]~27_combout ;
wire \mux2|muxOut[27]~27_combout ;
wire \RF1|regS5[27]~feeder_combout ;
wire \RF1|regS1[27]~feeder_combout ;
wire \RF1|Mux36~0_combout ;
wire \RF1|Mux36~1_combout ;
wire \RF1|Mux36~4_combout ;
wire \RF1|Mux36~5_combout ;
wire \RF1|regT2[27]~feeder_combout ;
wire \RF1|Mux36~2_combout ;
wire \RF1|Mux36~3_combout ;
wire \RF1|Mux36~6_combout ;
wire \RF1|regS3[27]~feeder_combout ;
wire \RF1|Mux36~7_combout ;
wire \RF1|Mux36~8_combout ;
wire \RF1|Mux36~9_combout ;
wire \alu1|Add0~83_combout ;
wire \alu1|Add0~82 ;
wire \alu1|Add0~85 ;
wire \alu1|Add0~88 ;
wire \alu1|Add0~90_combout ;
wire \alu1|ULAout[29]~89_combout ;
wire \mux1|muxOut[29]~29_combout ;
wire \alu1|ULAout[29]~90_combout ;
wire \alu1|ULAout[29]~91_combout ;
wire \mux2|muxOut[29]~29_combout ;
wire \RF1|regT7[29]~feeder_combout ;
wire \RF1|Mux34~7_combout ;
wire \RF1|Mux34~8_combout ;
wire \RF1|Mux34~4_combout ;
wire \RF1|Mux34~5_combout ;
wire \RF1|Mux34~2_combout ;
wire \RF1|Mux34~3_combout ;
wire \RF1|Mux34~6_combout ;
wire \RF1|Mux34~0_combout ;
wire \RF1|Mux34~1_combout ;
wire \RF1|Mux34~9_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \ram1|ramOut[28]~28_combout ;
wire \ram1|ram_rtl_0_bypass[77]~feeder_combout ;
wire \mux2|muxOut[28]~28_combout ;
wire \RF1|regT3[28]~feeder_combout ;
wire \RF1|Mux35~1_combout ;
wire \RF1|regS5[28]~feeder_combout ;
wire \RF1|Mux35~2_combout ;
wire \RF1|Mux35~3_combout ;
wire \RF1|regS3[28]~feeder_combout ;
wire \RF1|Mux35~4_combout ;
wire \RF1|Mux35~5_combout ;
wire \RF1|Mux35~6_combout ;
wire \RF1|Mux35~9_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a30 ;
wire \ram1|ramOut[30]~30_combout ;
wire \alu1|Add0~91 ;
wire \alu1|Add0~93_combout ;
wire \alu1|multiplier_1|register~52_combout ;
wire \alu1|multiplier_1|Add0~29 ;
wire \alu1|multiplier_1|Add0~30_combout ;
wire \alu1|multiplier_1|register[31]~31_combout ;
wire \alu1|multiplier_1|produto[30]~feeder_combout ;
wire \alu1|ULAout[30]~92_combout ;
wire \alu1|ULAout[30]~93_combout ;
wire \alu1|ULAout[30]~94_combout ;
wire \mux2|muxOut[30]~30_combout ;
wire \RF1|Mux1~0_combout ;
wire \RF1|Mux1~1_combout ;
wire \RF1|Mux1~4_combout ;
wire \RF1|Mux1~5_combout ;
wire \RF1|Mux1~2_combout ;
wire \RF1|Mux1~3_combout ;
wire \RF1|Mux1~6_combout ;
wire \RF1|Mux1~9_combout ;
wire \alu1|Add0~94 ;
wire \alu1|Add0~96_combout ;
wire \alu1|multiplier_1|Add0~31 ;
wire \alu1|multiplier_1|Add0~32_combout ;
wire \alu1|multiplier_1|register~53_combout ;
wire \alu1|multiplier_1|register~54_combout ;
wire \alu1|ULAout[31]~95_combout ;
wire \RF1|regT6[31]~feeder_combout ;
wire \RF1|Mux0~2_combout ;
wire \RF1|Mux0~3_combout ;
wire \RF1|Mux0~4_combout ;
wire \RF1|Mux0~5_combout ;
wire \RF1|Mux0~6_combout ;
wire \RF1|Mux0~0_combout ;
wire \RF1|Mux0~1_combout ;
wire \RF1|Mux0~9_combout ;
wire \alu1|ULAout[31]~96_combout ;
wire \alu1|ULAout[31]~97_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a31 ;
wire \ram1|ramOut[31]~31_combout ;
wire \ram1|ram_rtl_0_bypass[83]~feeder_combout ;
wire \mux2|muxOut[31]~31_combout ;
wire \RF1|Mux32~7_combout ;
wire \RF1|Mux32~8_combout ;
wire \RF1|Mux32~3_combout ;
wire \RF1|Mux32~4_combout ;
wire \RF1|Mux32~5_combout ;
wire \RF1|Mux32~6_combout ;
wire \RF1|Mux32~9_combout ;
wire \mux1|muxOut[31]~31_combout ;
wire \alu1|oldULAb[31]~feeder_combout ;
wire \mux1|muxOut[30]~30_combout ;
wire \alu1|start~43_combout ;
wire \mux1|muxOut[28]~28_combout ;
wire \alu1|start~42_combout ;
wire \mux1|muxOut[27]~27_combout ;
wire \alu1|oldULAb[27]~feeder_combout ;
wire \alu1|start~41_combout ;
wire \alu1|start~44_combout ;
wire \alu1|start~45_combout ;
wire \alu1|start~46_combout ;
wire \alu1|start~regout ;
wire \alu1|multiplier_1|Equal1~1_combout ;
wire \alu1|multiplier_1|estado~0_combout ;
wire \alu1|multiplier_1|estado~1_combout ;
wire \alu1|multiplier_1|Equal1~0_combout ;
wire \alu1|multiplier_1|register[1]~0_combout ;
wire \alu1|Add0~3_combout ;
wire \alu1|ULAout[0]~2_combout ;
wire \alu1|ULAout[0]~3_combout ;
wire \alu1|ULAout[0]~4_combout ;
wire \ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ram1|ramOut[0]~0_combout ;
wire \ram1|ram_rtl_0_bypass[21]~feeder_combout ;
wire \mux2|muxOut[0]~0_combout ;
wire \alu1|multiplier_1|Add0~10_combout ;
wire \alu1|multiplier_1|register[21]~21_combout ;
wire \alu1|ULAout[20]~62_combout ;
wire \alu1|ULAout[20]~63_combout ;
wire \alu1|ULAout[20]~64_combout ;
wire \alu1|Add0~78_combout ;
wire \alu1|ULAout[25]~77_combout ;
wire \alu1|ULAout[25]~78_combout ;
wire \alu1|ULAout[25]~79_combout ;
wire \alu1|Add0~84_combout ;
wire \alu1|multiplier_1|produto[27]~feeder_combout ;
wire \alu1|ULAout[27]~83_combout ;
wire \alu1|ULAout[27]~84_combout ;
wire \alu1|ULAout[27]~85_combout ;
wire \alu1|Add0~87_combout ;
wire \alu1|multiplier_1|register~50_combout ;
wire \alu1|multiplier_1|Add0~26_combout ;
wire \alu1|multiplier_1|register[29]~29_combout ;
wire \alu1|multiplier_1|produto[28]~feeder_combout ;
wire \alu1|ULAout[28]~86_combout ;
wire \RF1|regT7[28]~feeder_combout ;
wire \RF1|Mux3~7_combout ;
wire \RF1|Mux3~8_combout ;
wire \RF1|Mux3~0_combout ;
wire \RF1|Mux3~1_combout ;
wire \RF1|Mux3~4_combout ;
wire \RF1|Mux3~5_combout ;
wire \RF1|Mux3~2_combout ;
wire \RF1|Mux3~3_combout ;
wire \RF1|Mux3~6_combout ;
wire \RF1|Mux3~9_combout ;
wire \alu1|ULAout[28]~87_combout ;
wire \alu1|ULAout[28]~88_combout ;
wire \RF1|Mux20~7_combout ;
wire \RF1|Mux20~8_combout ;
wire \RF1|Mux20~4_combout ;
wire \RF1|Mux20~5_combout ;
wire \RF1|Mux20~2_combout ;
wire \RF1|Mux20~3_combout ;
wire \RF1|Mux20~6_combout ;
wire \RF1|Mux20~9_combout ;
wire \RF1|Mux10~2_combout ;
wire \RF1|Mux10~3_combout ;
wire \RF1|Mux10~4_combout ;
wire \RF1|Mux10~5_combout ;
wire \RF1|Mux10~6_combout ;
wire \RF1|Mux10~7_combout ;
wire \RF1|Mux10~8_combout ;
wire \RF1|Mux10~9_combout ;
wire \RF1|Mux5~0_combout ;
wire \RF1|Mux5~1_combout ;
wire \RF1|Mux5~2_combout ;
wire \RF1|Mux5~3_combout ;
wire \RF1|Mux5~4_combout ;
wire \RF1|Mux5~5_combout ;
wire \RF1|Mux5~6_combout ;
wire \RF1|Mux5~9_combout ;
wire \RF1|Mux4~7_combout ;
wire \RF1|Mux4~8_combout ;
wire \RF1|Mux4~5_combout ;
wire \RF1|Mux4~2_combout ;
wire \RF1|Mux4~3_combout ;
wire \RF1|Mux4~6_combout ;
wire \RF1|Mux4~0_combout ;
wire \RF1|Mux4~1_combout ;
wire \RF1|Mux4~9_combout ;
wire \mux1|muxOut[20]~20_combout ;
wire \mux1|muxOut[23]~23_combout ;
wire \mux1|muxOut[25]~25_combout ;
wire \imm|regOut[15]~feeder_combout ;
wire \ctrR1|regOut[12]~feeder_combout ;
wire \ctrR1|regOut[13]~feeder_combout ;
wire \ctrR1|regOut[14]~feeder_combout ;
wire \ctrR1|regOut[15]~feeder_combout ;
wire \ctrR1|regOut[16]~feeder_combout ;
wire \ctrR2|regOut[0]~feeder_combout ;
wire \ctrR3|regOut[0]~feeder_combout ;
wire \ctrR2|regOut[1]~feeder_combout ;
wire \ctrR3|regOut[1]~feeder_combout ;
wire \ctrR3|regOut[5]~feeder_combout ;
wire \ctrR3|regOut[12]~feeder_combout ;
wire \ctrR2|regOut[13]~feeder_combout ;
wire \ctrR3|regOut[13]~feeder_combout ;
wire \ctrR2|regOut[14]~feeder_combout ;
wire \ctrR3|regOut[14]~feeder_combout ;
wire \ctrR2|regOut[15]~feeder_combout ;
wire \ctrR2|regOut[16]~feeder_combout ;
wire \ctrR3|regOut[16]~feeder_combout ;
wire [31:0] \ram1|ramOut ;
wire [31:0] \ctrR3|regOut ;
wire [31:0] \RF1|regT7 ;
wire [31:0] \RF1|regT1 ;
wire [31:0] \ctrR1|regOut ;
wire [31:0] \RF1|regT6 ;
wire [31:0] \RF1|regT0 ;
wire [31:0] \RF1|regsOutB ;
wire [31:0] \alu1|multiplier_1|estado ;
wire [31:0] \RF1|regS3 ;
wire [31:0] \alu1|oldULAa ;
wire [31:0] \RF1|regT5 ;
wire [31:0] \RF1|regT4 ;
wire [31:0] \alu1|oldULAb ;
wire [31:0] \RF1|regS0 ;
wire [31:0] \RF1|regS5 ;
wire [9:0] \pc1|PCAdress ;
wire [31:0] \RF1|regT2 ;
wire [31:0] \RF1|regS4 ;
wire [31:0] \D2|regOut ;
wire [31:0] \RF1|regS1 ;
wire [31:0] \RF1|regS7 ;
wire [31:0] \RF1|regS2 ;
wire [31:0] \RF1|regsOutA ;
wire [32:0] \alu1|multiplier_1|register ;
wire [31:0] \RF1|regT3 ;
wire [31:0] \ctr1|readyData ;
wire [31:0] \RF1|regS6 ;
wire [31:0] \alu1|multiplier_1|produto ;
wire [31:0] \alu1|multiplier_1|count ;
wire [0:84] \ram1|ram_rtl_0_bypass ;
wire [31:0] \imm|regOut ;
wire [31:0] \D1|regOut ;
wire [31:0] \B|regOut ;
wire [31:0] \ctrR2|regOut ;

wire [3:0] \rom1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \rom1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [3:0] \rom1|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [3:0] \rom1|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [3:0] \rom1|rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [3:0] \rom1|rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \rom1|rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [3:0] \rom1|rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \rom1|rom_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [3:0] \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \ram1|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \ram1|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [3:0] \ram1|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [3:0] \ram1|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [3:0] \ram1|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [3:0] \ram1|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [3:0] \ram1|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;

assign \rom1|rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \rom1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a1  = \rom1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a2  = \rom1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a3  = \rom1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \rom1|rom_rtl_0|auto_generated|ram_block1a4~portadataout  = \rom1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a5  = \rom1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a6  = \rom1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a7  = \rom1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];

assign \rom1|rom_rtl_0|auto_generated|ram_block1a8~portadataout  = \rom1|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a9  = \rom1|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a10  = \rom1|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a11  = \rom1|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];

assign \rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  = \rom1|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a13  = \rom1|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a14  = \rom1|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a15  = \rom1|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];

assign \rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  = \rom1|rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a17  = \rom1|rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a18  = \rom1|rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a19  = \rom1|rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];

assign \rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout  = \rom1|rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a21  = \rom1|rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a22  = \rom1|rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [2];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a23  = \rom1|rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [3];

assign \rom1|rom_rtl_0|auto_generated|ram_block1a24~portadataout  = \rom1|rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a25  = \rom1|rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \rom1|rom_rtl_0|auto_generated|ram_block1a26~portadataout  = \rom1|rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a27  = \rom1|rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a28  = \rom1|rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [2];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a29  = \rom1|rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [3];

assign \rom1|rom_rtl_0|auto_generated|ram_block1a30~portadataout  = \rom1|rom_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \rom1|rom_rtl_0|auto_generated|ram_block1a31  = \rom1|rom_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a1  = \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a2  = \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a3  = \ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \ram1|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \ram1|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a5  = \ram1|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a6  = \ram1|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a7  = \ram1|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \ram1|ram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \ram1|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a9  = \ram1|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a10  = \ram1|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a11  = \ram1|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];

assign \ram1|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \ram1|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a13  = \ram1|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a14  = \ram1|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [2];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a15  = \ram1|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [3];

assign \ram1|ram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \ram1|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a17  = \ram1|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a18  = \ram1|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [2];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a19  = \ram1|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [3];

assign \ram1|ram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \ram1|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a21  = \ram1|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a22  = \ram1|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [2];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a23  = \ram1|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [3];

assign \ram1|ram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \ram1|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a25  = \ram1|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [1];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a26  = \ram1|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [2];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a27  = \ram1|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [3];

assign \ram1|ram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \ram1|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a29  = \ram1|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a30  = \ram1|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [2];
assign \ram1|ram_rtl_0|auto_generated|ram_block1a31  = \ram1|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [3];

// Location: LCFF_X18_Y20_N27
cycloneii_lcell_ff \ram1|ramOut[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[2]~2_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [2]));

// Location: LCFF_X16_Y19_N1
cycloneii_lcell_ff \ram1|ramOut[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[7]~7_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [35]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [7]));

// Location: LCFF_X15_Y18_N13
cycloneii_lcell_ff \ram1|ramOut[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[11]~11_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [43]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [11]));

// Location: LCFF_X15_Y18_N27
cycloneii_lcell_ff \ram1|ramOut[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[12]~12_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [45]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [12]));

// Location: LCFF_X18_Y19_N7
cycloneii_lcell_ff \ram1|ramOut[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[16]~16_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [53]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [16]));

// Location: LCFF_X18_Y19_N17
cycloneii_lcell_ff \ram1|ramOut[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[17]~17_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [55]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [17]));

// Location: LCCOMB_X16_Y14_N8
cycloneii_lcell_comb \alu1|Add0~36 (
// Equation(s):
// \alu1|Add0~36_combout  = ((\RF1|regsOutA [11] $ (\alu1|Add0~35_combout  $ (!\alu1|Add0~34 )))) # (GND)
// \alu1|Add0~37  = CARRY((\RF1|regsOutA [11] & ((\alu1|Add0~35_combout ) # (!\alu1|Add0~34 ))) # (!\RF1|regsOutA [11] & (\alu1|Add0~35_combout  & !\alu1|Add0~34 )))

	.dataa(\RF1|regsOutA [11]),
	.datab(\alu1|Add0~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~34 ),
	.combout(\alu1|Add0~36_combout ),
	.cout(\alu1|Add0~37 ));
// synopsys translate_off
defparam \alu1|Add0~36 .lut_mask = 16'h698E;
defparam \alu1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneii_lcell_comb \alu1|Add0~63 (
// Equation(s):
// \alu1|Add0~63_combout  = (\alu1|Add0~62_combout  & ((\RF1|regsOutA [20] & (\alu1|Add0~61  & VCC)) # (!\RF1|regsOutA [20] & (!\alu1|Add0~61 )))) # (!\alu1|Add0~62_combout  & ((\RF1|regsOutA [20] & (!\alu1|Add0~61 )) # (!\RF1|regsOutA [20] & ((\alu1|Add0~61 
// ) # (GND)))))
// \alu1|Add0~64  = CARRY((\alu1|Add0~62_combout  & (!\RF1|regsOutA [20] & !\alu1|Add0~61 )) # (!\alu1|Add0~62_combout  & ((!\alu1|Add0~61 ) # (!\RF1|regsOutA [20]))))

	.dataa(\alu1|Add0~62_combout ),
	.datab(\RF1|regsOutA [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~61 ),
	.combout(\alu1|Add0~63_combout ),
	.cout(\alu1|Add0~64 ));
// synopsys translate_off
defparam \alu1|Add0~63 .lut_mask = 16'h9617;
defparam \alu1|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X17_Y20
cycloneii_ram_block \ram1|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(!\ctrR2|regOut [3]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B|regOut [3],\B|regOut [2],\B|regOut [1],\B|regOut [0]}),
	.portaaddr({\D1|regOut [9],\D1|regOut [8],\D1|regOut [7],\D1|regOut [6],\D1|regOut [5],\D1|regOut [4],\D1|regOut [3],\D1|regOut [2],\D1|regOut [1],\D1|regOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu1|ULAout[9]~31_combout ,\alu1|ULAout[8]~28_combout ,\alu1|ULAout[7]~25_combout ,\alu1|ULAout[6]~22_combout ,\alu1|ULAout[5]~19_combout ,\alu1|ULAout[4]~16_combout ,\alu1|ULAout[3]~13_combout ,\alu1|ULAout[2]~10_combout ,\alu1|ULAout[1]~7_combout ,
\alu1|ULAout[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ALTSYNCRAM";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000;
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneii_lcell_comb \ram1|ramOut[2]~2 (
// Equation(s):
// \ram1|ramOut[2]~2_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a2 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~3_regout ))

	.dataa(\ram1|ram~3_regout ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\ram1|ramOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[2]~2 .lut_mask = 16'hEE22;
defparam \ram1|ramOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y16
cycloneii_ram_block \ram1|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(!\ctrR2|regOut [3]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B|regOut [7],\B|regOut [6],\B|regOut [5],\B|regOut [4]}),
	.portaaddr({\D1|regOut [9],\D1|regOut [8],\D1|regOut [7],\D1|regOut [6],\D1|regOut [5],\D1|regOut [4],\D1|regOut [3],\D1|regOut [2],\D1|regOut [1],\D1|regOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu1|ULAout[9]~31_combout ,\alu1|ULAout[8]~28_combout ,\alu1|ULAout[7]~25_combout ,\alu1|ULAout[6]~22_combout ,\alu1|ULAout[5]~19_combout ,\alu1|ULAout[4]~16_combout ,\alu1|ULAout[3]~13_combout ,\alu1|ULAout[2]~10_combout ,\alu1|ULAout[1]~7_combout ,
\alu1|ULAout[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram1|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ALTSYNCRAM";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BDAD0;
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneii_lcell_comb \ram1|ramOut[7]~7 (
// Equation(s):
// \ram1|ramOut[7]~7_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a7 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~8_regout ))

	.dataa(\ram1|ram~8_regout ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ram1|ramOut[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[7]~7 .lut_mask = 16'hEE22;
defparam \ram1|ramOut[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y18
cycloneii_ram_block \ram1|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(!\ctrR2|regOut [3]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B|regOut [11],\B|regOut [10],\B|regOut [9],\B|regOut [8]}),
	.portaaddr({\D1|regOut [9],\D1|regOut [8],\D1|regOut [7],\D1|regOut [6],\D1|regOut [5],\D1|regOut [4],\D1|regOut [3],\D1|regOut [2],\D1|regOut [1],\D1|regOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu1|ULAout[9]~31_combout ,\alu1|ULAout[8]~28_combout ,\alu1|ULAout[7]~25_combout ,\alu1|ULAout[6]~22_combout ,\alu1|ULAout[5]~19_combout ,\alu1|ULAout[4]~16_combout ,\alu1|ULAout[3]~13_combout ,\alu1|ULAout[2]~10_combout ,\alu1|ULAout[1]~7_combout ,
\alu1|ULAout[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram1|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ALTSYNCRAM";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B7F70;
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneii_lcell_comb \ram1|ramOut[11]~11 (
// Equation(s):
// \ram1|ramOut[11]~11_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a11 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~12_regout ))

	.dataa(\ram1|ram~12_regout ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\ram1|ramOut[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[11]~11 .lut_mask = 16'hEE22;
defparam \ram1|ramOut[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y17
cycloneii_ram_block \ram1|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(!\ctrR2|regOut [3]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B|regOut [15],\B|regOut [14],\B|regOut [13],\B|regOut [12]}),
	.portaaddr({\D1|regOut [9],\D1|regOut [8],\D1|regOut [7],\D1|regOut [6],\D1|regOut [5],\D1|regOut [4],\D1|regOut [3],\D1|regOut [2],\D1|regOut [1],\D1|regOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu1|ULAout[9]~31_combout ,\alu1|ULAout[8]~28_combout ,\alu1|ULAout[7]~25_combout ,\alu1|ULAout[6]~22_combout ,\alu1|ULAout[5]~19_combout ,\alu1|ULAout[4]~16_combout ,\alu1|ULAout[3]~13_combout ,\alu1|ULAout[2]~10_combout ,\alu1|ULAout[1]~7_combout ,
\alu1|ULAout[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram1|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ALTSYNCRAM";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
cycloneii_lcell_comb \ram1|ramOut[12]~12 (
// Equation(s):
// \ram1|ramOut[12]~12_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ))) # (!\ram1|ram~0_regout  & (\ram1|ram~13_regout ))

	.dataa(\ram1|ram~13_regout ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\ram1|ramOut[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[12]~12 .lut_mask = 16'hEE22;
defparam \ram1|ramOut[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y15
cycloneii_ram_block \ram1|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(!\ctrR2|regOut [3]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B|regOut [19],\B|regOut [18],\B|regOut [17],\B|regOut [16]}),
	.portaaddr({\D1|regOut [9],\D1|regOut [8],\D1|regOut [7],\D1|regOut [6],\D1|regOut [5],\D1|regOut [4],\D1|regOut [3],\D1|regOut [2],\D1|regOut [1],\D1|regOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu1|ULAout[9]~31_combout ,\alu1|ULAout[8]~28_combout ,\alu1|ULAout[7]~25_combout ,\alu1|ULAout[6]~22_combout ,\alu1|ULAout[5]~19_combout ,\alu1|ULAout[4]~16_combout ,\alu1|ULAout[3]~13_combout ,\alu1|ULAout[2]~10_combout ,\alu1|ULAout[1]~7_combout ,
\alu1|ULAout[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram1|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ALTSYNCRAM";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneii_lcell_comb \ram1|ramOut[16]~16 (
// Equation(s):
// \ram1|ramOut[16]~16_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ))) # (!\ram1|ram~0_regout  & (\ram1|ram~17_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~17_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\ram1|ramOut[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[16]~16 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneii_lcell_comb \ram1|ramOut[17]~17 (
// Equation(s):
// \ram1|ramOut[17]~17_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a17 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~18_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~18_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\ram1|ramOut[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[17]~17 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneii_lcell_comb \alu1|multiplier_1|Add1~2 (
// Equation(s):
// \alu1|multiplier_1|Add1~2_combout  = (\alu1|multiplier_1|Add1~1  & (((\alu1|multiplier_1|Equal1~0_combout )) # (!\alu1|multiplier_1|count [1]))) # (!\alu1|multiplier_1|Add1~1  & (((\alu1|multiplier_1|count [1] & !\alu1|multiplier_1|Equal1~0_combout )) # 
// (GND)))
// \alu1|multiplier_1|Add1~3  = CARRY(((\alu1|multiplier_1|Equal1~0_combout ) # (!\alu1|multiplier_1|Add1~1 )) # (!\alu1|multiplier_1|count [1]))

	.dataa(\alu1|multiplier_1|count [1]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~1 ),
	.combout(\alu1|multiplier_1|Add1~2_combout ),
	.cout(\alu1|multiplier_1|Add1~3 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~2 .lut_mask = 16'hD2DF;
defparam \alu1|multiplier_1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneii_lcell_comb \alu1|multiplier_1|Add1~8 (
// Equation(s):
// \alu1|multiplier_1|Add1~8_combout  = (\alu1|multiplier_1|Add1~7  & (\alu1|multiplier_1|count [4] & (!\alu1|multiplier_1|Equal1~0_combout  & VCC))) # (!\alu1|multiplier_1|Add1~7  & ((((\alu1|multiplier_1|count [4] & !\alu1|multiplier_1|Equal1~0_combout 
// )))))
// \alu1|multiplier_1|Add1~9  = CARRY((\alu1|multiplier_1|count [4] & (!\alu1|multiplier_1|Equal1~0_combout  & !\alu1|multiplier_1|Add1~7 )))

	.dataa(\alu1|multiplier_1|count [4]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~7 ),
	.combout(\alu1|multiplier_1|Add1~8_combout ),
	.cout(\alu1|multiplier_1|Add1~9 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~8 .lut_mask = 16'h2D02;
defparam \alu1|multiplier_1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneii_lcell_comb \alu1|multiplier_1|Add1~16 (
// Equation(s):
// \alu1|multiplier_1|Add1~16_combout  = (\alu1|multiplier_1|Add1~15  & (\alu1|multiplier_1|count [8] & (!\alu1|multiplier_1|Equal1~0_combout  & VCC))) # (!\alu1|multiplier_1|Add1~15  & ((((\alu1|multiplier_1|count [8] & !\alu1|multiplier_1|Equal1~0_combout 
// )))))
// \alu1|multiplier_1|Add1~17  = CARRY((\alu1|multiplier_1|count [8] & (!\alu1|multiplier_1|Equal1~0_combout  & !\alu1|multiplier_1|Add1~15 )))

	.dataa(\alu1|multiplier_1|count [8]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~15 ),
	.combout(\alu1|multiplier_1|Add1~16_combout ),
	.cout(\alu1|multiplier_1|Add1~17 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~16 .lut_mask = 16'h2D02;
defparam \alu1|multiplier_1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneii_lcell_comb \alu1|multiplier_1|Add1~48 (
// Equation(s):
// \alu1|multiplier_1|Add1~48_combout  = (\alu1|multiplier_1|Add1~47  & (\alu1|multiplier_1|count [24] & (!\alu1|multiplier_1|Equal1~0_combout  & VCC))) # (!\alu1|multiplier_1|Add1~47  & ((((\alu1|multiplier_1|count [24] & 
// !\alu1|multiplier_1|Equal1~0_combout )))))
// \alu1|multiplier_1|Add1~49  = CARRY((\alu1|multiplier_1|count [24] & (!\alu1|multiplier_1|Equal1~0_combout  & !\alu1|multiplier_1|Add1~47 )))

	.dataa(\alu1|multiplier_1|count [24]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~47 ),
	.combout(\alu1|multiplier_1|Add1~48_combout ),
	.cout(\alu1|multiplier_1|Add1~49 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~48 .lut_mask = 16'h2D02;
defparam \alu1|multiplier_1|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneii_lcell_comb \alu1|multiplier_1|Add1~56 (
// Equation(s):
// \alu1|multiplier_1|Add1~56_combout  = (\alu1|multiplier_1|Add1~55  & (\alu1|multiplier_1|count [28] & (!\alu1|multiplier_1|Equal1~0_combout  & VCC))) # (!\alu1|multiplier_1|Add1~55  & ((((\alu1|multiplier_1|count [28] & 
// !\alu1|multiplier_1|Equal1~0_combout )))))
// \alu1|multiplier_1|Add1~57  = CARRY((\alu1|multiplier_1|count [28] & (!\alu1|multiplier_1|Equal1~0_combout  & !\alu1|multiplier_1|Add1~55 )))

	.dataa(\alu1|multiplier_1|count [28]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~55 ),
	.combout(\alu1|multiplier_1|Add1~56_combout ),
	.cout(\alu1|multiplier_1|Add1~57 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~56 .lut_mask = 16'h2D02;
defparam \alu1|multiplier_1|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y17_N7
cycloneii_lcell_ff \alu1|multiplier_1|register[18] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[18]~18_combout ),
	.sdata(\alu1|multiplier_1|register[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [18]));

// Location: LCCOMB_X21_Y17_N22
cycloneii_lcell_comb \alu1|multiplier_1|Add0~6 (
// Equation(s):
// \alu1|multiplier_1|Add0~6_combout  = (\RF1|regsOutA [3] & ((\alu1|multiplier_1|register~40_combout  & (\alu1|multiplier_1|Add0~5  & VCC)) # (!\alu1|multiplier_1|register~40_combout  & (!\alu1|multiplier_1|Add0~5 )))) # (!\RF1|regsOutA [3] & 
// ((\alu1|multiplier_1|register~40_combout  & (!\alu1|multiplier_1|Add0~5 )) # (!\alu1|multiplier_1|register~40_combout  & ((\alu1|multiplier_1|Add0~5 ) # (GND)))))
// \alu1|multiplier_1|Add0~7  = CARRY((\RF1|regsOutA [3] & (!\alu1|multiplier_1|register~40_combout  & !\alu1|multiplier_1|Add0~5 )) # (!\RF1|regsOutA [3] & ((!\alu1|multiplier_1|Add0~5 ) # (!\alu1|multiplier_1|register~40_combout ))))

	.dataa(\RF1|regsOutA [3]),
	.datab(\alu1|multiplier_1|register~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~5 ),
	.combout(\alu1|multiplier_1|Add0~6_combout ),
	.cout(\alu1|multiplier_1|Add0~7 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~6 .lut_mask = 16'h9617;
defparam \alu1|multiplier_1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y17_N7
cycloneii_lcell_ff \alu1|multiplier_1|register[20] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[20]~20_combout ),
	.sdata(\alu1|multiplier_1|register[21]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [20]));

// Location: LCCOMB_X21_Y17_N24
cycloneii_lcell_comb \alu1|multiplier_1|Add0~8 (
// Equation(s):
// \alu1|multiplier_1|Add0~8_combout  = ((\RF1|regsOutA [4] $ (\alu1|multiplier_1|register~41_combout  $ (!\alu1|multiplier_1|Add0~7 )))) # (GND)
// \alu1|multiplier_1|Add0~9  = CARRY((\RF1|regsOutA [4] & ((\alu1|multiplier_1|register~41_combout ) # (!\alu1|multiplier_1|Add0~7 ))) # (!\RF1|regsOutA [4] & (\alu1|multiplier_1|register~41_combout  & !\alu1|multiplier_1|Add0~7 )))

	.dataa(\RF1|regsOutA [4]),
	.datab(\alu1|multiplier_1|register~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~7 ),
	.combout(\alu1|multiplier_1|Add0~8_combout ),
	.cout(\alu1|multiplier_1|Add0~9 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~8 .lut_mask = 16'h698E;
defparam \alu1|multiplier_1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y17_N9
cycloneii_lcell_ff \alu1|multiplier_1|register[21] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[21]~21_combout ),
	.sdata(\alu1|multiplier_1|register[22]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [21]));

// Location: LCFF_X21_Y17_N15
cycloneii_lcell_ff \alu1|multiplier_1|register[22] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[22]~22_combout ),
	.sdata(\alu1|multiplier_1|register[23]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [22]));

// Location: LCFF_X19_Y17_N31
cycloneii_lcell_ff \alu1|multiplier_1|register[28] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[28]~28_combout ),
	.sdata(\alu1|multiplier_1|register[29]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [28]));

// Location: LCFF_X19_Y17_N11
cycloneii_lcell_ff \alu1|multiplier_1|register[30] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[30]~feeder_combout ),
	.sdata(\alu1|multiplier_1|register[31]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [30]));

// Location: LCFF_X19_Y17_N9
cycloneii_lcell_ff \alu1|multiplier_1|register[31] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[31]~31_combout ),
	.sdata(\alu1|multiplier_1|register~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [31]));

// Location: LCFF_X20_Y14_N17
cycloneii_lcell_ff \D2|regOut[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [20]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [20]));

// Location: LCFF_X16_Y17_N19
cycloneii_lcell_ff \D2|regOut[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\D2|regOut[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [25]));

// Location: LCFF_X20_Y9_N29
cycloneii_lcell_ff \D2|regOut[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\D2|regOut[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [27]));

// Location: LCFF_X15_Y17_N21
cycloneii_lcell_ff \D2|regOut[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [28]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [28]));

// Location: LCCOMB_X16_Y15_N12
cycloneii_lcell_comb \alu1|Add0~11 (
// Equation(s):
// \alu1|Add0~11_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & (\imm|regOut [3])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [3])))))

	.dataa(\ctrR1|regOut [5]),
	.datab(\ctrR1|regOut [1]),
	.datac(\imm|regOut [3]),
	.datad(\RF1|regsOutB [3]),
	.cin(gnd),
	.combout(\alu1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~11 .lut_mask = 16'h396C;
defparam \alu1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneii_lcell_comb \alu1|Add0~14 (
// Equation(s):
// \alu1|Add0~14_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & (\imm|regOut [4])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [4])))))

	.dataa(\ctrR1|regOut [5]),
	.datab(\ctrR1|regOut [1]),
	.datac(\imm|regOut [4]),
	.datad(\RF1|regsOutB [4]),
	.cin(gnd),
	.combout(\alu1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~14 .lut_mask = 16'h396C;
defparam \alu1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneii_lcell_comb \alu1|Add0~20 (
// Equation(s):
// \alu1|Add0~20_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & (\imm|regOut [6])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [6])))))

	.dataa(\ctrR1|regOut [5]),
	.datab(\ctrR1|regOut [1]),
	.datac(\imm|regOut [6]),
	.datad(\RF1|regsOutB [6]),
	.cin(gnd),
	.combout(\alu1|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~20 .lut_mask = 16'h396C;
defparam \alu1|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N18
cycloneii_lcell_comb \alu1|Add0~26 (
// Equation(s):
// \alu1|Add0~26_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & (\imm|regOut [8])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [8])))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(\imm|regOut [8]),
	.datad(\RF1|regsOutB [8]),
	.cin(gnd),
	.combout(\alu1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~26 .lut_mask = 16'h596A;
defparam \alu1|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N2
cycloneii_lcell_comb \alu1|Add0~29 (
// Equation(s):
// \alu1|Add0~29_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & (\imm|regOut [9])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [9])))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(\imm|regOut [9]),
	.datad(\RF1|regsOutB [9]),
	.cin(gnd),
	.combout(\alu1|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~29 .lut_mask = 16'h596A;
defparam \alu1|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N20
cycloneii_lcell_comb \alu1|Add0~41 (
// Equation(s):
// \alu1|Add0~41_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & ((\imm|regOut [13]))) # (!\ctrR1|regOut [5] & (\RF1|regsOutB [13]))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\RF1|regsOutB [13]),
	.datac(\imm|regOut [13]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\alu1|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~41 .lut_mask = 16'h5A66;
defparam \alu1|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
cycloneii_lcell_comb \alu1|Add0~44 (
// Equation(s):
// \alu1|Add0~44_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & ((\imm|regOut [14]))) # (!\ctrR1|regOut [5] & (\RF1|regsOutB [14]))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\RF1|regsOutB [14]),
	.datac(\imm|regOut [14]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\alu1|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~44 .lut_mask = 16'h5A66;
defparam \alu1|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
cycloneii_lcell_comb \alu1|Add0~47 (
// Equation(s):
// \alu1|Add0~47_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & ((\imm|regOut [15]))) # (!\ctrR1|regOut [5] & (\RF1|regsOutB [15]))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\RF1|regsOutB [15]),
	.datac(\imm|regOut [15]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\alu1|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~47 .lut_mask = 16'h5A66;
defparam \alu1|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
cycloneii_lcell_comb \alu1|Add0~50 (
// Equation(s):
// \alu1|Add0~50_combout  = \ctrR1|regOut [1] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [16])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(vcc),
	.datad(\RF1|regsOutB [16]),
	.cin(gnd),
	.combout(\alu1|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~50 .lut_mask = 16'h99AA;
defparam \alu1|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
cycloneii_lcell_comb \alu1|Add0~53 (
// Equation(s):
// \alu1|Add0~53_combout  = \ctrR1|regOut [1] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [17])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(vcc),
	.datad(\RF1|regsOutB [17]),
	.cin(gnd),
	.combout(\alu1|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~53 .lut_mask = 16'h99AA;
defparam \alu1|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N30
cycloneii_lcell_comb \alu1|Add0~62 (
// Equation(s):
// \alu1|Add0~62_combout  = \ctrR1|regOut [1] $ (((\RF1|regsOutB [20] & !\ctrR1|regOut [5])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\RF1|regsOutB [20]),
	.datac(vcc),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\alu1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~62 .lut_mask = 16'hAA66;
defparam \alu1|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
cycloneii_lcell_comb \alu1|Add0~68 (
// Equation(s):
// \alu1|Add0~68_combout  = \ctrR1|regOut [1] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [22])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(vcc),
	.datad(\RF1|regsOutB [22]),
	.cin(gnd),
	.combout(\alu1|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~68 .lut_mask = 16'h99AA;
defparam \alu1|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneii_lcell_comb \alu1|Add0~71 (
// Equation(s):
// \alu1|Add0~71_combout  = \ctrR1|regOut [1] $ (((\RF1|regsOutB [23] & !\ctrR1|regOut [5])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\RF1|regsOutB [23]),
	.datac(vcc),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\alu1|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~71 .lut_mask = 16'hAA66;
defparam \alu1|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
cycloneii_lcell_comb \alu1|Add0~74 (
// Equation(s):
// \alu1|Add0~74_combout  = \ctrR1|regOut [1] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [24])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(vcc),
	.datad(\RF1|regsOutB [24]),
	.cin(gnd),
	.combout(\alu1|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~74 .lut_mask = 16'h99AA;
defparam \alu1|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
cycloneii_lcell_comb \alu1|Add0~77 (
// Equation(s):
// \alu1|Add0~77_combout  = \ctrR1|regOut [1] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [25])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(vcc),
	.datad(\RF1|regsOutB [25]),
	.cin(gnd),
	.combout(\alu1|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~77 .lut_mask = 16'h99AA;
defparam \alu1|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
cycloneii_lcell_comb \alu1|Add0~89 (
// Equation(s):
// \alu1|Add0~89_combout  = \ctrR1|regOut [1] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [29])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(vcc),
	.datad(\RF1|regsOutB [29]),
	.cin(gnd),
	.combout(\alu1|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~89 .lut_mask = 16'h99AA;
defparam \alu1|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
cycloneii_lcell_comb \alu1|Add0~92 (
// Equation(s):
// \alu1|Add0~92_combout  = \ctrR1|regOut [1] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [30])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(vcc),
	.datad(\RF1|regsOutB [30]),
	.cin(gnd),
	.combout(\alu1|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~92 .lut_mask = 16'h99AA;
defparam \alu1|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N7
cycloneii_lcell_ff \ram1|ram~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~1_regout ));

// Location: LCFF_X16_Y20_N13
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [3]));

// Location: LCFF_X16_Y20_N25
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [11]));

// Location: LCFF_X16_Y20_N31
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [9]));

// Location: LCCOMB_X16_Y20_N24
cycloneii_lcell_comb \ram1|ram~35 (
// Equation(s):
// \ram1|ram~35_combout  = (\D1|regOut [5] & (\ram1|ram_rtl_0_bypass [11] & (\D1|regOut [4] $ (!\ram1|ram_rtl_0_bypass [9])))) # (!\D1|regOut [5] & (!\ram1|ram_rtl_0_bypass [11] & (\D1|regOut [4] $ (!\ram1|ram_rtl_0_bypass [9]))))

	.dataa(\D1|regOut [5]),
	.datab(\D1|regOut [4]),
	.datac(\ram1|ram_rtl_0_bypass [11]),
	.datad(\ram1|ram_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\ram1|ram~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~35 .lut_mask = 16'h8421;
defparam \ram1|ram~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N17
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [22]));

// Location: LCFF_X19_Y20_N3
cycloneii_lcell_ff \ram1|ram~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~3feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~3_regout ));

// Location: LCFF_X18_Y20_N21
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [25]));

// Location: LCFF_X19_Y19_N1
cycloneii_lcell_ff \ram1|ram~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~4feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~4_regout ));

// Location: LCFF_X15_Y19_N9
cycloneii_lcell_ff \ram1|ram~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~5feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~5_regout ));

// Location: LCFF_X19_Y20_N17
cycloneii_lcell_ff \ram1|ram~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~7_regout ));

// Location: LCFF_X15_Y19_N13
cycloneii_lcell_ff \ram1|ram~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~8_regout ));

// Location: LCFF_X15_Y19_N23
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[35] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [35]));

// Location: LCFF_X15_Y19_N1
cycloneii_lcell_ff \ram1|ram~9 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~9feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~9_regout ));

// Location: LCFF_X15_Y14_N3
cycloneii_lcell_ff \ram1|ram~11 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~11feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~11_regout ));

// Location: LCFF_X15_Y19_N17
cycloneii_lcell_ff \ram1|ram~12 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~12feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~12_regout ));

// Location: LCFF_X15_Y18_N23
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[43] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[43]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [43]));

// Location: LCFF_X15_Y14_N29
cycloneii_lcell_ff \ram1|ram~13 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~13_regout ));

// Location: LCFF_X15_Y18_N5
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[45] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[45]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [45]));

// Location: LCFF_X15_Y19_N15
cycloneii_lcell_ff \ram1|ram~14 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~14feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~14_regout ));

// Location: LCFF_X19_Y19_N25
cycloneii_lcell_ff \ram1|ram~17 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~17_regout ));

// Location: LCFF_X18_Y19_N15
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[53] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[53]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [53]));

// Location: LCFF_X19_Y19_N7
cycloneii_lcell_ff \ram1|ram~18 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~18_regout ));

// Location: LCFF_X18_Y19_N9
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[55] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[55]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [55]));

// Location: LCFF_X20_Y14_N15
cycloneii_lcell_ff \D1|regOut[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[20]~64_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [20]));

// Location: LCFF_X15_Y17_N15
cycloneii_lcell_ff \D1|regOut[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[25]~79_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [25]));

// Location: LCFF_X15_Y17_N19
cycloneii_lcell_ff \D1|regOut[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[27]~85_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [27]));

// Location: LCFF_X15_Y17_N25
cycloneii_lcell_ff \D1|regOut[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[28]~88_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [28]));

// Location: LCFF_X15_Y14_N7
cycloneii_lcell_ff \ram1|ram~31 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~31_regout ));

// Location: LCFF_X19_Y20_N31
cycloneii_lcell_ff \ram1|ram~32 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~32feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~32_regout ));

// Location: LCCOMB_X16_Y7_N12
cycloneii_lcell_comb \ctr1|comb~2 (
// Equation(s):
// \ctr1|comb~2_combout  = (\ctr1|Equal0~1_combout ) # ((!\ctr1|Equal1~1_combout  & ((\ctr1|Equal2~0_combout ) # (\ctr1|Equal3~0_combout ))))

	.dataa(\ctr1|Equal2~0_combout ),
	.datab(\ctr1|Equal0~1_combout ),
	.datac(\ctr1|Equal1~1_combout ),
	.datad(\ctr1|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ctr1|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|comb~2 .lut_mask = 16'hCFCE;
defparam \ctr1|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N7
cycloneii_lcell_ff \RF1|regT0[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[0]~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [0]));

// Location: LCCOMB_X21_Y8_N26
cycloneii_lcell_comb \RF1|Mux63~0 (
// Equation(s):
// \RF1|Mux63~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regT1 [0]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regT0 [0] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regT0 [0]),
	.datab(\RF1|regT1 [0]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux63~0 .lut_mask = 16'hF0CA;
defparam \RF1|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N17
cycloneii_lcell_ff \RF1|regT3[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[0]~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [0]));

// Location: LCCOMB_X21_Y8_N2
cycloneii_lcell_comb \RF1|Mux63~1 (
// Equation(s):
// \RF1|Mux63~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux63~0_combout  & (\RF1|regT3 [0])) # (!\RF1|Mux63~0_combout  & ((\RF1|regT2 [0]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux63~0_combout ))))

	.dataa(\RF1|regT3 [0]),
	.datab(\RF1|regT2 [0]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux63~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux63~1 .lut_mask = 16'hAFC0;
defparam \RF1|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N21
cycloneii_lcell_ff \RF1|regS5[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[0]~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [0]));

// Location: LCFF_X22_Y13_N17
cycloneii_lcell_ff \RF1|regS1[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS1[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [0]));

// Location: LCFF_X22_Y13_N11
cycloneii_lcell_ff \RF1|regS3[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS3[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [0]));

// Location: LCFF_X20_Y8_N17
cycloneii_lcell_ff \RF1|regT7[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [0]));

// Location: LCCOMB_X22_Y13_N0
cycloneii_lcell_comb \RF1|Mux31~4 (
// Equation(s):
// \RF1|Mux31~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regS1 [0]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regS0 [0] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regS1 [0]),
	.datab(\RF1|regS0 [0]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux31~4 .lut_mask = 16'hF0AC;
defparam \RF1|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneii_lcell_comb \RF1|Mux31~5 (
// Equation(s):
// \RF1|Mux31~5_combout  = (\RF1|Mux31~4_combout  & ((\RF1|regS3 [0]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\RF1|Mux31~4_combout  & (((\RF1|regS2 [0] & \rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regS3 [0]),
	.datab(\RF1|Mux31~4_combout ),
	.datac(\RF1|regS2 [0]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux31~5 .lut_mask = 16'hB8CC;
defparam \RF1|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N21
cycloneii_lcell_ff \alu1|multiplier_1|count[0] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [0]));

// Location: LCFF_X20_Y18_N7
cycloneii_lcell_ff \alu1|multiplier_1|count[1] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [1]));

// Location: LCFF_X20_Y18_N1
cycloneii_lcell_ff \alu1|multiplier_1|count[2] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [2]));

// Location: LCFF_X20_Y18_N23
cycloneii_lcell_ff \alu1|multiplier_1|count[3] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [3]));

// Location: LCFF_X20_Y18_N19
cycloneii_lcell_ff \alu1|multiplier_1|count[5] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [5]));

// Location: LCFF_X20_Y18_N5
cycloneii_lcell_ff \alu1|multiplier_1|count[4] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [4]));

// Location: LCFF_X20_Y18_N9
cycloneii_lcell_ff \alu1|multiplier_1|count[7] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [7]));

// Location: LCFF_X19_Y16_N3
cycloneii_lcell_ff \alu1|multiplier_1|count[8] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [8]));

// Location: LCCOMB_X19_Y15_N24
cycloneii_lcell_comb \alu1|multiplier_1|Equal4~2 (
// Equation(s):
// \alu1|multiplier_1|Equal4~2_combout  = (\alu1|multiplier_1|Add1~16_combout ) # ((\alu1|multiplier_1|Add1~18_combout ) # ((\alu1|multiplier_1|Add1~20_combout ) # (\alu1|multiplier_1|Add1~22_combout )))

	.dataa(\alu1|multiplier_1|Add1~16_combout ),
	.datab(\alu1|multiplier_1|Add1~18_combout ),
	.datac(\alu1|multiplier_1|Add1~20_combout ),
	.datad(\alu1|multiplier_1|Add1~22_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|Equal4~2 .lut_mask = 16'hFFFE;
defparam \alu1|multiplier_1|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N9
cycloneii_lcell_ff \alu1|multiplier_1|count[24] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [24]));

// Location: LCFF_X20_Y18_N29
cycloneii_lcell_ff \alu1|multiplier_1|count[25] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [25]));

// Location: LCFF_X20_Y19_N5
cycloneii_lcell_ff \alu1|multiplier_1|count[26] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [26]));

// Location: LCFF_X20_Y18_N31
cycloneii_lcell_ff \alu1|multiplier_1|count[27] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [27]));

// Location: LCFF_X20_Y17_N25
cycloneii_lcell_ff \alu1|multiplier_1|count[28] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [28]));

// Location: LCFF_X20_Y18_N17
cycloneii_lcell_ff \alu1|multiplier_1|count[29] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~93_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [29]));

// Location: LCFF_X20_Y18_N15
cycloneii_lcell_ff \alu1|multiplier_1|count[30] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [30]));

// Location: LCFF_X23_Y11_N9
cycloneii_lcell_ff \RF1|regS6[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS6[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [1]));

// Location: LCFF_X21_Y11_N23
cycloneii_lcell_ff \RF1|regS2[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS2[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [1]));

// Location: LCFF_X24_Y10_N21
cycloneii_lcell_ff \RF1|regS1[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS1[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [1]));

// Location: LCFF_X22_Y11_N19
cycloneii_lcell_ff \RF1|regT3[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT3[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [1]));

// Location: LCFF_X24_Y10_N9
cycloneii_lcell_ff \RF1|regS3[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS3[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [1]));

// Location: LCCOMB_X25_Y13_N14
cycloneii_lcell_comb \RF1|Mux30~7 (
// Equation(s):
// \RF1|Mux30~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS7 [1]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS3 [1] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS7 [1]),
	.datab(\RF1|regS3 [1]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux30~7 .lut_mask = 16'hF0AC;
defparam \RF1|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneii_lcell_comb \RF1|Mux30~8 (
// Equation(s):
// \RF1|Mux30~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux30~7_combout  & ((\RF1|regT7 [1]))) # (!\RF1|Mux30~7_combout  & (\RF1|regT3 [1])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux30~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT3 [1]),
	.datac(\RF1|Mux30~7_combout ),
	.datad(\RF1|regT7 [1]),
	.cin(gnd),
	.combout(\RF1|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux30~8 .lut_mask = 16'hF858;
defparam \RF1|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N3
cycloneii_lcell_ff \RF1|regS4[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [2]));

// Location: LCFF_X21_Y10_N9
cycloneii_lcell_ff \RF1|regS7[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [2]));

// Location: LCFF_X21_Y11_N21
cycloneii_lcell_ff \RF1|regT2[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT2[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [2]));

// Location: LCFF_X14_Y12_N25
cycloneii_lcell_ff \RF1|regS2[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [2]));

// Location: LCFF_X20_Y11_N29
cycloneii_lcell_ff \RF1|regT4[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT4[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [2]));

// Location: LCCOMB_X21_Y10_N12
cycloneii_lcell_comb \RF1|Mux29~0 (
// Equation(s):
// \RF1|Mux29~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ((\RF1|regS5 [2]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regS4 [2]))))

	.dataa(\RF1|regS4 [2]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS5 [2]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux29~0 .lut_mask = 16'hFC22;
defparam \RF1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneii_lcell_comb \RF1|Mux29~1 (
// Equation(s):
// \RF1|Mux29~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux29~0_combout  & ((\RF1|regS7 [2]))) # (!\RF1|Mux29~0_combout  & (\RF1|regS6 [2])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux29~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regS6 [2]),
	.datac(\RF1|regS7 [2]),
	.datad(\RF1|Mux29~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux29~1 .lut_mask = 16'hF588;
defparam \RF1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N13
cycloneii_lcell_ff \RF1|regS2[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS2[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [3]));

// Location: LCFF_X24_Y12_N17
cycloneii_lcell_ff \RF1|regT6[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[3]~3_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [3]));

// Location: LCFF_X25_Y12_N17
cycloneii_lcell_ff \RF1|regT3[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[3]~3_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [3]));

// Location: LCFF_X25_Y10_N25
cycloneii_lcell_ff \RF1|regT7[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[3]~3_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [3]));

// Location: LCFF_X22_Y8_N13
cycloneii_lcell_ff \RF1|regT2[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT2[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [4]));

// Location: LCFF_X22_Y13_N21
cycloneii_lcell_ff \RF1|regS3[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[4]~4_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [4]));

// Location: LCFF_X23_Y11_N21
cycloneii_lcell_ff \RF1|regT5[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT5[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [4]));

// Location: LCFF_X16_Y9_N25
cycloneii_lcell_ff \RF1|regT2[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[5]~5_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [5]));

// Location: LCFF_X25_Y14_N7
cycloneii_lcell_ff \RF1|regS7[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS7[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [5]));

// Location: LCCOMB_X24_Y10_N28
cycloneii_lcell_comb \RF1|Mux58~7 (
// Equation(s):
// \RF1|Mux58~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS7 [5]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS3 [5] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regS7 [5]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS3 [5]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux58~7 .lut_mask = 16'hCCB8;
defparam \RF1|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneii_lcell_comb \RF1|Mux58~8 (
// Equation(s):
// \RF1|Mux58~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux58~7_combout  & (\RF1|regT7 [5])) # (!\RF1|Mux58~7_combout  & ((\RF1|regT3 [5]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux58~7_combout ))))

	.dataa(\RF1|regT7 [5]),
	.datab(\RF1|regT3 [5]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\RF1|Mux58~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux58~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneii_lcell_comb \RF1|Mux26~0 (
// Equation(s):
// \RF1|Mux26~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT2 [5]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS2 [5]))))

	.dataa(\RF1|regS2 [5]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regT2 [5]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux26~0 .lut_mask = 16'hFC22;
defparam \RF1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneii_lcell_comb \RF1|Mux26~1 (
// Equation(s):
// \RF1|Mux26~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux26~0_combout  & (\RF1|regT6 [5])) # (!\RF1|Mux26~0_combout  & ((\RF1|regS6 [5]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux26~0_combout ))))

	.dataa(\RF1|regT6 [5]),
	.datab(\RF1|regS6 [5]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\RF1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux26~1 .lut_mask = 16'hAFC0;
defparam \RF1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N17
cycloneii_lcell_ff \RF1|regS5[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[6]~6_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [6]));

// Location: LCFF_X14_Y12_N17
cycloneii_lcell_ff \RF1|regS1[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[6]~6_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [6]));

// Location: LCFF_X14_Y12_N7
cycloneii_lcell_ff \RF1|regS2[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[6]~6_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [6]));

// Location: LCFF_X24_Y12_N13
cycloneii_lcell_ff \RF1|regT7[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [6]));

// Location: LCCOMB_X26_Y12_N0
cycloneii_lcell_comb \RF1|Mux25~7 (
// Equation(s):
// \RF1|Mux25~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (\RF1|regT5 [6])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regT4 [6])))))

	.dataa(\RF1|regT5 [6]),
	.datab(\RF1|regT4 [6]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux25~7 .lut_mask = 16'hFA0C;
defparam \RF1|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneii_lcell_comb \RF1|Mux25~8 (
// Equation(s):
// \RF1|Mux25~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux25~7_combout  & ((\RF1|regT7 [6]))) # (!\RF1|Mux25~7_combout  & (\RF1|regT6 [6])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux25~7_combout ))))

	.dataa(\RF1|regT6 [6]),
	.datab(\RF1|regT7 [6]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\RF1|Mux25~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux25~8 .lut_mask = 16'hCFA0;
defparam \RF1|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N7
cycloneii_lcell_ff \RF1|regT1[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT1[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [7]));

// Location: LCFF_X25_Y14_N17
cycloneii_lcell_ff \RF1|regS7[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS7[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [7]));

// Location: LCFF_X14_Y12_N11
cycloneii_lcell_ff \RF1|regS1[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS1[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [8]));

// Location: LCFF_X19_Y14_N17
cycloneii_lcell_ff \RF1|regT2[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [9]));

// Location: LCFF_X25_Y14_N5
cycloneii_lcell_ff \RF1|regS5[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [9]));

// Location: LCCOMB_X19_Y14_N16
cycloneii_lcell_comb \RF1|Mux22~0 (
// Equation(s):
// \RF1|Mux22~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regT2 [9]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS2 [9] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS2 [9]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT2 [9]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux22~0 .lut_mask = 16'hCCE2;
defparam \RF1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N21
cycloneii_lcell_ff \RF1|regS6[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[10]~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [10]));

// Location: LCFF_X21_Y10_N17
cycloneii_lcell_ff \RF1|regS5[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[10]~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [10]));

// Location: LCFF_X20_Y10_N7
cycloneii_lcell_ff \RF1|regS4[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[10]~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [10]));

// Location: LCCOMB_X20_Y10_N6
cycloneii_lcell_comb \RF1|Mux53~0 (
// Equation(s):
// \RF1|Mux53~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (\RF1|regS5 [10])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regS4 [10])))))

	.dataa(\RF1|regS5 [10]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regS4 [10]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux53~0 .lut_mask = 16'hEE30;
defparam \RF1|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N15
cycloneii_lcell_ff \RF1|regS7[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[10]~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [10]));

// Location: LCCOMB_X20_Y10_N20
cycloneii_lcell_comb \RF1|Mux53~1 (
// Equation(s):
// \RF1|Mux53~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux53~0_combout  & (\RF1|regS7 [10])) # (!\RF1|Mux53~0_combout  & ((\RF1|regS6 [10]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux53~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|regS7 [10]),
	.datac(\RF1|regS6 [10]),
	.datad(\RF1|Mux53~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux53~1 .lut_mask = 16'hDDA0;
defparam \RF1|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N23
cycloneii_lcell_ff \RF1|regT1[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[10]~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [10]));

// Location: LCFF_X16_Y11_N13
cycloneii_lcell_ff \RF1|regT0[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[10]~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [10]));

// Location: LCCOMB_X16_Y11_N12
cycloneii_lcell_comb \RF1|Mux53~2 (
// Equation(s):
// \RF1|Mux53~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (\RF1|regT2 [10])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regT0 [10])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT2 [10]),
	.datac(\RF1|regT0 [10]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux53~2 .lut_mask = 16'hEE50;
defparam \RF1|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneii_lcell_comb \RF1|Mux53~3 (
// Equation(s):
// \RF1|Mux53~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux53~2_combout  & (\RF1|regT3 [10])) # (!\RF1|Mux53~2_combout  & ((\RF1|regT1 [10]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux53~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT3 [10]),
	.datac(\RF1|regT1 [10]),
	.datad(\RF1|Mux53~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux53~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneii_lcell_comb \RF1|Mux21~0 (
// Equation(s):
// \RF1|Mux21~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ((\RF1|regS5 [10]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regS4 [10]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regS4 [10]),
	.datac(\RF1|regS5 [10]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux21~0 .lut_mask = 16'hFA44;
defparam \RF1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneii_lcell_comb \RF1|Mux21~1 (
// Equation(s):
// \RF1|Mux21~1_combout  = (\RF1|Mux21~0_combout  & (((\RF1|regS7 [10])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))) # (!\RF1|Mux21~0_combout  & (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regS6 [10]))))

	.dataa(\RF1|Mux21~0_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS7 [10]),
	.datad(\RF1|regS6 [10]),
	.cin(gnd),
	.combout(\RF1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux21~1 .lut_mask = 16'hE6A2;
defparam \RF1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N9
cycloneii_lcell_ff \RF1|regS5[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [11]));

// Location: LCFF_X16_Y10_N3
cycloneii_lcell_ff \RF1|regS2[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS2[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [11]));

// Location: LCFF_X25_Y13_N13
cycloneii_lcell_ff \RF1|regT7[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [11]));

// Location: LCCOMB_X18_Y14_N22
cycloneii_lcell_comb \RF1|Mux20~0 (
// Equation(s):
// \RF1|Mux20~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regT1 [11]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS1 [11] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS1 [11]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT1 [11]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux20~0 .lut_mask = 16'hCCE2;
defparam \RF1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneii_lcell_comb \RF1|Mux20~1 (
// Equation(s):
// \RF1|Mux20~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux20~0_combout  & ((\RF1|regT5 [11]))) # (!\RF1|Mux20~0_combout  & (\RF1|regS5 [11])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux20~0_combout ))))

	.dataa(\RF1|regS5 [11]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regT5 [11]),
	.datad(\RF1|Mux20~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux20~1 .lut_mask = 16'hF388;
defparam \RF1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N5
cycloneii_lcell_ff \RF1|regT2[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[12]~12_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [12]));

// Location: LCFF_X16_Y11_N11
cycloneii_lcell_ff \RF1|regT1[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[12]~12_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [12]));

// Location: LCFF_X20_Y11_N3
cycloneii_lcell_ff \RF1|regT0[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[12]~12_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [12]));

// Location: LCCOMB_X15_Y11_N30
cycloneii_lcell_comb \RF1|Mux51~0 (
// Equation(s):
// \RF1|Mux51~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// ((\RF1|regT1 [12]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regT0 [12]))))

	.dataa(\RF1|regT0 [12]),
	.datab(\RF1|regT1 [12]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux51~0 .lut_mask = 16'hFC0A;
defparam \RF1|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N15
cycloneii_lcell_ff \RF1|regT3[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[12]~12_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [12]));

// Location: LCCOMB_X15_Y11_N20
cycloneii_lcell_comb \RF1|Mux51~1 (
// Equation(s):
// \RF1|Mux51~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux51~0_combout  & (\RF1|regT3 [12])) # (!\RF1|Mux51~0_combout  & ((\RF1|regT2 [12]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux51~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|regT3 [12]),
	.datac(\RF1|regT2 [12]),
	.datad(\RF1|Mux51~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux51~1 .lut_mask = 16'hDDA0;
defparam \RF1|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneii_lcell_comb \RF1|Mux19~0 (
// Equation(s):
// \RF1|Mux19~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ((\RF1|regT1 [12]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regT0 [12]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regT0 [12]),
	.datac(\RF1|regT1 [12]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux19~0 .lut_mask = 16'hFA44;
defparam \RF1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N4
cycloneii_lcell_comb \RF1|Mux19~1 (
// Equation(s):
// \RF1|Mux19~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux19~0_combout  & (\RF1|regT3 [12])) # (!\RF1|Mux19~0_combout  & ((\RF1|regT2 [12]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux19~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regT3 [12]),
	.datac(\RF1|regT2 [12]),
	.datad(\RF1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux19~1 .lut_mask = 16'hDDA0;
defparam \RF1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N25
cycloneii_lcell_ff \RF1|regS2[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS2[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [13]));

// Location: LCFF_X25_Y12_N31
cycloneii_lcell_ff \RF1|regT3[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT3[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [13]));

// Location: LCFF_X24_Y9_N23
cycloneii_lcell_ff \RF1|regS7[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [13]));

// Location: LCFF_X18_Y10_N27
cycloneii_lcell_ff \RF1|regS3[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [13]));

// Location: LCCOMB_X18_Y10_N26
cycloneii_lcell_comb \RF1|Mux50~7 (
// Equation(s):
// \RF1|Mux50~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS7 [13]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS3 [13] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regS7 [13]),
	.datac(\RF1|regS3 [13]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux50~7 .lut_mask = 16'hAAD8;
defparam \RF1|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N11
cycloneii_lcell_ff \RF1|regT7[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [13]));

// Location: LCCOMB_X16_Y10_N12
cycloneii_lcell_comb \RF1|Mux50~8 (
// Equation(s):
// \RF1|Mux50~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux50~7_combout  & (\RF1|regT7 [13])) # (!\RF1|Mux50~7_combout  & ((\RF1|regT3 [13]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux50~7_combout ))))

	.dataa(\RF1|regT7 [13]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regT3 [13]),
	.datad(\RF1|Mux50~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux50~8 .lut_mask = 16'hBBC0;
defparam \RF1|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneii_lcell_comb \RF1|Mux18~7 (
// Equation(s):
// \RF1|Mux18~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS7 [13]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS3 [13] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS3 [13]),
	.datab(\RF1|regS7 [13]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux18~7 .lut_mask = 16'hF0CA;
defparam \RF1|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneii_lcell_comb \RF1|Mux18~8 (
// Equation(s):
// \RF1|Mux18~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux18~7_combout  & ((\RF1|regT7 [13]))) # (!\RF1|Mux18~7_combout  & (\RF1|regT3 [13])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux18~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT3 [13]),
	.datac(\RF1|regT7 [13]),
	.datad(\RF1|Mux18~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux18~8 .lut_mask = 16'hF588;
defparam \RF1|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N1
cycloneii_lcell_ff \RF1|regS7[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[14]~14_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [14]));

// Location: LCFF_X19_Y12_N23
cycloneii_lcell_ff \RF1|regT5[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[14]~14_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [14]));

// Location: LCFF_X24_Y12_N25
cycloneii_lcell_ff \RF1|regT7[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[14]~14_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [14]));

// Location: LCFF_X16_Y10_N11
cycloneii_lcell_ff \RF1|regS2[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [15]));

// Location: LCFF_X23_Y10_N13
cycloneii_lcell_ff \RF1|regS7[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [15]));

// Location: LCCOMB_X24_Y10_N6
cycloneii_lcell_comb \RF1|Mux16~0 (
// Equation(s):
// \RF1|Mux16~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT1 [15]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regS1 [15] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT1 [15]),
	.datac(\RF1|regS1 [15]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux16~0 .lut_mask = 16'hAAD8;
defparam \RF1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneii_lcell_comb \RF1|Mux16~1 (
// Equation(s):
// \RF1|Mux16~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux16~0_combout  & ((\RF1|regT5 [15]))) # (!\RF1|Mux16~0_combout  & (\RF1|regS5 [15])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux16~0_combout ))))

	.dataa(\RF1|regS5 [15]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regT5 [15]),
	.datad(\RF1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux16~1 .lut_mask = 16'hF388;
defparam \RF1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N3
cycloneii_lcell_ff \RF1|regT0[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT0[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [16]));

// Location: LCFF_X21_Y8_N21
cycloneii_lcell_ff \RF1|regT3[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT3[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [16]));

// Location: LCFF_X25_Y12_N9
cycloneii_lcell_ff \RF1|regS6[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS6[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [16]));

// Location: LCFF_X24_Y9_N1
cycloneii_lcell_ff \RF1|regS7[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[16]~16_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [16]));

// Location: LCFF_X19_Y11_N5
cycloneii_lcell_ff \RF1|regS3[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS3[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [16]));

// Location: LCFF_X24_Y12_N11
cycloneii_lcell_ff \RF1|regT6[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[16]~16_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [16]));

// Location: LCFF_X23_Y12_N11
cycloneii_lcell_ff \RF1|regT0[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[17]~17_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [17]));

// Location: LCFF_X25_Y12_N27
cycloneii_lcell_ff \RF1|regT3[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT3[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [17]));

// Location: LCCOMB_X25_Y12_N28
cycloneii_lcell_comb \RF1|Mux14~7 (
// Equation(s):
// \RF1|Mux14~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS7 [17]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS3 [17]))))

	.dataa(\RF1|regS3 [17]),
	.datab(\RF1|regS7 [17]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux14~7 .lut_mask = 16'hFC0A;
defparam \RF1|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneii_lcell_comb \RF1|Mux14~8 (
// Equation(s):
// \RF1|Mux14~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux14~7_combout  & (\RF1|regT7 [17])) # (!\RF1|Mux14~7_combout  & ((\RF1|regT3 [17]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux14~7_combout ))))

	.dataa(\RF1|regT7 [17]),
	.datab(\RF1|regT3 [17]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\RF1|Mux14~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux14~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N21
cycloneii_lcell_ff \RF1|regT6[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[18]~18_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [18]));

// Location: LCFF_X19_Y12_N11
cycloneii_lcell_ff \RF1|regT5[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[18]~18_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [18]));

// Location: LCFF_X20_Y8_N31
cycloneii_lcell_ff \RF1|regT4[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT4[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [18]));

// Location: LCCOMB_X19_Y12_N10
cycloneii_lcell_comb \RF1|Mux45~7 (
// Equation(s):
// \RF1|Mux45~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regT5 [18]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regT4 [18] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT4 [18]),
	.datac(\RF1|regT5 [18]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux45~7 .lut_mask = 16'hAAE4;
defparam \RF1|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N5
cycloneii_lcell_ff \RF1|regT7[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [18]));

// Location: LCCOMB_X23_Y12_N6
cycloneii_lcell_comb \RF1|Mux45~8 (
// Equation(s):
// \RF1|Mux45~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux45~7_combout  & (\RF1|regT7 [18])) # (!\RF1|Mux45~7_combout  & ((\RF1|regT6 [18]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux45~7_combout ))))

	.dataa(\RF1|regT7 [18]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux45~7_combout ),
	.datad(\RF1|regT6 [18]),
	.cin(gnd),
	.combout(\RF1|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux45~8 .lut_mask = 16'hBCB0;
defparam \RF1|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N14
cycloneii_lcell_comb \RF1|Mux13~7 (
// Equation(s):
// \RF1|Mux13~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regT5 [18]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regT4 [18] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regT5 [18]),
	.datab(\RF1|regT4 [18]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux13~7 .lut_mask = 16'hF0AC;
defparam \RF1|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
cycloneii_lcell_comb \RF1|Mux13~8 (
// Equation(s):
// \RF1|Mux13~8_combout  = (\RF1|Mux13~7_combout  & ((\RF1|regT7 [18]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\RF1|Mux13~7_combout  & (((\RF1|regT6 [18] & \rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regT7 [18]),
	.datab(\RF1|regT6 [18]),
	.datac(\RF1|Mux13~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux13~8 .lut_mask = 16'hACF0;
defparam \RF1|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N21
cycloneii_lcell_ff \RF1|regT1[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[19]~19_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [19]));

// Location: LCCOMB_X22_Y10_N20
cycloneii_lcell_comb \RF1|Mux44~0 (
// Equation(s):
// \RF1|Mux44~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regT1 [19]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regS1 [19]))))

	.dataa(\RF1|regS1 [19]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regT1 [19]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux44~0 .lut_mask = 16'hFC22;
defparam \RF1|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N17
cycloneii_lcell_ff \RF1|regT7[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [19]));

// Location: LCCOMB_X23_Y10_N8
cycloneii_lcell_comb \RF1|Mux12~7 (
// Equation(s):
// \RF1|Mux12~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT3 [19]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regS3 [19] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regT3 [19]),
	.datab(\RF1|regS3 [19]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux12~7 .lut_mask = 16'hF0AC;
defparam \RF1|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneii_lcell_comb \RF1|Mux12~8 (
// Equation(s):
// \RF1|Mux12~8_combout  = (\RF1|Mux12~7_combout  & (((\RF1|regT7 [19]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\RF1|Mux12~7_combout  & (\RF1|regS7 [19] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS7 [19]),
	.datab(\RF1|regT7 [19]),
	.datac(\RF1|Mux12~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux12~8 .lut_mask = 16'hCAF0;
defparam \RF1|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneii_lcell_comb \alu1|multiplier_1|register~42 (
// Equation(s):
// \alu1|multiplier_1|register~42_combout  = (\alu1|multiplier_1|register [21] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(\alu1|multiplier_1|estado [1]),
	.datac(\alu1|multiplier_1|register [21]),
	.datad(\alu1|start~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~42 .lut_mask = 16'hC0D0;
defparam \alu1|multiplier_1|register~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N3
cycloneii_lcell_ff \RF1|regS6[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS6[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [20]));

// Location: LCFF_X19_Y11_N7
cycloneii_lcell_ff \RF1|regS1[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[20]~20_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [20]));

// Location: LCCOMB_X19_Y11_N16
cycloneii_lcell_comb \RF1|Mux11~4 (
// Equation(s):
// \RF1|Mux11~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regS1 [20]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regS0 [20] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regS1 [20]),
	.datab(\RF1|regS0 [20]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux11~4 .lut_mask = 16'hF0AC;
defparam \RF1|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneii_lcell_comb \alu1|multiplier_1|register~43 (
// Equation(s):
// \alu1|multiplier_1|register~43_combout  = (\alu1|multiplier_1|register [22] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(\alu1|multiplier_1|estado [1]),
	.datac(\alu1|multiplier_1|register [22]),
	.datad(\alu1|start~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~43 .lut_mask = 16'hC0D0;
defparam \alu1|multiplier_1|register~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N13
cycloneii_lcell_ff \RF1|regS6[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [21]));

// Location: LCFF_X20_Y12_N31
cycloneii_lcell_ff \RF1|regS0[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [21]));

// Location: LCCOMB_X20_Y12_N30
cycloneii_lcell_comb \RF1|Mux42~4 (
// Equation(s):
// \RF1|Mux42~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT0 [21])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS0 [21])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regT0 [21]),
	.datac(\RF1|regS0 [21]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux42~4 .lut_mask = 16'hEE50;
defparam \RF1|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N23
cycloneii_lcell_ff \RF1|regS7[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [21]));

// Location: LCCOMB_X19_Y14_N2
cycloneii_lcell_comb \RF1|Mux10~0 (
// Equation(s):
// \RF1|Mux10~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\rom1|rom_rtl_0|auto_generated|ram_block1a19 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regT2 [21])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regS2 [21])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT2 [21]),
	.datad(\RF1|regS2 [21]),
	.cin(gnd),
	.combout(\RF1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux10~0 .lut_mask = 16'hD9C8;
defparam \RF1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneii_lcell_comb \RF1|Mux10~1 (
// Equation(s):
// \RF1|Mux10~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux10~0_combout  & ((\RF1|regT6 [21]))) # (!\RF1|Mux10~0_combout  & (\RF1|regS6 [21])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux10~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|regS6 [21]),
	.datac(\RF1|regT6 [21]),
	.datad(\RF1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux10~1 .lut_mask = 16'hF588;
defparam \RF1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N13
cycloneii_lcell_ff \RF1|regS4[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[22]~22_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [22]));

// Location: LCCOMB_X18_Y8_N0
cycloneii_lcell_comb \RF1|Mux41~0 (
// Equation(s):
// \RF1|Mux41~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// ((\RF1|regS5 [22]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regS4 [22]))))

	.dataa(\RF1|regS4 [22]),
	.datab(\RF1|regS5 [22]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux41~0 .lut_mask = 16'hFC0A;
defparam \RF1|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N7
cycloneii_lcell_ff \RF1|regS7[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS7[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [22]));

// Location: LCCOMB_X18_Y8_N30
cycloneii_lcell_comb \RF1|Mux41~1 (
// Equation(s):
// \RF1|Mux41~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux41~0_combout  & (\RF1|regS7 [22])) # (!\RF1|Mux41~0_combout  & ((\RF1|regS6 [22]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux41~0_combout ))))

	.dataa(\RF1|regS7 [22]),
	.datab(\RF1|regS6 [22]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux41~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux41~1 .lut_mask = 16'hAFC0;
defparam \RF1|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N15
cycloneii_lcell_ff \RF1|regT2[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT2[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [22]));

// Location: LCFF_X18_Y9_N23
cycloneii_lcell_ff \RF1|regT4[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[22]~22_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [22]));

// Location: LCFF_X24_Y15_N15
cycloneii_lcell_ff \RF1|regT7[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [22]));

// Location: LCCOMB_X23_Y14_N18
cycloneii_lcell_comb \RF1|Mux9~7 (
// Equation(s):
// \RF1|Mux9~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regT5 [22]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regT4 [22] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regT4 [22]),
	.datab(\RF1|regT5 [22]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux9~7 .lut_mask = 16'hF0CA;
defparam \RF1|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneii_lcell_comb \RF1|Mux9~8 (
// Equation(s):
// \RF1|Mux9~8_combout  = (\RF1|Mux9~7_combout  & ((\RF1|regT7 [22]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\RF1|Mux9~7_combout  & (((\RF1|regT6 [22] & \rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regT7 [22]),
	.datab(\RF1|Mux9~7_combout ),
	.datac(\RF1|regT6 [22]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux9~8 .lut_mask = 16'hB8CC;
defparam \RF1|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N29
cycloneii_lcell_ff \RF1|regT7[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [23]));

// Location: LCCOMB_X19_Y14_N22
cycloneii_lcell_comb \RF1|Mux8~2 (
// Equation(s):
// \RF1|Mux8~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS6 [23]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS2 [23]))))

	.dataa(\RF1|regS2 [23]),
	.datab(\RF1|regS6 [23]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux8~2 .lut_mask = 16'hFC0A;
defparam \RF1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneii_lcell_comb \RF1|Mux8~3 (
// Equation(s):
// \RF1|Mux8~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux8~2_combout  & ((\RF1|regT6 [23]))) # (!\RF1|Mux8~2_combout  & (\RF1|regT2 [23])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux8~2_combout ))))

	.dataa(\RF1|regT2 [23]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT6 [23]),
	.datad(\RF1|Mux8~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux8~3 .lut_mask = 16'hF388;
defparam \RF1|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \RF1|Mux8~7 (
// Equation(s):
// \RF1|Mux8~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT3 [23]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS3 [23]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|regS3 [23]),
	.datac(\RF1|regT3 [23]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux8~7 .lut_mask = 16'hFA44;
defparam \RF1|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \RF1|Mux8~8 (
// Equation(s):
// \RF1|Mux8~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux8~7_combout  & ((\RF1|regT7 [23]))) # (!\RF1|Mux8~7_combout  & (\RF1|regS7 [23])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux8~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|regS7 [23]),
	.datac(\RF1|regT7 [23]),
	.datad(\RF1|Mux8~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux8~8 .lut_mask = 16'hF588;
defparam \RF1|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N22
cycloneii_lcell_comb \RF1|Mux39~0 (
// Equation(s):
// \RF1|Mux39~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// ((\RF1|regT1 [24]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regT0 [24]))))

	.dataa(\RF1|regT0 [24]),
	.datab(\RF1|regT1 [24]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux39~0 .lut_mask = 16'hFC0A;
defparam \RF1|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
cycloneii_lcell_comb \RF1|Mux39~1 (
// Equation(s):
// \RF1|Mux39~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux39~0_combout  & (\RF1|regT3 [24])) # (!\RF1|Mux39~0_combout  & ((\RF1|regT2 [24]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux39~0_combout ))))

	.dataa(\RF1|regT3 [24]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regT2 [24]),
	.datad(\RF1|Mux39~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux39~1 .lut_mask = 16'hBBC0;
defparam \RF1|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N7
cycloneii_lcell_ff \RF1|regS6[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS6[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [25]));

// Location: LCFF_X22_Y12_N11
cycloneii_lcell_ff \RF1|regT2[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT2[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [25]));

// Location: LCFF_X18_Y13_N31
cycloneii_lcell_ff \RF1|regS2[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[25]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [25]));

// Location: LCCOMB_X18_Y13_N30
cycloneii_lcell_comb \RF1|Mux38~0 (
// Equation(s):
// \RF1|Mux38~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT2 [25])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS2 [25])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regT2 [25]),
	.datac(\RF1|regS2 [25]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux38~0 .lut_mask = 16'hEE50;
defparam \RF1|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N9
cycloneii_lcell_ff \RF1|regT6[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[25]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [25]));

// Location: LCCOMB_X20_Y13_N16
cycloneii_lcell_comb \RF1|Mux38~1 (
// Equation(s):
// \RF1|Mux38~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux38~0_combout  & ((\RF1|regT6 [25]))) # (!\RF1|Mux38~0_combout  & (\RF1|regS6 [25])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux38~0_combout ))))

	.dataa(\RF1|regS6 [25]),
	.datab(\RF1|regT6 [25]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\RF1|Mux38~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux38~1 .lut_mask = 16'hCFA0;
defparam \RF1|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneii_lcell_comb \RF1|Mux6~0 (
// Equation(s):
// \RF1|Mux6~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regT2 [25]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS2 [25] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regS2 [25]),
	.datac(\RF1|regT2 [25]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux6~0 .lut_mask = 16'hAAE4;
defparam \RF1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneii_lcell_comb \RF1|Mux6~1 (
// Equation(s):
// \RF1|Mux6~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux6~0_combout  & ((\RF1|regT6 [25]))) # (!\RF1|Mux6~0_combout  & (\RF1|regS6 [25])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux6~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|regS6 [25]),
	.datac(\RF1|regT6 [25]),
	.datad(\RF1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux6~1 .lut_mask = 16'hF588;
defparam \RF1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N7
cycloneii_lcell_ff \RF1|regT4[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [26]));

// Location: LCFF_X25_Y13_N5
cycloneii_lcell_ff \RF1|regT7[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [26]));

// Location: LCCOMB_X21_Y9_N6
cycloneii_lcell_comb \RF1|Mux5~7 (
// Equation(s):
// \RF1|Mux5~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ((\RF1|regT5 [26]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regT4 [26]))))

	.dataa(\RF1|regT4 [26]),
	.datab(\RF1|regT5 [26]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux5~7 .lut_mask = 16'hFC0A;
defparam \RF1|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneii_lcell_comb \RF1|Mux5~8 (
// Equation(s):
// \RF1|Mux5~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux5~7_combout  & (\RF1|regT7 [26])) # (!\RF1|Mux5~7_combout  & ((\RF1|regT6 [26]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux5~7_combout ))))

	.dataa(\RF1|regT7 [26]),
	.datab(\RF1|regT6 [26]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\RF1|Mux5~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux5~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N17
cycloneii_lcell_ff \RF1|regS4[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[27]~27_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [27]));

// Location: LCCOMB_X21_Y12_N16
cycloneii_lcell_comb \RF1|Mux4~4 (
// Equation(s):
// \RF1|Mux4~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS4 [27]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS0 [27]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regS0 [27]),
	.datac(\RF1|regS4 [27]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux4~4 .lut_mask = 16'hFA44;
defparam \RF1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N21
cycloneii_lcell_ff \RF1|regT0[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[28]~28_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [28]));

// Location: LCCOMB_X16_Y11_N20
cycloneii_lcell_comb \RF1|Mux35~0 (
// Equation(s):
// \RF1|Mux35~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regT1 [28]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regT0 [28] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT1 [28]),
	.datac(\RF1|regT0 [28]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux35~0 .lut_mask = 16'hAAD8;
defparam \RF1|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N29
cycloneii_lcell_ff \RF1|regS4[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS4[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [28]));

// Location: LCFF_X15_Y9_N29
cycloneii_lcell_ff \RF1|regT5[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT5[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [28]));

// Location: LCFF_X15_Y9_N11
cycloneii_lcell_ff \RF1|regT6[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT6[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [28]));

// Location: LCCOMB_X19_Y9_N6
cycloneii_lcell_comb \RF1|Mux35~7 (
// Equation(s):
// \RF1|Mux35~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regT6 [28]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regT4 [28] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regT6 [28]),
	.datab(\RF1|regT4 [28]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux35~7 .lut_mask = 16'hF0AC;
defparam \RF1|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneii_lcell_comb \RF1|Mux35~8 (
// Equation(s):
// \RF1|Mux35~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux35~7_combout  & (\RF1|regT7 [28])) # (!\RF1|Mux35~7_combout  & ((\RF1|regT5 [28]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux35~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT7 [28]),
	.datac(\RF1|regT5 [28]),
	.datad(\RF1|Mux35~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux35~8 .lut_mask = 16'hDDA0;
defparam \RF1|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N21
cycloneii_lcell_ff \RF1|regT3[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT3[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [29]));

// Location: LCFF_X19_Y9_N19
cycloneii_lcell_ff \RF1|regS5[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS5[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [30]));

// Location: LCFF_X22_Y9_N11
cycloneii_lcell_ff \RF1|regT6[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT6[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [30]));

// Location: LCFF_X24_Y9_N29
cycloneii_lcell_ff \RF1|regT5[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[30]~30_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [30]));

// Location: LCCOMB_X23_Y9_N12
cycloneii_lcell_comb \RF1|Mux1~7 (
// Equation(s):
// \RF1|Mux1~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (\RF1|regT5 [30])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regT4 [30])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regT5 [30]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\RF1|regT4 [30]),
	.cin(gnd),
	.combout(\RF1|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux1~7 .lut_mask = 16'hE5E0;
defparam \RF1|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneii_lcell_comb \RF1|Mux1~8 (
// Equation(s):
// \RF1|Mux1~8_combout  = (\RF1|Mux1~7_combout  & (((\RF1|regT7 [30]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\RF1|Mux1~7_combout  & (\RF1|regT6 [30] & (\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\RF1|Mux1~7_combout ),
	.datab(\RF1|regT6 [30]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\RF1|regT7 [30]),
	.cin(gnd),
	.combout(\RF1|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux1~8 .lut_mask = 16'hEA4A;
defparam \RF1|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N3
cycloneii_lcell_ff \alu1|multiplier_1|register[32] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [32]));

// Location: LCFF_X18_Y14_N5
cycloneii_lcell_ff \RF1|regT1[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux2|muxOut[31]~31_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [31]));

// Location: LCCOMB_X18_Y9_N18
cycloneii_lcell_comb \RF1|Mux32~0 (
// Equation(s):
// \RF1|Mux32~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT1 [31])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS1 [31])))))

	.dataa(\RF1|regT1 [31]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS1 [31]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux32~0 .lut_mask = 16'hEE30;
defparam \RF1|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N27
cycloneii_lcell_ff \RF1|regT5[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[31]~31_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [31]));

// Location: LCCOMB_X19_Y9_N0
cycloneii_lcell_comb \RF1|Mux32~1 (
// Equation(s):
// \RF1|Mux32~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux32~0_combout  & (\RF1|regT5 [31])) # (!\RF1|Mux32~0_combout  & ((\RF1|regS5 [31]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux32~0_combout ))))

	.dataa(\RF1|regT5 [31]),
	.datab(\RF1|regS5 [31]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\RF1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux32~1 .lut_mask = 16'hAFC0;
defparam \RF1|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N17
cycloneii_lcell_ff \RF1|regS6[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS6[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [31]));

// Location: LCCOMB_X16_Y9_N12
cycloneii_lcell_comb \RF1|Mux32~2 (
// Equation(s):
// \RF1|Mux32~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS6 [31]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS2 [31] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regS6 [31]),
	.datab(\RF1|regS2 [31]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux32~2 .lut_mask = 16'hF0AC;
defparam \RF1|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N17
cycloneii_lcell_ff \RF1|regT3[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[31]~31_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [31]));

// Location: LCFF_X24_Y11_N3
cycloneii_lcell_ff \RF1|regT7[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[31]~31_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [31]));

// Location: LCCOMB_X23_Y9_N30
cycloneii_lcell_comb \RF1|Mux0~7 (
// Equation(s):
// \RF1|Mux0~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regT3 [31]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS3 [31] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regS3 [31]),
	.datac(\RF1|regT3 [31]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux0~7 .lut_mask = 16'hAAE4;
defparam \RF1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneii_lcell_comb \RF1|Mux0~8 (
// Equation(s):
// \RF1|Mux0~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux0~7_combout  & (\RF1|regT7 [31])) # (!\RF1|Mux0~7_combout  & ((\RF1|regS7 [31]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux0~7_combout ))))

	.dataa(\RF1|regT7 [31]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regS7 [31]),
	.datad(\RF1|Mux0~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux0~8 .lut_mask = 16'hBBC0;
defparam \RF1|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N9
cycloneii_lcell_ff \alu1|oldULAb[0] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|muxOut[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [0]));

// Location: LCFF_X22_Y15_N1
cycloneii_lcell_ff \alu1|oldULAb[1] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [1]));

// Location: LCCOMB_X18_Y16_N18
cycloneii_lcell_comb \alu1|start~1 (
// Equation(s):
// \alu1|start~1_combout  = (\alu1|oldULAb [1] & ((\alu1|oldULAb [0] $ (\mux1|muxOut[0]~0_combout )) # (!\mux1|muxOut[1]~1_combout ))) # (!\alu1|oldULAb [1] & ((\mux1|muxOut[1]~1_combout ) # (\alu1|oldULAb [0] $ (\mux1|muxOut[0]~0_combout ))))

	.dataa(\alu1|oldULAb [1]),
	.datab(\alu1|oldULAb [0]),
	.datac(\mux1|muxOut[1]~1_combout ),
	.datad(\mux1|muxOut[0]~0_combout ),
	.cin(gnd),
	.combout(\alu1|start~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~1 .lut_mask = 16'h7BDE;
defparam \alu1|start~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N1
cycloneii_lcell_ff \alu1|oldULAb[2] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [2]));

// Location: LCFF_X21_Y15_N31
cycloneii_lcell_ff \alu1|oldULAb[3] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [3]));

// Location: LCCOMB_X16_Y16_N30
cycloneii_lcell_comb \alu1|start~2 (
// Equation(s):
// \alu1|start~2_combout  = (\alu1|oldULAb [2] & ((\alu1|oldULAb [3] $ (\mux1|muxOut[3]~3_combout )) # (!\mux1|muxOut[2]~2_combout ))) # (!\alu1|oldULAb [2] & ((\mux1|muxOut[2]~2_combout ) # (\alu1|oldULAb [3] $ (\mux1|muxOut[3]~3_combout ))))

	.dataa(\alu1|oldULAb [2]),
	.datab(\alu1|oldULAb [3]),
	.datac(\mux1|muxOut[2]~2_combout ),
	.datad(\mux1|muxOut[3]~3_combout ),
	.cin(gnd),
	.combout(\alu1|start~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~2 .lut_mask = 16'h7BDE;
defparam \alu1|start~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N25
cycloneii_lcell_ff \alu1|oldULAb[4] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|muxOut[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [4]));

// Location: LCFF_X15_Y15_N7
cycloneii_lcell_ff \alu1|oldULAb[5] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\mux1|muxOut[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [5]));

// Location: LCCOMB_X18_Y16_N20
cycloneii_lcell_comb \alu1|start~3 (
// Equation(s):
// \alu1|start~3_combout  = (\alu1|oldULAb [4] & ((\alu1|oldULAb [5] $ (\mux1|muxOut[5]~5_combout )) # (!\mux1|muxOut[4]~4_combout ))) # (!\alu1|oldULAb [4] & ((\mux1|muxOut[4]~4_combout ) # (\alu1|oldULAb [5] $ (\mux1|muxOut[5]~5_combout ))))

	.dataa(\alu1|oldULAb [4]),
	.datab(\alu1|oldULAb [5]),
	.datac(\mux1|muxOut[5]~5_combout ),
	.datad(\mux1|muxOut[4]~4_combout ),
	.cin(gnd),
	.combout(\alu1|start~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~3 .lut_mask = 16'h7DBE;
defparam \alu1|start~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N17
cycloneii_lcell_ff \alu1|oldULAb[6] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [6]));

// Location: LCFF_X18_Y15_N19
cycloneii_lcell_ff \alu1|oldULAb[7] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [7]));

// Location: LCCOMB_X21_Y15_N22
cycloneii_lcell_comb \alu1|start~4 (
// Equation(s):
// \alu1|start~4_combout  = (\alu1|oldULAb [6] & ((\alu1|oldULAb [7] $ (\mux1|muxOut[7]~7_combout )) # (!\mux1|muxOut[6]~6_combout ))) # (!\alu1|oldULAb [6] & ((\mux1|muxOut[6]~6_combout ) # (\alu1|oldULAb [7] $ (\mux1|muxOut[7]~7_combout ))))

	.dataa(\alu1|oldULAb [6]),
	.datab(\alu1|oldULAb [7]),
	.datac(\mux1|muxOut[7]~7_combout ),
	.datad(\mux1|muxOut[6]~6_combout ),
	.cin(gnd),
	.combout(\alu1|start~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~4 .lut_mask = 16'h7DBE;
defparam \alu1|start~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneii_lcell_comb \alu1|start~5 (
// Equation(s):
// \alu1|start~5_combout  = (\alu1|start~3_combout ) # ((\alu1|start~1_combout ) # ((\alu1|start~4_combout ) # (\alu1|start~2_combout )))

	.dataa(\alu1|start~3_combout ),
	.datab(\alu1|start~1_combout ),
	.datac(\alu1|start~4_combout ),
	.datad(\alu1|start~2_combout ),
	.cin(gnd),
	.combout(\alu1|start~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~5 .lut_mask = 16'hFFFE;
defparam \alu1|start~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y15_N9
cycloneii_lcell_ff \alu1|oldULAb[8] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\mux1|muxOut[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [8]));

// Location: LCFF_X15_Y15_N5
cycloneii_lcell_ff \alu1|oldULAb[9] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\mux1|muxOut[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [9]));

// Location: LCCOMB_X15_Y15_N0
cycloneii_lcell_comb \alu1|start~6 (
// Equation(s):
// \alu1|start~6_combout  = (\alu1|oldULAb [9] & ((\alu1|oldULAb [8] $ (\mux1|muxOut[8]~8_combout )) # (!\mux1|muxOut[9]~9_combout ))) # (!\alu1|oldULAb [9] & ((\mux1|muxOut[9]~9_combout ) # (\alu1|oldULAb [8] $ (\mux1|muxOut[8]~8_combout ))))

	.dataa(\alu1|oldULAb [9]),
	.datab(\alu1|oldULAb [8]),
	.datac(\mux1|muxOut[9]~9_combout ),
	.datad(\mux1|muxOut[8]~8_combout ),
	.cin(gnd),
	.combout(\alu1|start~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~6 .lut_mask = 16'h7BDE;
defparam \alu1|start~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y13_N1
cycloneii_lcell_ff \alu1|oldULAb[10] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [10]));

// Location: LCFF_X14_Y13_N7
cycloneii_lcell_ff \alu1|oldULAb[11] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [11]));

// Location: LCCOMB_X14_Y13_N12
cycloneii_lcell_comb \alu1|start~7 (
// Equation(s):
// \alu1|start~7_combout  = (\mux1|muxOut[11]~11_combout  & ((\alu1|oldULAb [10] $ (\mux1|muxOut[10]~10_combout )) # (!\alu1|oldULAb [11]))) # (!\mux1|muxOut[11]~11_combout  & ((\alu1|oldULAb [11]) # (\alu1|oldULAb [10] $ (\mux1|muxOut[10]~10_combout ))))

	.dataa(\mux1|muxOut[11]~11_combout ),
	.datab(\alu1|oldULAb [10]),
	.datac(\alu1|oldULAb [11]),
	.datad(\mux1|muxOut[10]~10_combout ),
	.cin(gnd),
	.combout(\alu1|start~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~7 .lut_mask = 16'h7BDE;
defparam \alu1|start~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y12_N19
cycloneii_lcell_ff \alu1|oldULAb[12] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [12]));

// Location: LCFF_X15_Y12_N21
cycloneii_lcell_ff \alu1|oldULAb[13] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\mux1|muxOut[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [13]));

// Location: LCCOMB_X15_Y12_N28
cycloneii_lcell_comb \alu1|start~8 (
// Equation(s):
// \alu1|start~8_combout  = (\alu1|oldULAb [13] & ((\alu1|oldULAb [12] $ (\mux1|muxOut[12]~12_combout )) # (!\mux1|muxOut[13]~13_combout ))) # (!\alu1|oldULAb [13] & ((\mux1|muxOut[13]~13_combout ) # (\alu1|oldULAb [12] $ (\mux1|muxOut[12]~12_combout ))))

	.dataa(\alu1|oldULAb [13]),
	.datab(\alu1|oldULAb [12]),
	.datac(\mux1|muxOut[13]~13_combout ),
	.datad(\mux1|muxOut[12]~12_combout ),
	.cin(gnd),
	.combout(\alu1|start~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~8 .lut_mask = 16'h7BDE;
defparam \alu1|start~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N31
cycloneii_lcell_ff \alu1|oldULAb[14] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|muxOut[14]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [14]));

// Location: LCFF_X15_Y13_N23
cycloneii_lcell_ff \alu1|oldULAb[15] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\mux1|muxOut[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [15]));

// Location: LCCOMB_X15_Y13_N26
cycloneii_lcell_comb \alu1|start~9 (
// Equation(s):
// \alu1|start~9_combout  = (\alu1|oldULAb [14] & ((\mux1|muxOut[15]~15_combout  $ (\alu1|oldULAb [15])) # (!\mux1|muxOut[14]~14_combout ))) # (!\alu1|oldULAb [14] & ((\mux1|muxOut[14]~14_combout ) # (\mux1|muxOut[15]~15_combout  $ (\alu1|oldULAb [15]))))

	.dataa(\alu1|oldULAb [14]),
	.datab(\mux1|muxOut[15]~15_combout ),
	.datac(\alu1|oldULAb [15]),
	.datad(\mux1|muxOut[14]~14_combout ),
	.cin(gnd),
	.combout(\alu1|start~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~9 .lut_mask = 16'h7DBE;
defparam \alu1|start~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneii_lcell_comb \alu1|start~10 (
// Equation(s):
// \alu1|start~10_combout  = (\alu1|start~6_combout ) # ((\alu1|start~9_combout ) # ((\alu1|start~8_combout ) # (\alu1|start~7_combout )))

	.dataa(\alu1|start~6_combout ),
	.datab(\alu1|start~9_combout ),
	.datac(\alu1|start~8_combout ),
	.datad(\alu1|start~7_combout ),
	.cin(gnd),
	.combout(\alu1|start~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~10 .lut_mask = 16'hFFFE;
defparam \alu1|start~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneii_lcell_comb \alu1|start~11 (
// Equation(s):
// \alu1|start~11_combout  = (\alu1|start~10_combout ) # (\alu1|start~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\alu1|start~10_combout ),
	.datad(\alu1|start~5_combout ),
	.cin(gnd),
	.combout(\alu1|start~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~11 .lut_mask = 16'hFFF0;
defparam \alu1|start~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N13
cycloneii_lcell_ff \alu1|oldULAa[0] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [0]));

// Location: LCFF_X23_Y16_N11
cycloneii_lcell_ff \alu1|oldULAa[1] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [1]));

// Location: LCCOMB_X23_Y16_N10
cycloneii_lcell_comb \alu1|start~12 (
// Equation(s):
// \alu1|start~12_combout  = (\alu1|oldULAa [0] & ((\RF1|regsOutA [1] $ (\alu1|oldULAa [1])) # (!\RF1|regsOutA [0]))) # (!\alu1|oldULAa [0] & ((\RF1|regsOutA [0]) # (\RF1|regsOutA [1] $ (\alu1|oldULAa [1]))))

	.dataa(\alu1|oldULAa [0]),
	.datab(\RF1|regsOutA [1]),
	.datac(\alu1|oldULAa [1]),
	.datad(\RF1|regsOutA [0]),
	.cin(gnd),
	.combout(\alu1|start~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~12 .lut_mask = 16'h7DBE;
defparam \alu1|start~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N25
cycloneii_lcell_ff \alu1|oldULAa[2] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [2]));

// Location: LCFF_X23_Y16_N15
cycloneii_lcell_ff \alu1|oldULAa[3] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [3]));

// Location: LCCOMB_X23_Y16_N14
cycloneii_lcell_comb \alu1|start~13 (
// Equation(s):
// \alu1|start~13_combout  = (\alu1|oldULAa [2] & ((\RF1|regsOutA [3] $ (\alu1|oldULAa [3])) # (!\RF1|regsOutA [2]))) # (!\alu1|oldULAa [2] & ((\RF1|regsOutA [2]) # (\RF1|regsOutA [3] $ (\alu1|oldULAa [3]))))

	.dataa(\alu1|oldULAa [2]),
	.datab(\RF1|regsOutA [3]),
	.datac(\alu1|oldULAa [3]),
	.datad(\RF1|regsOutA [2]),
	.cin(gnd),
	.combout(\alu1|start~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~13 .lut_mask = 16'h7DBE;
defparam \alu1|start~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N29
cycloneii_lcell_ff \alu1|oldULAa[4] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [4]));

// Location: LCFF_X23_Y16_N7
cycloneii_lcell_ff \alu1|oldULAa[5] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [5]));

// Location: LCCOMB_X23_Y16_N6
cycloneii_lcell_comb \alu1|start~14 (
// Equation(s):
// \alu1|start~14_combout  = (\RF1|regsOutA [5] & ((\alu1|oldULAa [4] $ (\RF1|regsOutA [4])) # (!\alu1|oldULAa [5]))) # (!\RF1|regsOutA [5] & ((\alu1|oldULAa [5]) # (\alu1|oldULAa [4] $ (\RF1|regsOutA [4]))))

	.dataa(\RF1|regsOutA [5]),
	.datab(\alu1|oldULAa [4]),
	.datac(\alu1|oldULAa [5]),
	.datad(\RF1|regsOutA [4]),
	.cin(gnd),
	.combout(\alu1|start~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~14 .lut_mask = 16'h7BDE;
defparam \alu1|start~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N21
cycloneii_lcell_ff \alu1|oldULAa[6] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [6]));

// Location: LCFF_X23_Y16_N3
cycloneii_lcell_ff \alu1|oldULAa[7] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [7]));

// Location: LCCOMB_X23_Y16_N2
cycloneii_lcell_comb \alu1|start~15 (
// Equation(s):
// \alu1|start~15_combout  = (\RF1|regsOutA [7] & ((\alu1|oldULAa [6] $ (\RF1|regsOutA [6])) # (!\alu1|oldULAa [7]))) # (!\RF1|regsOutA [7] & ((\alu1|oldULAa [7]) # (\alu1|oldULAa [6] $ (\RF1|regsOutA [6]))))

	.dataa(\RF1|regsOutA [7]),
	.datab(\alu1|oldULAa [6]),
	.datac(\alu1|oldULAa [7]),
	.datad(\RF1|regsOutA [6]),
	.cin(gnd),
	.combout(\alu1|start~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~15 .lut_mask = 16'h7BDE;
defparam \alu1|start~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneii_lcell_comb \alu1|start~16 (
// Equation(s):
// \alu1|start~16_combout  = (\alu1|start~12_combout ) # ((\alu1|start~15_combout ) # ((\alu1|start~13_combout ) # (\alu1|start~14_combout )))

	.dataa(\alu1|start~12_combout ),
	.datab(\alu1|start~15_combout ),
	.datac(\alu1|start~13_combout ),
	.datad(\alu1|start~14_combout ),
	.cin(gnd),
	.combout(\alu1|start~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~16 .lut_mask = 16'hFFFE;
defparam \alu1|start~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N29
cycloneii_lcell_ff \alu1|oldULAa[8] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [8]));

// Location: LCFF_X22_Y17_N19
cycloneii_lcell_ff \alu1|oldULAa[9] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [9]));

// Location: LCCOMB_X22_Y17_N18
cycloneii_lcell_comb \alu1|start~17 (
// Equation(s):
// \alu1|start~17_combout  = (\alu1|oldULAa [8] & ((\RF1|regsOutA [9] $ (\alu1|oldULAa [9])) # (!\RF1|regsOutA [8]))) # (!\alu1|oldULAa [8] & ((\RF1|regsOutA [8]) # (\RF1|regsOutA [9] $ (\alu1|oldULAa [9]))))

	.dataa(\alu1|oldULAa [8]),
	.datab(\RF1|regsOutA [9]),
	.datac(\alu1|oldULAa [9]),
	.datad(\RF1|regsOutA [8]),
	.cin(gnd),
	.combout(\alu1|start~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~17 .lut_mask = 16'h7DBE;
defparam \alu1|start~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N13
cycloneii_lcell_ff \alu1|oldULAa[10] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [10]));

// Location: LCFF_X22_Y17_N7
cycloneii_lcell_ff \alu1|oldULAa[11] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [11]));

// Location: LCCOMB_X22_Y17_N6
cycloneii_lcell_comb \alu1|start~18 (
// Equation(s):
// \alu1|start~18_combout  = (\alu1|oldULAa [10] & ((\RF1|regsOutA [11] $ (\alu1|oldULAa [11])) # (!\RF1|regsOutA [10]))) # (!\alu1|oldULAa [10] & ((\RF1|regsOutA [10]) # (\RF1|regsOutA [11] $ (\alu1|oldULAa [11]))))

	.dataa(\alu1|oldULAa [10]),
	.datab(\RF1|regsOutA [11]),
	.datac(\alu1|oldULAa [11]),
	.datad(\RF1|regsOutA [10]),
	.cin(gnd),
	.combout(\alu1|start~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~18 .lut_mask = 16'h7DBE;
defparam \alu1|start~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N5
cycloneii_lcell_ff \alu1|oldULAa[12] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [12]));

// Location: LCFF_X22_Y17_N3
cycloneii_lcell_ff \alu1|oldULAa[13] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [13]));

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \alu1|start~19 (
// Equation(s):
// \alu1|start~19_combout  = (\RF1|regsOutA [13] & ((\alu1|oldULAa [12] $ (\RF1|regsOutA [12])) # (!\alu1|oldULAa [13]))) # (!\RF1|regsOutA [13] & ((\alu1|oldULAa [13]) # (\alu1|oldULAa [12] $ (\RF1|regsOutA [12]))))

	.dataa(\RF1|regsOutA [13]),
	.datab(\alu1|oldULAa [12]),
	.datac(\alu1|oldULAa [13]),
	.datad(\RF1|regsOutA [12]),
	.cin(gnd),
	.combout(\alu1|start~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~19 .lut_mask = 16'h7BDE;
defparam \alu1|start~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N1
cycloneii_lcell_ff \alu1|oldULAa[14] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [14]));

// Location: LCFF_X22_Y17_N15
cycloneii_lcell_ff \alu1|oldULAa[15] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [15]));

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \alu1|start~20 (
// Equation(s):
// \alu1|start~20_combout  = (\RF1|regsOutA [15] & ((\alu1|oldULAa [14] $ (\RF1|regsOutA [14])) # (!\alu1|oldULAa [15]))) # (!\RF1|regsOutA [15] & ((\alu1|oldULAa [15]) # (\alu1|oldULAa [14] $ (\RF1|regsOutA [14]))))

	.dataa(\RF1|regsOutA [15]),
	.datab(\alu1|oldULAa [14]),
	.datac(\alu1|oldULAa [15]),
	.datad(\RF1|regsOutA [14]),
	.cin(gnd),
	.combout(\alu1|start~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~20 .lut_mask = 16'h7BDE;
defparam \alu1|start~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneii_lcell_comb \alu1|start~21 (
// Equation(s):
// \alu1|start~21_combout  = (\alu1|start~18_combout ) # ((\alu1|start~17_combout ) # ((\alu1|start~20_combout ) # (\alu1|start~19_combout )))

	.dataa(\alu1|start~18_combout ),
	.datab(\alu1|start~17_combout ),
	.datac(\alu1|start~20_combout ),
	.datad(\alu1|start~19_combout ),
	.cin(gnd),
	.combout(\alu1|start~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~21 .lut_mask = 16'hFFFE;
defparam \alu1|start~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N29
cycloneii_lcell_ff \alu1|oldULAa[16] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [16]));

// Location: LCFF_X22_Y16_N19
cycloneii_lcell_ff \alu1|oldULAa[17] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [17]));

// Location: LCCOMB_X22_Y16_N18
cycloneii_lcell_comb \alu1|start~22 (
// Equation(s):
// \alu1|start~22_combout  = (\RF1|regsOutA [17] & ((\alu1|oldULAa [16] $ (\RF1|regsOutA [16])) # (!\alu1|oldULAa [17]))) # (!\RF1|regsOutA [17] & ((\alu1|oldULAa [17]) # (\alu1|oldULAa [16] $ (\RF1|regsOutA [16]))))

	.dataa(\RF1|regsOutA [17]),
	.datab(\alu1|oldULAa [16]),
	.datac(\alu1|oldULAa [17]),
	.datad(\RF1|regsOutA [16]),
	.cin(gnd),
	.combout(\alu1|start~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~22 .lut_mask = 16'h7BDE;
defparam \alu1|start~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N1
cycloneii_lcell_ff \alu1|oldULAa[18] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [18]));

// Location: LCFF_X22_Y16_N15
cycloneii_lcell_ff \alu1|oldULAa[19] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [19]));

// Location: LCCOMB_X22_Y16_N14
cycloneii_lcell_comb \alu1|start~23 (
// Equation(s):
// \alu1|start~23_combout  = (\RF1|regsOutA [19] & ((\alu1|oldULAa [18] $ (\RF1|regsOutA [18])) # (!\alu1|oldULAa [19]))) # (!\RF1|regsOutA [19] & ((\alu1|oldULAa [19]) # (\alu1|oldULAa [18] $ (\RF1|regsOutA [18]))))

	.dataa(\RF1|regsOutA [19]),
	.datab(\alu1|oldULAa [18]),
	.datac(\alu1|oldULAa [19]),
	.datad(\RF1|regsOutA [18]),
	.cin(gnd),
	.combout(\alu1|start~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~23 .lut_mask = 16'h7BDE;
defparam \alu1|start~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N25
cycloneii_lcell_ff \alu1|oldULAa[20] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [20]));

// Location: LCFF_X22_Y16_N11
cycloneii_lcell_ff \alu1|oldULAa[21] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [21]));

// Location: LCCOMB_X22_Y16_N10
cycloneii_lcell_comb \alu1|start~24 (
// Equation(s):
// \alu1|start~24_combout  = (\alu1|oldULAa [20] & ((\RF1|regsOutA [21] $ (\alu1|oldULAa [21])) # (!\RF1|regsOutA [20]))) # (!\alu1|oldULAa [20] & ((\RF1|regsOutA [20]) # (\RF1|regsOutA [21] $ (\alu1|oldULAa [21]))))

	.dataa(\alu1|oldULAa [20]),
	.datab(\RF1|regsOutA [21]),
	.datac(\alu1|oldULAa [21]),
	.datad(\RF1|regsOutA [20]),
	.cin(gnd),
	.combout(\alu1|start~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~24 .lut_mask = 16'h7DBE;
defparam \alu1|start~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N17
cycloneii_lcell_ff \alu1|oldULAa[22] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [22]));

// Location: LCFF_X22_Y16_N3
cycloneii_lcell_ff \alu1|oldULAa[23] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [23]));

// Location: LCCOMB_X22_Y16_N2
cycloneii_lcell_comb \alu1|start~25 (
// Equation(s):
// \alu1|start~25_combout  = (\alu1|oldULAa [22] & ((\RF1|regsOutA [23] $ (\alu1|oldULAa [23])) # (!\RF1|regsOutA [22]))) # (!\alu1|oldULAa [22] & ((\RF1|regsOutA [22]) # (\RF1|regsOutA [23] $ (\alu1|oldULAa [23]))))

	.dataa(\alu1|oldULAa [22]),
	.datab(\RF1|regsOutA [23]),
	.datac(\alu1|oldULAa [23]),
	.datad(\RF1|regsOutA [22]),
	.cin(gnd),
	.combout(\alu1|start~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~25 .lut_mask = 16'h7DBE;
defparam \alu1|start~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneii_lcell_comb \alu1|start~26 (
// Equation(s):
// \alu1|start~26_combout  = (\alu1|start~24_combout ) # ((\alu1|start~25_combout ) # ((\alu1|start~23_combout ) # (\alu1|start~22_combout )))

	.dataa(\alu1|start~24_combout ),
	.datab(\alu1|start~25_combout ),
	.datac(\alu1|start~23_combout ),
	.datad(\alu1|start~22_combout ),
	.cin(gnd),
	.combout(\alu1|start~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~26 .lut_mask = 16'hFFFE;
defparam \alu1|start~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N13
cycloneii_lcell_ff \alu1|oldULAa[24] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [24]));

// Location: LCFF_X24_Y16_N7
cycloneii_lcell_ff \alu1|oldULAa[25] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [25]));

// Location: LCCOMB_X24_Y16_N6
cycloneii_lcell_comb \alu1|start~27 (
// Equation(s):
// \alu1|start~27_combout  = (\alu1|oldULAa [24] & ((\RF1|regsOutA [25] $ (\alu1|oldULAa [25])) # (!\RF1|regsOutA [24]))) # (!\alu1|oldULAa [24] & ((\RF1|regsOutA [24]) # (\RF1|regsOutA [25] $ (\alu1|oldULAa [25]))))

	.dataa(\alu1|oldULAa [24]),
	.datab(\RF1|regsOutA [25]),
	.datac(\alu1|oldULAa [25]),
	.datad(\RF1|regsOutA [24]),
	.cin(gnd),
	.combout(\alu1|start~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~27 .lut_mask = 16'h7DBE;
defparam \alu1|start~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N17
cycloneii_lcell_ff \alu1|oldULAa[26] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [26]));

// Location: LCFF_X24_Y16_N23
cycloneii_lcell_ff \alu1|oldULAa[27] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [27]));

// Location: LCCOMB_X24_Y16_N22
cycloneii_lcell_comb \alu1|start~28 (
// Equation(s):
// \alu1|start~28_combout  = (\alu1|oldULAa [26] & ((\RF1|regsOutA [27] $ (\alu1|oldULAa [27])) # (!\RF1|regsOutA [26]))) # (!\alu1|oldULAa [26] & ((\RF1|regsOutA [26]) # (\RF1|regsOutA [27] $ (\alu1|oldULAa [27]))))

	.dataa(\alu1|oldULAa [26]),
	.datab(\RF1|regsOutA [27]),
	.datac(\alu1|oldULAa [27]),
	.datad(\RF1|regsOutA [26]),
	.cin(gnd),
	.combout(\alu1|start~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~28 .lut_mask = 16'h7DBE;
defparam \alu1|start~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N5
cycloneii_lcell_ff \alu1|oldULAa[28] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [28]));

// Location: LCFF_X24_Y16_N11
cycloneii_lcell_ff \alu1|oldULAa[29] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [29]));

// Location: LCCOMB_X24_Y16_N10
cycloneii_lcell_comb \alu1|start~29 (
// Equation(s):
// \alu1|start~29_combout  = (\RF1|regsOutA [29] & ((\alu1|oldULAa [28] $ (\RF1|regsOutA [28])) # (!\alu1|oldULAa [29]))) # (!\RF1|regsOutA [29] & ((\alu1|oldULAa [29]) # (\alu1|oldULAa [28] $ (\RF1|regsOutA [28]))))

	.dataa(\RF1|regsOutA [29]),
	.datab(\alu1|oldULAa [28]),
	.datac(\alu1|oldULAa [29]),
	.datad(\RF1|regsOutA [28]),
	.cin(gnd),
	.combout(\alu1|start~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~29 .lut_mask = 16'h7BDE;
defparam \alu1|start~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N25
cycloneii_lcell_ff \alu1|oldULAa[30] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAa[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [30]));

// Location: LCFF_X24_Y16_N15
cycloneii_lcell_ff \alu1|oldULAa[31] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutA [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAa [31]));

// Location: LCCOMB_X24_Y16_N14
cycloneii_lcell_comb \alu1|start~30 (
// Equation(s):
// \alu1|start~30_combout  = (\alu1|oldULAa [30] & ((\RF1|regsOutA [31] $ (\alu1|oldULAa [31])) # (!\RF1|regsOutA [30]))) # (!\alu1|oldULAa [30] & ((\RF1|regsOutA [30]) # (\RF1|regsOutA [31] $ (\alu1|oldULAa [31]))))

	.dataa(\alu1|oldULAa [30]),
	.datab(\RF1|regsOutA [31]),
	.datac(\alu1|oldULAa [31]),
	.datad(\RF1|regsOutA [30]),
	.cin(gnd),
	.combout(\alu1|start~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~30 .lut_mask = 16'h7DBE;
defparam \alu1|start~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneii_lcell_comb \alu1|start~31 (
// Equation(s):
// \alu1|start~31_combout  = (\alu1|start~27_combout ) # ((\alu1|start~28_combout ) # ((\alu1|start~30_combout ) # (\alu1|start~29_combout )))

	.dataa(\alu1|start~27_combout ),
	.datab(\alu1|start~28_combout ),
	.datac(\alu1|start~30_combout ),
	.datad(\alu1|start~29_combout ),
	.cin(gnd),
	.combout(\alu1|start~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~31 .lut_mask = 16'hFFFE;
defparam \alu1|start~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneii_lcell_comb \alu1|start~32 (
// Equation(s):
// \alu1|start~32_combout  = (\alu1|start~21_combout ) # ((\alu1|start~16_combout ) # ((\alu1|start~26_combout ) # (\alu1|start~31_combout )))

	.dataa(\alu1|start~21_combout ),
	.datab(\alu1|start~16_combout ),
	.datac(\alu1|start~26_combout ),
	.datad(\alu1|start~31_combout ),
	.cin(gnd),
	.combout(\alu1|start~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~32 .lut_mask = 16'hFFFE;
defparam \alu1|start~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N21
cycloneii_lcell_ff \alu1|oldULAb[19] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\mux1|muxOut[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [19]));

// Location: LCFF_X15_Y12_N15
cycloneii_lcell_ff \alu1|oldULAb[21] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [21]));

// Location: LCFF_X15_Y13_N11
cycloneii_lcell_ff \alu1|oldULAb[20] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|muxOut[20]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [20]));

// Location: LCFF_X15_Y10_N7
cycloneii_lcell_ff \alu1|oldULAb[23] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [23]));

// Location: LCFF_X15_Y12_N25
cycloneii_lcell_ff \alu1|oldULAb[24] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\mux1|muxOut[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [24]));

// Location: LCFF_X19_Y16_N1
cycloneii_lcell_ff \alu1|oldULAb[25] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\mux1|muxOut[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [25]));

// Location: LCCOMB_X19_Y16_N14
cycloneii_lcell_comb \alu1|start~40 (
// Equation(s):
// \alu1|start~40_combout  = (\alu1|oldULAb [24] & ((\alu1|oldULAb [25] $ (\mux1|muxOut[25]~25_combout )) # (!\mux1|muxOut[24]~24_combout ))) # (!\alu1|oldULAb [24] & ((\mux1|muxOut[24]~24_combout ) # (\alu1|oldULAb [25] $ (\mux1|muxOut[25]~25_combout ))))

	.dataa(\alu1|oldULAb [24]),
	.datab(\alu1|oldULAb [25]),
	.datac(\mux1|muxOut[25]~25_combout ),
	.datad(\mux1|muxOut[24]~24_combout ),
	.cin(gnd),
	.combout(\alu1|start~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~40 .lut_mask = 16'h7DBE;
defparam \alu1|start~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y13_N23
cycloneii_lcell_ff \alu1|oldULAb[26] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [26]));

// Location: LCFF_X15_Y15_N13
cycloneii_lcell_ff \alu1|oldULAb[28] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\mux1|muxOut[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [28]));

// Location: LCFF_X15_Y10_N25
cycloneii_lcell_ff \alu1|oldULAb[30] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [30]));

// Location: LCCOMB_X19_Y17_N6
cycloneii_lcell_comb \alu1|multiplier_1|load~0 (
// Equation(s):
// \alu1|multiplier_1|load~0_combout  = (\alu1|multiplier_1|load~regout ) # ((!\alu1|multiplier_1|estado [1] & \alu1|start~regout ))

	.dataa(\alu1|multiplier_1|estado [1]),
	.datab(\alu1|multiplier_1|load~regout ),
	.datac(\alu1|start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu1|multiplier_1|load~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|load~0 .lut_mask = 16'hDCDC;
defparam \alu1|multiplier_1|load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneii_lcell_comb \alu1|multiplier_1|count~64 (
// Equation(s):
// \alu1|multiplier_1|count~64_combout  = (\alu1|multiplier_1|Add1~0_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(\alu1|multiplier_1|Add1~0_combout ),
	.datab(vcc),
	.datac(\alu1|start~regout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~64 .lut_mask = 16'hAAA0;
defparam \alu1|multiplier_1|count~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneii_lcell_comb \alu1|multiplier_1|count~65 (
// Equation(s):
// \alu1|multiplier_1|count~65_combout  = (\alu1|multiplier_1|Add1~2_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(\alu1|multiplier_1|Add1~2_combout ),
	.datab(\alu1|start~regout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~65 .lut_mask = 16'hAA88;
defparam \alu1|multiplier_1|count~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneii_lcell_comb \alu1|multiplier_1|count~66 (
// Equation(s):
// \alu1|multiplier_1|count~66_combout  = (\alu1|multiplier_1|Add1~4_combout  & ((\alu1|multiplier_1|load~regout ) # (\alu1|start~regout )))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(\alu1|start~regout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add1~4_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~66 .lut_mask = 16'hEE00;
defparam \alu1|multiplier_1|count~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneii_lcell_comb \alu1|multiplier_1|count~67 (
// Equation(s):
// \alu1|multiplier_1|count~67_combout  = (\alu1|multiplier_1|Add1~6_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|Add1~6_combout ),
	.datac(\alu1|start~regout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~67 .lut_mask = 16'hCCC0;
defparam \alu1|multiplier_1|count~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneii_lcell_comb \alu1|multiplier_1|count~68 (
// Equation(s):
// \alu1|multiplier_1|count~68_combout  = (\alu1|multiplier_1|Add1~10_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(\alu1|multiplier_1|Add1~10_combout ),
	.datab(vcc),
	.datac(\alu1|start~regout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~68 .lut_mask = 16'hAAA0;
defparam \alu1|multiplier_1|count~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneii_lcell_comb \alu1|multiplier_1|count~69 (
// Equation(s):
// \alu1|multiplier_1|count~69_combout  = (\alu1|multiplier_1|Add1~8_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(\alu1|multiplier_1|Add1~8_combout ),
	.datab(vcc),
	.datac(\alu1|start~regout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~69 .lut_mask = 16'hAAA0;
defparam \alu1|multiplier_1|count~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneii_lcell_comb \alu1|multiplier_1|count~71 (
// Equation(s):
// \alu1|multiplier_1|count~71_combout  = (\alu1|multiplier_1|Add1~14_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~14_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~71 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneii_lcell_comb \alu1|multiplier_1|count~72 (
// Equation(s):
// \alu1|multiplier_1|count~72_combout  = (\alu1|multiplier_1|Add1~16_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(\alu1|start~regout ),
	.datab(vcc),
	.datac(\alu1|multiplier_1|Add1~16_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~72 .lut_mask = 16'hF0A0;
defparam \alu1|multiplier_1|count~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneii_lcell_comb \alu1|multiplier_1|count~80 (
// Equation(s):
// \alu1|multiplier_1|count~80_combout  = (\alu1|multiplier_1|Add1~48_combout  & ((\alu1|multiplier_1|load~regout ) # (\alu1|start~regout )))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(\alu1|start~regout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add1~48_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~80 .lut_mask = 16'hEE00;
defparam \alu1|multiplier_1|count~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneii_lcell_comb \alu1|multiplier_1|count~89 (
// Equation(s):
// \alu1|multiplier_1|count~89_combout  = (\alu1|multiplier_1|Add1~50_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~50_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~89 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneii_lcell_comb \alu1|multiplier_1|count~90 (
// Equation(s):
// \alu1|multiplier_1|count~90_combout  = (\alu1|multiplier_1|Add1~52_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~52_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~90 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneii_lcell_comb \alu1|multiplier_1|count~91 (
// Equation(s):
// \alu1|multiplier_1|count~91_combout  = (\alu1|multiplier_1|Add1~54_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~54_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~91 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneii_lcell_comb \alu1|multiplier_1|count~92 (
// Equation(s):
// \alu1|multiplier_1|count~92_combout  = (\alu1|multiplier_1|Add1~56_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|load~regout ),
	.datad(\alu1|multiplier_1|Add1~56_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~92 .lut_mask = 16'hFC00;
defparam \alu1|multiplier_1|count~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneii_lcell_comb \alu1|multiplier_1|count~93 (
// Equation(s):
// \alu1|multiplier_1|count~93_combout  = (\alu1|multiplier_1|Add1~58_combout  & ((\alu1|multiplier_1|load~regout ) # (\alu1|start~regout )))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(vcc),
	.datac(\alu1|start~regout ),
	.datad(\alu1|multiplier_1|Add1~58_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~93 .lut_mask = 16'hFA00;
defparam \alu1|multiplier_1|count~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneii_lcell_comb \alu1|multiplier_1|count~94 (
// Equation(s):
// \alu1|multiplier_1|count~94_combout  = (\alu1|multiplier_1|Add1~60_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~60_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~94 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneii_lcell_comb \alu1|multiplier_1|register~55 (
// Equation(s):
// \alu1|multiplier_1|register~55_combout  = (!\alu1|start~regout  & (\alu1|multiplier_1|register [32] & !\alu1|multiplier_1|load~regout ))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|register [32]),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~55 .lut_mask = 16'h0030;
defparam \alu1|multiplier_1|register~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock2~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock2));
// synopsys translate_off
defparam \clock2~I .input_async_reset = "none";
defparam \clock2~I .input_power_up = "low";
defparam \clock2~I .input_register_mode = "none";
defparam \clock2~I .input_sync_reset = "none";
defparam \clock2~I .oe_async_reset = "none";
defparam \clock2~I .oe_power_up = "low";
defparam \clock2~I .oe_register_mode = "none";
defparam \clock2~I .oe_sync_reset = "none";
defparam \clock2~I .operation_mode = "input";
defparam \clock2~I .output_async_reset = "none";
defparam \clock2~I .output_power_up = "low";
defparam \clock2~I .output_register_mode = "none";
defparam \clock2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \clock2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock2~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock2~clkctrl_outclk ));
// synopsys translate_off
defparam \clock2~clkctrl .clock_type = "global clock";
defparam \clock2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \ctr1|Equal3~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ctr1|Equal3~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctr1|Equal3~0clkctrl_outclk ));
// synopsys translate_off
defparam \ctr1|Equal3~0clkctrl .clock_type = "global clock";
defparam \ctr1|Equal3~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneii_lcell_comb \alu1|oldULAa[0]~feeder (
// Equation(s):
// \alu1|oldULAa[0]~feeder_combout  = \RF1|regsOutA [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [0]),
	.cin(gnd),
	.combout(\alu1|oldULAa[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[0]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneii_lcell_comb \alu1|oldULAa[2]~feeder (
// Equation(s):
// \alu1|oldULAa[2]~feeder_combout  = \RF1|regsOutA [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [2]),
	.cin(gnd),
	.combout(\alu1|oldULAa[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[2]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneii_lcell_comb \alu1|oldULAa[4]~feeder (
// Equation(s):
// \alu1|oldULAa[4]~feeder_combout  = \RF1|regsOutA [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [4]),
	.cin(gnd),
	.combout(\alu1|oldULAa[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[4]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneii_lcell_comb \alu1|oldULAa[6]~feeder (
// Equation(s):
// \alu1|oldULAa[6]~feeder_combout  = \RF1|regsOutA [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [6]),
	.cin(gnd),
	.combout(\alu1|oldULAa[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[6]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneii_lcell_comb \alu1|oldULAa[8]~feeder (
// Equation(s):
// \alu1|oldULAa[8]~feeder_combout  = \RF1|regsOutA [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [8]),
	.cin(gnd),
	.combout(\alu1|oldULAa[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[8]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneii_lcell_comb \alu1|oldULAa[10]~feeder (
// Equation(s):
// \alu1|oldULAa[10]~feeder_combout  = \RF1|regsOutA [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [10]),
	.cin(gnd),
	.combout(\alu1|oldULAa[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[10]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneii_lcell_comb \alu1|oldULAa[12]~feeder (
// Equation(s):
// \alu1|oldULAa[12]~feeder_combout  = \RF1|regsOutA [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [12]),
	.cin(gnd),
	.combout(\alu1|oldULAa[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[12]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \alu1|oldULAa[14]~feeder (
// Equation(s):
// \alu1|oldULAa[14]~feeder_combout  = \RF1|regsOutA [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [14]),
	.cin(gnd),
	.combout(\alu1|oldULAa[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[14]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneii_lcell_comb \alu1|oldULAa[16]~feeder (
// Equation(s):
// \alu1|oldULAa[16]~feeder_combout  = \RF1|regsOutA [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [16]),
	.cin(gnd),
	.combout(\alu1|oldULAa[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[16]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneii_lcell_comb \alu1|oldULAa[18]~feeder (
// Equation(s):
// \alu1|oldULAa[18]~feeder_combout  = \RF1|regsOutA [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [18]),
	.cin(gnd),
	.combout(\alu1|oldULAa[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[18]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneii_lcell_comb \alu1|oldULAa[20]~feeder (
// Equation(s):
// \alu1|oldULAa[20]~feeder_combout  = \RF1|regsOutA [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [20]),
	.cin(gnd),
	.combout(\alu1|oldULAa[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[20]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneii_lcell_comb \alu1|oldULAa[22]~feeder (
// Equation(s):
// \alu1|oldULAa[22]~feeder_combout  = \RF1|regsOutA [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [22]),
	.cin(gnd),
	.combout(\alu1|oldULAa[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[22]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneii_lcell_comb \alu1|oldULAa[24]~feeder (
// Equation(s):
// \alu1|oldULAa[24]~feeder_combout  = \RF1|regsOutA [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [24]),
	.cin(gnd),
	.combout(\alu1|oldULAa[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[24]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneii_lcell_comb \alu1|oldULAa[26]~feeder (
// Equation(s):
// \alu1|oldULAa[26]~feeder_combout  = \RF1|regsOutA [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [26]),
	.cin(gnd),
	.combout(\alu1|oldULAa[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[26]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneii_lcell_comb \alu1|oldULAa[28]~feeder (
// Equation(s):
// \alu1|oldULAa[28]~feeder_combout  = \RF1|regsOutA [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [28]),
	.cin(gnd),
	.combout(\alu1|oldULAa[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[28]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneii_lcell_comb \alu1|oldULAa[30]~feeder (
// Equation(s):
// \alu1|oldULAa[30]~feeder_combout  = \RF1|regsOutA [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutA [30]),
	.cin(gnd),
	.combout(\alu1|oldULAa[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAa[30]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAa[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneii_lcell_comb \alu1|multiplier_1|register[30]~feeder (
// Equation(s):
// \alu1|multiplier_1|register[30]~feeder_combout  = \alu1|multiplier_1|register[30]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu1|multiplier_1|register[30]~30_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[30]~feeder .lut_mask = 16'hFF00;
defparam \alu1|multiplier_1|register[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneii_lcell_comb \RF1|regS1[0]~feeder (
// Equation(s):
// \RF1|regS1[0]~feeder_combout  = \mux2|muxOut[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[0]~0_combout ),
	.cin(gnd),
	.combout(\RF1|regS1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS1[0]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneii_lcell_comb \RF1|regS3[0]~feeder (
// Equation(s):
// \RF1|regS3[0]~feeder_combout  = \mux2|muxOut[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[0]~0_combout ),
	.cin(gnd),
	.combout(\RF1|regS3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS3[0]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
cycloneii_lcell_comb \RF1|regT7[0]~feeder (
// Equation(s):
// \RF1|regT7[0]~feeder_combout  = \mux2|muxOut[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[0]~0_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[0]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneii_lcell_comb \RF1|regS2[1]~feeder (
// Equation(s):
// \RF1|regS2[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regS2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS2[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneii_lcell_comb \RF1|regT3[1]~feeder (
// Equation(s):
// \RF1|regT3[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regT3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT3[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneii_lcell_comb \RF1|regS3[1]~feeder (
// Equation(s):
// \RF1|regS3[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regS3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS3[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneii_lcell_comb \RF1|regS1[1]~feeder (
// Equation(s):
// \RF1|regS1[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regS1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS1[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneii_lcell_comb \RF1|regS6[1]~feeder (
// Equation(s):
// \RF1|regS6[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regS6[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS6[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS6[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
cycloneii_lcell_comb \RF1|regT4[2]~feeder (
// Equation(s):
// \RF1|regT4[2]~feeder_combout  = \mux2|muxOut[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[2]~2_combout ),
	.cin(gnd),
	.combout(\RF1|regT4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT4[2]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneii_lcell_comb \RF1|regT2[2]~feeder (
// Equation(s):
// \RF1|regT2[2]~feeder_combout  = \mux2|muxOut[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[2]~2_combout ),
	.cin(gnd),
	.combout(\RF1|regT2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT2[2]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneii_lcell_comb \RF1|regS2[3]~feeder (
// Equation(s):
// \RF1|regS2[3]~feeder_combout  = \mux2|muxOut[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[3]~3_combout ),
	.cin(gnd),
	.combout(\RF1|regS2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS2[3]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneii_lcell_comb \RF1|regT5[4]~feeder (
// Equation(s):
// \RF1|regT5[4]~feeder_combout  = \mux2|muxOut[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[4]~4_combout ),
	.cin(gnd),
	.combout(\RF1|regT5[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT5[4]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT5[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneii_lcell_comb \RF1|regT2[4]~feeder (
// Equation(s):
// \RF1|regT2[4]~feeder_combout  = \mux2|muxOut[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[4]~4_combout ),
	.cin(gnd),
	.combout(\RF1|regT2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT2[4]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneii_lcell_comb \RF1|regS7[5]~feeder (
// Equation(s):
// \RF1|regS7[5]~feeder_combout  = \mux2|muxOut[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[5]~5_combout ),
	.cin(gnd),
	.combout(\RF1|regS7[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS7[5]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS7[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneii_lcell_comb \RF1|regT7[6]~feeder (
// Equation(s):
// \RF1|regT7[6]~feeder_combout  = \mux2|muxOut[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[6]~6_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[6]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneii_lcell_comb \RF1|regT1[7]~feeder (
// Equation(s):
// \RF1|regT1[7]~feeder_combout  = \mux2|muxOut[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[7]~7_combout ),
	.cin(gnd),
	.combout(\RF1|regT1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT1[7]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneii_lcell_comb \RF1|regS7[7]~feeder (
// Equation(s):
// \RF1|regS7[7]~feeder_combout  = \mux2|muxOut[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[7]~7_combout ),
	.cin(gnd),
	.combout(\RF1|regS7[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS7[7]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS7[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneii_lcell_comb \RF1|regS1[8]~feeder (
// Equation(s):
// \RF1|regS1[8]~feeder_combout  = \mux2|muxOut[8]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[8]~8_combout ),
	.cin(gnd),
	.combout(\RF1|regS1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS1[8]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneii_lcell_comb \RF1|regS2[11]~feeder (
// Equation(s):
// \RF1|regS2[11]~feeder_combout  = \mux2|muxOut[11]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[11]~11_combout ),
	.cin(gnd),
	.combout(\RF1|regS2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS2[11]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneii_lcell_comb \RF1|regT7[11]~feeder (
// Equation(s):
// \RF1|regT7[11]~feeder_combout  = \mux2|muxOut[11]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[11]~11_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[11]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneii_lcell_comb \RF1|regS2[13]~feeder (
// Equation(s):
// \RF1|regS2[13]~feeder_combout  = \mux2|muxOut[13]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[13]~13_combout ),
	.cin(gnd),
	.combout(\RF1|regS2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS2[13]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneii_lcell_comb \RF1|regT3[13]~feeder (
// Equation(s):
// \RF1|regT3[13]~feeder_combout  = \mux2|muxOut[13]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[13]~13_combout ),
	.cin(gnd),
	.combout(\RF1|regT3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT3[13]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneii_lcell_comb \RF1|regS3[16]~feeder (
// Equation(s):
// \RF1|regS3[16]~feeder_combout  = \mux2|muxOut[16]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[16]~16_combout ),
	.cin(gnd),
	.combout(\RF1|regS3[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS3[16]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS3[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneii_lcell_comb \RF1|regT0[16]~feeder (
// Equation(s):
// \RF1|regT0[16]~feeder_combout  = \mux2|muxOut[16]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[16]~16_combout ),
	.cin(gnd),
	.combout(\RF1|regT0[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT0[16]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT0[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneii_lcell_comb \RF1|regT3[16]~feeder (
// Equation(s):
// \RF1|regT3[16]~feeder_combout  = \mux2|muxOut[16]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[16]~16_combout ),
	.cin(gnd),
	.combout(\RF1|regT3[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT3[16]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT3[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneii_lcell_comb \RF1|regS6[16]~feeder (
// Equation(s):
// \RF1|regS6[16]~feeder_combout  = \mux2|muxOut[16]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[16]~16_combout ),
	.cin(gnd),
	.combout(\RF1|regS6[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS6[16]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS6[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneii_lcell_comb \RF1|regT3[17]~feeder (
// Equation(s):
// \RF1|regT3[17]~feeder_combout  = \mux2|muxOut[17]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[17]~17_combout ),
	.cin(gnd),
	.combout(\RF1|regT3[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT3[17]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT3[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N4
cycloneii_lcell_comb \RF1|regT7[18]~feeder (
// Equation(s):
// \RF1|regT7[18]~feeder_combout  = \mux2|muxOut[18]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[18]~18_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[18]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
cycloneii_lcell_comb \RF1|regT4[18]~feeder (
// Equation(s):
// \RF1|regT4[18]~feeder_combout  = \mux2|muxOut[18]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[18]~18_combout ),
	.cin(gnd),
	.combout(\RF1|regT4[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT4[18]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT4[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \RF1|regT7[19]~feeder (
// Equation(s):
// \RF1|regT7[19]~feeder_combout  = \mux2|muxOut[19]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[19]~19_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[19]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneii_lcell_comb \RF1|regS6[20]~feeder (
// Equation(s):
// \RF1|regS6[20]~feeder_combout  = \mux2|muxOut[20]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[20]~20_combout ),
	.cin(gnd),
	.combout(\RF1|regS6[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS6[20]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS6[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \RF1|regT7[22]~feeder (
// Equation(s):
// \RF1|regT7[22]~feeder_combout  = \mux2|muxOut[22]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[22]~22_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[22]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneii_lcell_comb \RF1|regS7[22]~feeder (
// Equation(s):
// \RF1|regS7[22]~feeder_combout  = \mux2|muxOut[22]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[22]~22_combout ),
	.cin(gnd),
	.combout(\RF1|regS7[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS7[22]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS7[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
cycloneii_lcell_comb \RF1|regT2[22]~feeder (
// Equation(s):
// \RF1|regT2[22]~feeder_combout  = \mux2|muxOut[22]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[22]~22_combout ),
	.cin(gnd),
	.combout(\RF1|regT2[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT2[22]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT2[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
cycloneii_lcell_comb \RF1|regS6[25]~feeder (
// Equation(s):
// \RF1|regS6[25]~feeder_combout  = \mux2|muxOut[25]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[25]~25_combout ),
	.cin(gnd),
	.combout(\RF1|regS6[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS6[25]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS6[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneii_lcell_comb \RF1|regT2[25]~feeder (
// Equation(s):
// \RF1|regT2[25]~feeder_combout  = \mux2|muxOut[25]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[25]~25_combout ),
	.cin(gnd),
	.combout(\RF1|regT2[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT2[25]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT2[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N28
cycloneii_lcell_comb \RF1|regT5[28]~feeder (
// Equation(s):
// \RF1|regT5[28]~feeder_combout  = \mux2|muxOut[28]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[28]~28_combout ),
	.cin(gnd),
	.combout(\RF1|regT5[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT5[28]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT5[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N10
cycloneii_lcell_comb \RF1|regT6[28]~feeder (
// Equation(s):
// \RF1|regT6[28]~feeder_combout  = \mux2|muxOut[28]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[28]~28_combout ),
	.cin(gnd),
	.combout(\RF1|regT6[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT6[28]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT6[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneii_lcell_comb \RF1|regS4[28]~feeder (
// Equation(s):
// \RF1|regS4[28]~feeder_combout  = \mux2|muxOut[28]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[28]~28_combout ),
	.cin(gnd),
	.combout(\RF1|regS4[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS4[28]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS4[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneii_lcell_comb \RF1|regT3[29]~feeder (
// Equation(s):
// \RF1|regT3[29]~feeder_combout  = \mux2|muxOut[29]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[29]~29_combout ),
	.cin(gnd),
	.combout(\RF1|regT3[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT3[29]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT3[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneii_lcell_comb \RF1|regS5[30]~feeder (
// Equation(s):
// \RF1|regS5[30]~feeder_combout  = \mux2|muxOut[30]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[30]~30_combout ),
	.cin(gnd),
	.combout(\RF1|regS5[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS5[30]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS5[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneii_lcell_comb \RF1|regT6[30]~feeder (
// Equation(s):
// \RF1|regT6[30]~feeder_combout  = \mux2|muxOut[30]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[30]~30_combout ),
	.cin(gnd),
	.combout(\RF1|regT6[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT6[30]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT6[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneii_lcell_comb \RF1|regS6[31]~feeder (
// Equation(s):
// \RF1|regS6[31]~feeder_combout  = \mux2|muxOut[31]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[31]~31_combout ),
	.cin(gnd),
	.combout(\RF1|regS6[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS6[31]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS6[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneii_lcell_comb \alu1|oldULAb[1]~feeder (
// Equation(s):
// \alu1|oldULAb[1]~feeder_combout  = \mux1|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux1|muxOut[1]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu1|oldULAb[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[1]~feeder .lut_mask = 16'hF0F0;
defparam \alu1|oldULAb[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneii_lcell_comb \alu1|oldULAb[2]~feeder (
// Equation(s):
// \alu1|oldULAb[2]~feeder_combout  = \mux1|muxOut[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|muxOut[2]~2_combout ),
	.cin(gnd),
	.combout(\alu1|oldULAb[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[2]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAb[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneii_lcell_comb \alu1|oldULAb[3]~feeder (
// Equation(s):
// \alu1|oldULAb[3]~feeder_combout  = \mux1|muxOut[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|muxOut[3]~3_combout ),
	.cin(gnd),
	.combout(\alu1|oldULAb[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[3]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAb[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneii_lcell_comb \alu1|oldULAb[6]~feeder (
// Equation(s):
// \alu1|oldULAb[6]~feeder_combout  = \mux1|muxOut[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|muxOut[6]~6_combout ),
	.cin(gnd),
	.combout(\alu1|oldULAb[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[6]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAb[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneii_lcell_comb \alu1|oldULAb[7]~feeder (
// Equation(s):
// \alu1|oldULAb[7]~feeder_combout  = \mux1|muxOut[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux1|muxOut[7]~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu1|oldULAb[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[7]~feeder .lut_mask = 16'hF0F0;
defparam \alu1|oldULAb[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneii_lcell_comb \alu1|oldULAb[10]~feeder (
// Equation(s):
// \alu1|oldULAb[10]~feeder_combout  = \mux1|muxOut[10]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|muxOut[10]~10_combout ),
	.cin(gnd),
	.combout(\alu1|oldULAb[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[10]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAb[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneii_lcell_comb \alu1|oldULAb[11]~feeder (
// Equation(s):
// \alu1|oldULAb[11]~feeder_combout  = \mux1|muxOut[11]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|muxOut[11]~11_combout ),
	.cin(gnd),
	.combout(\alu1|oldULAb[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[11]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAb[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N18
cycloneii_lcell_comb \alu1|oldULAb[12]~feeder (
// Equation(s):
// \alu1|oldULAb[12]~feeder_combout  = \mux1|muxOut[12]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|muxOut[12]~12_combout ),
	.cin(gnd),
	.combout(\alu1|oldULAb[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[12]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAb[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
cycloneii_lcell_comb \alu1|oldULAb[21]~feeder (
// Equation(s):
// \alu1|oldULAb[21]~feeder_combout  = \mux1|muxOut[21]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|muxOut[21]~21_combout ),
	.cin(gnd),
	.combout(\alu1|oldULAb[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[21]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAb[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N6
cycloneii_lcell_comb \alu1|oldULAb[23]~feeder (
// Equation(s):
// \alu1|oldULAb[23]~feeder_combout  = \mux1|muxOut[23]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|muxOut[23]~23_combout ),
	.cin(gnd),
	.combout(\alu1|oldULAb[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[23]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAb[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneii_lcell_comb \alu1|oldULAb[26]~feeder (
// Equation(s):
// \alu1|oldULAb[26]~feeder_combout  = \mux1|muxOut[26]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|muxOut[26]~26_combout ),
	.cin(gnd),
	.combout(\alu1|oldULAb[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[26]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAb[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N24
cycloneii_lcell_comb \alu1|oldULAb[30]~feeder (
// Equation(s):
// \alu1|oldULAb[30]~feeder_combout  = \mux1|muxOut[30]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|muxOut[30]~30_combout ),
	.cin(gnd),
	.combout(\alu1|oldULAb[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[30]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAb[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[3]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[3]~feeder_combout  = \D1|regOut [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\D1|regOut [1]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneii_lcell_comb \D2|regOut[25]~feeder (
// Equation(s):
// \D2|regOut[25]~feeder_combout  = \D1|regOut [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\D1|regOut [25]),
	.cin(gnd),
	.combout(\D2|regOut[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D2|regOut[25]~feeder .lut_mask = 16'hFF00;
defparam \D2|regOut[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
cycloneii_lcell_comb \D2|regOut[27]~feeder (
// Equation(s):
// \D2|regOut[27]~feeder_combout  = \D1|regOut [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(\D1|regOut [27]),
	.datad(vcc),
	.cin(gnd),
	.combout(\D2|regOut[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D2|regOut[27]~feeder .lut_mask = 16'hF0F0;
defparam \D2|regOut[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[25]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[25]~feeder_combout  = \B|regOut [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [2]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[25]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneii_lcell_comb \ram1|ram~3feeder (
// Equation(s):
// \ram1|ram~3feeder_combout  = \B|regOut [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [2]),
	.cin(gnd),
	.combout(\ram1|ram~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~3feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneii_lcell_comb \ram1|ram~4feeder (
// Equation(s):
// \ram1|ram~4feeder_combout  = \B|regOut [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [3]),
	.cin(gnd),
	.combout(\ram1|ram~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~4feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
cycloneii_lcell_comb \ram1|ram~5feeder (
// Equation(s):
// \ram1|ram~5feeder_combout  = \B|regOut [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [4]),
	.cin(gnd),
	.combout(\ram1|ram~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~5feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneii_lcell_comb \ram1|ram~9feeder (
// Equation(s):
// \ram1|ram~9feeder_combout  = \B|regOut [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [8]),
	.cin(gnd),
	.combout(\ram1|ram~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~9feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N2
cycloneii_lcell_comb \ram1|ram~11feeder (
// Equation(s):
// \ram1|ram~11feeder_combout  = \B|regOut [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [10]),
	.cin(gnd),
	.combout(\ram1|ram~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~11feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneii_lcell_comb \ram1|ram~12feeder (
// Equation(s):
// \ram1|ram~12feeder_combout  = \B|regOut [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [11]),
	.cin(gnd),
	.combout(\ram1|ram~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~12feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[43]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[43]~feeder_combout  = \B|regOut [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(\B|regOut [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[43]~feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram_rtl_0_bypass[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[45]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[45]~feeder_combout  = \B|regOut [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [12]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[45]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneii_lcell_comb \ram1|ram~14feeder (
// Equation(s):
// \ram1|ram~14feeder_combout  = \B|regOut [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [13]),
	.cin(gnd),
	.combout(\ram1|ram~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~14feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[53]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[53]~feeder_combout  = \B|regOut [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [16]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[53]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[55]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[55]~feeder_combout  = \B|regOut [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [17]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[55]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneii_lcell_comb \ram1|ram~32feeder (
// Equation(s):
// \ram1|ram~32feeder_combout  = \B|regOut [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [31]),
	.cin(gnd),
	.combout(\ram1|ram~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~32feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[22]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \ram1|ram_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneii_lcell_comb \pc1|PCAdress[0]~27 (
// Equation(s):
// \pc1|PCAdress[0]~27_combout  = !\pc1|PCAdress [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc1|PCAdress [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc1|PCAdress[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|PCAdress[0]~27 .lut_mask = 16'h0F0F;
defparam \pc1|PCAdress[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X23_Y8_N17
cycloneii_lcell_ff \pc1|PCAdress[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc1|PCAdress[0]~27_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PCAdress [0]));

// Location: LCCOMB_X24_Y8_N12
cycloneii_lcell_comb \pc1|PCAdress[1]~9 (
// Equation(s):
// \pc1|PCAdress[1]~9_combout  = (\pc1|PCAdress [1] & (\pc1|PCAdress [0] $ (VCC))) # (!\pc1|PCAdress [1] & (\pc1|PCAdress [0] & VCC))
// \pc1|PCAdress[1]~10  = CARRY((\pc1|PCAdress [1] & \pc1|PCAdress [0]))

	.dataa(\pc1|PCAdress [1]),
	.datab(\pc1|PCAdress [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc1|PCAdress[1]~9_combout ),
	.cout(\pc1|PCAdress[1]~10 ));
// synopsys translate_off
defparam \pc1|PCAdress[1]~9 .lut_mask = 16'h6688;
defparam \pc1|PCAdress[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N13
cycloneii_lcell_ff \pc1|PCAdress[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc1|PCAdress[1]~9_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PCAdress [1]));

// Location: LCCOMB_X24_Y8_N14
cycloneii_lcell_comb \pc1|PCAdress[2]~11 (
// Equation(s):
// \pc1|PCAdress[2]~11_combout  = (\pc1|PCAdress [2] & (!\pc1|PCAdress[1]~10 )) # (!\pc1|PCAdress [2] & ((\pc1|PCAdress[1]~10 ) # (GND)))
// \pc1|PCAdress[2]~12  = CARRY((!\pc1|PCAdress[1]~10 ) # (!\pc1|PCAdress [2]))

	.dataa(vcc),
	.datab(\pc1|PCAdress [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|PCAdress[1]~10 ),
	.combout(\pc1|PCAdress[2]~11_combout ),
	.cout(\pc1|PCAdress[2]~12 ));
// synopsys translate_off
defparam \pc1|PCAdress[2]~11 .lut_mask = 16'h3C3F;
defparam \pc1|PCAdress[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y8_N15
cycloneii_lcell_ff \pc1|PCAdress[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc1|PCAdress[2]~11_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PCAdress [2]));

// Location: LCCOMB_X24_Y8_N16
cycloneii_lcell_comb \pc1|PCAdress[3]~13 (
// Equation(s):
// \pc1|PCAdress[3]~13_combout  = (\pc1|PCAdress [3] & (\pc1|PCAdress[2]~12  $ (GND))) # (!\pc1|PCAdress [3] & (!\pc1|PCAdress[2]~12  & VCC))
// \pc1|PCAdress[3]~14  = CARRY((\pc1|PCAdress [3] & !\pc1|PCAdress[2]~12 ))

	.dataa(\pc1|PCAdress [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|PCAdress[2]~12 ),
	.combout(\pc1|PCAdress[3]~13_combout ),
	.cout(\pc1|PCAdress[3]~14 ));
// synopsys translate_off
defparam \pc1|PCAdress[3]~13 .lut_mask = 16'hA50A;
defparam \pc1|PCAdress[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y8_N17
cycloneii_lcell_ff \pc1|PCAdress[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc1|PCAdress[3]~13_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PCAdress [3]));

// Location: LCCOMB_X24_Y8_N18
cycloneii_lcell_comb \pc1|PCAdress[4]~15 (
// Equation(s):
// \pc1|PCAdress[4]~15_combout  = (\pc1|PCAdress [4] & (!\pc1|PCAdress[3]~14 )) # (!\pc1|PCAdress [4] & ((\pc1|PCAdress[3]~14 ) # (GND)))
// \pc1|PCAdress[4]~16  = CARRY((!\pc1|PCAdress[3]~14 ) # (!\pc1|PCAdress [4]))

	.dataa(vcc),
	.datab(\pc1|PCAdress [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|PCAdress[3]~14 ),
	.combout(\pc1|PCAdress[4]~15_combout ),
	.cout(\pc1|PCAdress[4]~16 ));
// synopsys translate_off
defparam \pc1|PCAdress[4]~15 .lut_mask = 16'h3C3F;
defparam \pc1|PCAdress[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y8_N19
cycloneii_lcell_ff \pc1|PCAdress[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc1|PCAdress[4]~15_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PCAdress [4]));

// Location: LCCOMB_X24_Y8_N20
cycloneii_lcell_comb \pc1|PCAdress[5]~17 (
// Equation(s):
// \pc1|PCAdress[5]~17_combout  = (\pc1|PCAdress [5] & (\pc1|PCAdress[4]~16  $ (GND))) # (!\pc1|PCAdress [5] & (!\pc1|PCAdress[4]~16  & VCC))
// \pc1|PCAdress[5]~18  = CARRY((\pc1|PCAdress [5] & !\pc1|PCAdress[4]~16 ))

	.dataa(\pc1|PCAdress [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|PCAdress[4]~16 ),
	.combout(\pc1|PCAdress[5]~17_combout ),
	.cout(\pc1|PCAdress[5]~18 ));
// synopsys translate_off
defparam \pc1|PCAdress[5]~17 .lut_mask = 16'hA50A;
defparam \pc1|PCAdress[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y8_N21
cycloneii_lcell_ff \pc1|PCAdress[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc1|PCAdress[5]~17_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PCAdress [5]));

// Location: LCCOMB_X24_Y8_N22
cycloneii_lcell_comb \pc1|PCAdress[6]~19 (
// Equation(s):
// \pc1|PCAdress[6]~19_combout  = (\pc1|PCAdress [6] & (!\pc1|PCAdress[5]~18 )) # (!\pc1|PCAdress [6] & ((\pc1|PCAdress[5]~18 ) # (GND)))
// \pc1|PCAdress[6]~20  = CARRY((!\pc1|PCAdress[5]~18 ) # (!\pc1|PCAdress [6]))

	.dataa(vcc),
	.datab(\pc1|PCAdress [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|PCAdress[5]~18 ),
	.combout(\pc1|PCAdress[6]~19_combout ),
	.cout(\pc1|PCAdress[6]~20 ));
// synopsys translate_off
defparam \pc1|PCAdress[6]~19 .lut_mask = 16'h3C3F;
defparam \pc1|PCAdress[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y8_N23
cycloneii_lcell_ff \pc1|PCAdress[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc1|PCAdress[6]~19_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PCAdress [6]));

// Location: LCCOMB_X24_Y8_N24
cycloneii_lcell_comb \pc1|PCAdress[7]~21 (
// Equation(s):
// \pc1|PCAdress[7]~21_combout  = (\pc1|PCAdress [7] & (\pc1|PCAdress[6]~20  $ (GND))) # (!\pc1|PCAdress [7] & (!\pc1|PCAdress[6]~20  & VCC))
// \pc1|PCAdress[7]~22  = CARRY((\pc1|PCAdress [7] & !\pc1|PCAdress[6]~20 ))

	.dataa(\pc1|PCAdress [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|PCAdress[6]~20 ),
	.combout(\pc1|PCAdress[7]~21_combout ),
	.cout(\pc1|PCAdress[7]~22 ));
// synopsys translate_off
defparam \pc1|PCAdress[7]~21 .lut_mask = 16'hA50A;
defparam \pc1|PCAdress[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y8_N25
cycloneii_lcell_ff \pc1|PCAdress[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc1|PCAdress[7]~21_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PCAdress [7]));

// Location: LCCOMB_X24_Y8_N26
cycloneii_lcell_comb \pc1|PCAdress[8]~23 (
// Equation(s):
// \pc1|PCAdress[8]~23_combout  = (\pc1|PCAdress [8] & (!\pc1|PCAdress[7]~22 )) # (!\pc1|PCAdress [8] & ((\pc1|PCAdress[7]~22 ) # (GND)))
// \pc1|PCAdress[8]~24  = CARRY((!\pc1|PCAdress[7]~22 ) # (!\pc1|PCAdress [8]))

	.dataa(vcc),
	.datab(\pc1|PCAdress [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|PCAdress[7]~22 ),
	.combout(\pc1|PCAdress[8]~23_combout ),
	.cout(\pc1|PCAdress[8]~24 ));
// synopsys translate_off
defparam \pc1|PCAdress[8]~23 .lut_mask = 16'h3C3F;
defparam \pc1|PCAdress[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y8_N27
cycloneii_lcell_ff \pc1|PCAdress[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc1|PCAdress[8]~23_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PCAdress [8]));

// Location: LCCOMB_X24_Y8_N28
cycloneii_lcell_comb \pc1|PCAdress[9]~25 (
// Equation(s):
// \pc1|PCAdress[9]~25_combout  = \pc1|PCAdress[8]~24  $ (!\pc1|PCAdress [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc1|PCAdress [9]),
	.cin(\pc1|PCAdress[8]~24 ),
	.combout(\pc1|PCAdress[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|PCAdress[9]~25 .lut_mask = 16'hF00F;
defparam \pc1|PCAdress[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y8_N29
cycloneii_lcell_ff \pc1|PCAdress[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc1|PCAdress[9]~25_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|PCAdress [9]));

// Location: M4K_X17_Y9
cycloneii_ram_block \rom1|rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\pc1|PCAdress [9],\pc1|PCAdress [8],\pc1|PCAdress [7],\pc1|PCAdress [6],\pc1|PCAdress [5],\pc1|PCAdress [4],\pc1|PCAdress [3],\pc1|PCAdress [2],\pc1|PCAdress [1],\pc1|PCAdress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ALTSYNCRAM";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000200004300002100002024321;
// synopsys translate_on

// Location: M4K_X17_Y6
cycloneii_ram_block \rom1|rom_rtl_0|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\pc1|PCAdress [9],\pc1|PCAdress [8],\pc1|PCAdress [7],\pc1|PCAdress [6],\pc1|PCAdress [5],\pc1|PCAdress [4],\pc1|PCAdress [3],\pc1|PCAdress [2],\pc1|PCAdress [1],\pc1|PCAdress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ALTSYNCRAM";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0000AB0000000000000000AAB0000;
// synopsys translate_on

// Location: M4K_X17_Y11
cycloneii_ram_block \rom1|rom_rtl_0|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\pc1|PCAdress [9],\pc1|PCAdress [8],\pc1|PCAdress [7],\pc1|PCAdress [6],\pc1|PCAdress [5],\pc1|PCAdress [4],\pc1|PCAdress [3],\pc1|PCAdress [2],\pc1|PCAdress [1],\pc1|PCAdress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ALTSYNCRAM";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0000AA0000000000000000A220000;
// synopsys translate_on

// Location: M4K_X17_Y10
cycloneii_ram_block \rom1|rom_rtl_0|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\pc1|PCAdress [9],\pc1|PCAdress [8],\pc1|PCAdress [7],\pc1|PCAdress [6],\pc1|PCAdress [5],\pc1|PCAdress [4],\pc1|PCAdress [3],\pc1|PCAdress [2],\pc1|PCAdress [1],\pc1|PCAdress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ALTSYNCRAM";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600005400000000000000001210000;
// synopsys translate_on

// Location: M4K_X17_Y12
cycloneii_ram_block \rom1|rom_rtl_0|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\pc1|PCAdress [9],\pc1|PCAdress [8],\pc1|PCAdress [7],\pc1|PCAdress [6],\pc1|PCAdress [5],\pc1|PCAdress [4],\pc1|PCAdress [3],\pc1|PCAdress [2],\pc1|PCAdress [1],\pc1|PCAdress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ALTSYNCRAM";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000A800000000000000005310000;
// synopsys translate_on

// Location: M4K_X41_Y8
cycloneii_ram_block \rom1|rom_rtl_0|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\pc1|PCAdress [9],\pc1|PCAdress [8],\pc1|PCAdress [7],\pc1|PCAdress [6],\pc1|PCAdress [5],\pc1|PCAdress [4],\pc1|PCAdress [3],\pc1|PCAdress [2],\pc1|PCAdress [1],\pc1|PCAdress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ALTSYNCRAM";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 1023;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000A80000640000200000ECA8642;
// synopsys translate_on

// Location: M4K_X41_Y7
cycloneii_ram_block \rom1|rom_rtl_0|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc1|PCAdress [9],\pc1|PCAdress [8],\pc1|PCAdress [7],\pc1|PCAdress [6],\pc1|PCAdress [5],\pc1|PCAdress [4],\pc1|PCAdress [3],\pc1|PCAdress [2],\pc1|PCAdress [1],\pc1|PCAdress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ALTSYNCRAM";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000401401401400000;
// synopsys translate_on

// Location: M4K_X17_Y8
cycloneii_ram_block \rom1|rom_rtl_0|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\pc1|PCAdress [9],\pc1|PCAdress [8],\pc1|PCAdress [7],\pc1|PCAdress [6],\pc1|PCAdress [5],\pc1|PCAdress [4],\pc1|PCAdress [3],\pc1|PCAdress [2],\pc1|PCAdress [1],\pc1|PCAdress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ALTSYNCRAM";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 1023;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 1024;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 4;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600006600007700007700006667777;
// synopsys translate_on

// Location: M4K_X17_Y7
cycloneii_ram_block \rom1|rom_rtl_0|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\pc1|PCAdress [9],\pc1|PCAdress [8],\pc1|PCAdress [7],\pc1|PCAdress [6],\pc1|PCAdress [5],\pc1|PCAdress [4],\pc1|PCAdress [3],\pc1|PCAdress [2],\pc1|PCAdress [1],\pc1|PCAdress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|rom_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "instructionmemory:rom1|altsyncram:rom_rtl_0|altsyncram_vi71:auto_generated|ALTSYNCRAM";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 1023;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 10;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \rom1|rom_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneii_lcell_comb \ctr1|Equal1~0 (
// Equation(s):
// \ctr1|Equal1~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a28  & (\rom1|rom_rtl_0|auto_generated|ram_block1a27  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a31  & !\rom1|rom_rtl_0|auto_generated|ram_block1a30~portadataout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\ctr1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|Equal1~0 .lut_mask = 16'h0008;
defparam \ctr1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneii_lcell_comb \ctr1|Equal1~1 (
// Equation(s):
// \ctr1|Equal1~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a26~portadataout  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a29  & \ctr1|Equal1~0_combout ))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(vcc),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\ctr1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ctr1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|Equal1~1 .lut_mask = 16'h0A00;
defparam \ctr1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneii_lcell_comb \ctr1|CODEFUNC.LW_234 (
// Equation(s):
// \ctr1|CODEFUNC.LW_234~combout  = (!\ctr1|comb~2_combout  & ((\ctr1|Equal1~1_combout ) # (\ctr1|CODEFUNC.LW_234~combout )))

	.dataa(\ctr1|comb~2_combout ),
	.datab(vcc),
	.datac(\ctr1|Equal1~1_combout ),
	.datad(\ctr1|CODEFUNC.LW_234~combout ),
	.cin(gnd),
	.combout(\ctr1|CODEFUNC.LW_234~combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|CODEFUNC.LW_234 .lut_mask = 16'h5550;
defparam \ctr1|CODEFUNC.LW_234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneii_lcell_comb \ctr1|Equal0~0 (
// Equation(s):
// \ctr1|Equal0~0_combout  = (!\rom1|rom_rtl_0|auto_generated|ram_block1a26~portadataout  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a27  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a31  & !\rom1|rom_rtl_0|auto_generated|ram_block1a30~portadataout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\ctr1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|Equal0~0 .lut_mask = 16'h0001;
defparam \ctr1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneii_lcell_comb \ctr1|Equal0~1 (
// Equation(s):
// \ctr1|Equal0~1_combout  = (!\rom1|rom_rtl_0|auto_generated|ram_block1a28  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a29  & \ctr1|Equal0~0_combout ))

	.dataa(vcc),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\ctr1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ctr1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|Equal0~1 .lut_mask = 16'h0300;
defparam \ctr1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneii_lcell_comb \ctr1|Equal3~0 (
// Equation(s):
// \ctr1|Equal3~0_combout  = (!\rom1|rom_rtl_0|auto_generated|ram_block1a26~portadataout  & (\ctr1|Equal1~0_combout  & !\rom1|rom_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(vcc),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(\ctr1|Equal1~0_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\ctr1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|Equal3~0 .lut_mask = 16'h0030;
defparam \ctr1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneii_lcell_comb \ctr1|comb~1 (
// Equation(s):
// \ctr1|comb~1_combout  = (!\ctr1|Equal2~0_combout  & ((\ctr1|Equal0~1_combout ) # ((\ctr1|Equal1~1_combout ) # (\ctr1|Equal3~0_combout ))))

	.dataa(\ctr1|Equal2~0_combout ),
	.datab(\ctr1|Equal0~1_combout ),
	.datac(\ctr1|Equal1~1_combout ),
	.datad(\ctr1|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ctr1|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|comb~1 .lut_mask = 16'h5554;
defparam \ctr1|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneii_lcell_comb \ctr1|Equal2~0 (
// Equation(s):
// \ctr1|Equal2~0_combout  = (!\rom1|rom_rtl_0|auto_generated|ram_block1a28  & (\rom1|rom_rtl_0|auto_generated|ram_block1a29  & \ctr1|Equal0~0_combout ))

	.dataa(vcc),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\ctr1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ctr1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|Equal2~0 .lut_mask = 16'h3000;
defparam \ctr1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneii_lcell_comb \ctr1|CODEFUNC.SW_225 (
// Equation(s):
// \ctr1|CODEFUNC.SW_225~combout  = (!\ctr1|comb~1_combout  & ((\ctr1|Equal2~0_combout ) # (\ctr1|CODEFUNC.SW_225~combout )))

	.dataa(vcc),
	.datab(\ctr1|comb~1_combout ),
	.datac(\ctr1|Equal2~0_combout ),
	.datad(\ctr1|CODEFUNC.SW_225~combout ),
	.cin(gnd),
	.combout(\ctr1|CODEFUNC.SW_225~combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|CODEFUNC.SW_225 .lut_mask = 16'h3330;
defparam \ctr1|CODEFUNC.SW_225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneii_lcell_comb \ctr1|readyData[4] (
// Equation(s):
// \ctr1|readyData [4] = (\ctr1|CODEFUNC.LW_234~combout ) # (\ctr1|CODEFUNC.SW_225~combout )

	.dataa(vcc),
	.datab(\ctr1|CODEFUNC.LW_234~combout ),
	.datac(vcc),
	.datad(\ctr1|CODEFUNC.SW_225~combout ),
	.cin(gnd),
	.combout(\ctr1|readyData [4]),
	.cout());
// synopsys translate_off
defparam \ctr1|readyData[4] .lut_mask = 16'hFFCC;
defparam \ctr1|readyData[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N15
cycloneii_lcell_ff \ctrR1|regOut[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctr1|readyData [4]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [5]));

// Location: LCFF_X16_Y15_N19
cycloneii_lcell_ff \ctrR2|regOut[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR1|regOut [5]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [5]));

// Location: LCCOMB_X24_Y15_N24
cycloneii_lcell_comb \ctrR3|regOut[4]~feeder (
// Equation(s):
// \ctrR3|regOut[4]~feeder_combout  = \ctrR2|regOut [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR2|regOut [5]),
	.cin(gnd),
	.combout(\ctrR3|regOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR3|regOut[4]~feeder .lut_mask = 16'hFF00;
defparam \ctrR3|regOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N25
cycloneii_lcell_ff \ctrR3|regOut[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR3|regOut[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [4]));

// Location: LCCOMB_X16_Y8_N22
cycloneii_lcell_comb \ctr1|Decoder0~2 (
// Equation(s):
// \ctr1|Decoder0~2_combout  = (!\rom1|rom_rtl_0|auto_generated|ram_block1a3  & (\rom1|rom_rtl_0|auto_generated|ram_block1a1  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a0~portadataout  & \rom1|rom_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\ctr1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|Decoder0~2 .lut_mask = 16'h0400;
defparam \ctr1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneii_lcell_comb \ctr1|Decoder0~4 (
// Equation(s):
// \ctr1|Decoder0~4_combout  = (!\rom1|rom_rtl_0|auto_generated|ram_block1a2  & (\rom1|rom_rtl_0|auto_generated|ram_block1a4~portadataout  & \ctr1|Decoder0~2_combout ))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a2 ),
	.datab(vcc),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\ctr1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\ctr1|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|Decoder0~4 .lut_mask = 16'h5000;
defparam \ctr1|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneii_lcell_comb \ctr1|CODEFUNC.OR~0 (
// Equation(s):
// \ctr1|CODEFUNC.OR~0_combout  = (\ctr1|Equal1~1_combout ) # ((\ctr1|Equal0~1_combout ) # (\ctr1|Equal2~0_combout ))

	.dataa(\ctr1|Equal1~1_combout ),
	.datab(vcc),
	.datac(\ctr1|Equal0~1_combout ),
	.datad(\ctr1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ctr1|CODEFUNC.OR~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|CODEFUNC.OR~0 .lut_mask = 16'hFFFA;
defparam \ctr1|CODEFUNC.OR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneii_lcell_comb \ctr1|CODEFUNC.MULT_200 (
// Equation(s):
// \ctr1|CODEFUNC.MULT_200~combout  = (!\ctr1|CODEFUNC.OR~0_combout  & ((GLOBAL(\ctr1|Equal3~0clkctrl_outclk ) & ((\ctr1|Decoder0~4_combout ))) # (!GLOBAL(\ctr1|Equal3~0clkctrl_outclk ) & (\ctr1|CODEFUNC.MULT_200~combout ))))

	.dataa(\ctr1|Equal3~0clkctrl_outclk ),
	.datab(\ctr1|CODEFUNC.MULT_200~combout ),
	.datac(\ctr1|Decoder0~4_combout ),
	.datad(\ctr1|CODEFUNC.OR~0_combout ),
	.cin(gnd),
	.combout(\ctr1|CODEFUNC.MULT_200~combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|CODEFUNC.MULT_200 .lut_mask = 16'h00E4;
defparam \ctr1|CODEFUNC.MULT_200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneii_lcell_comb \ctr1|Decoder0~3 (
// Equation(s):
// \ctr1|Decoder0~3_combout  = (!\rom1|rom_rtl_0|auto_generated|ram_block1a2  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a4~portadataout  & \ctr1|Decoder0~2_combout ))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a2 ),
	.datab(vcc),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\ctr1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\ctr1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|Decoder0~3 .lut_mask = 16'h0500;
defparam \ctr1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneii_lcell_comb \ctr1|CODEFUNC.SUB_208 (
// Equation(s):
// \ctr1|CODEFUNC.SUB_208~combout  = (!\ctr1|CODEFUNC.OR~0_combout  & ((GLOBAL(\ctr1|Equal3~0clkctrl_outclk ) & ((\ctr1|Decoder0~3_combout ))) # (!GLOBAL(\ctr1|Equal3~0clkctrl_outclk ) & (\ctr1|CODEFUNC.SUB_208~combout ))))

	.dataa(\ctr1|Equal3~0clkctrl_outclk ),
	.datab(\ctr1|CODEFUNC.SUB_208~combout ),
	.datac(\ctr1|Decoder0~3_combout ),
	.datad(\ctr1|CODEFUNC.OR~0_combout ),
	.cin(gnd),
	.combout(\ctr1|CODEFUNC.SUB_208~combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|CODEFUNC.SUB_208 .lut_mask = 16'h00E4;
defparam \ctr1|CODEFUNC.SUB_208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N6
cycloneii_lcell_comb \ctr1|readyData[1] (
// Equation(s):
// \ctr1|readyData [1] = (\ctr1|CODEFUNC.MULT_200~combout ) # (\ctr1|CODEFUNC.SUB_208~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctr1|CODEFUNC.MULT_200~combout ),
	.datad(\ctr1|CODEFUNC.SUB_208~combout ),
	.cin(gnd),
	.combout(\ctr1|readyData [1]),
	.cout());
// synopsys translate_off
defparam \ctr1|readyData[1] .lut_mask = 16'hFFF0;
defparam \ctr1|readyData[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N3
cycloneii_lcell_ff \ctrR1|regOut[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctr1|readyData [1]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [1]));

// Location: LCFF_X16_Y15_N5
cycloneii_lcell_ff \imm|regOut[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [0]));

// Location: LCCOMB_X42_Y8_N4
cycloneii_lcell_comb \ctrR1|regOut[17]~feeder (
// Equation(s):
// \ctrR1|regOut[17]~feeder_combout  = \rom1|rom_rtl_0|auto_generated|ram_block1a21 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\ctrR1|regOut[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[17]~feeder .lut_mask = 16'hFF00;
defparam \ctrR1|regOut[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y8_N5
cycloneii_lcell_ff \ctrR1|regOut[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [17]));

// Location: LCCOMB_X24_Y8_N4
cycloneii_lcell_comb \ctrR2|regOut[17]~feeder (
// Equation(s):
// \ctrR2|regOut[17]~feeder_combout  = \ctrR1|regOut [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR1|regOut [17]),
	.cin(gnd),
	.combout(\ctrR2|regOut[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR2|regOut[17]~feeder .lut_mask = 16'hFF00;
defparam \ctrR2|regOut[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N5
cycloneii_lcell_ff \ctrR2|regOut[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR2|regOut[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [17]));

// Location: LCCOMB_X23_Y8_N18
cycloneii_lcell_comb \ctrR3|regOut[17]~feeder (
// Equation(s):
// \ctrR3|regOut[17]~feeder_combout  = \ctrR2|regOut [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR2|regOut [17]),
	.cin(gnd),
	.combout(\ctrR3|regOut[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR3|regOut[17]~feeder .lut_mask = 16'hFF00;
defparam \ctrR3|regOut[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N19
cycloneii_lcell_ff \ctrR3|regOut[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR3|regOut[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [17]));

// Location: LCCOMB_X42_Y8_N18
cycloneii_lcell_comb \ctrR1|regOut[18]~feeder (
// Equation(s):
// \ctrR1|regOut[18]~feeder_combout  = \rom1|rom_rtl_0|auto_generated|ram_block1a22 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\ctrR1|regOut[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[18]~feeder .lut_mask = 16'hFF00;
defparam \ctrR1|regOut[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y8_N19
cycloneii_lcell_ff \ctrR1|regOut[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [18]));

// Location: LCCOMB_X42_Y8_N8
cycloneii_lcell_comb \ctrR2|regOut[18]~feeder (
// Equation(s):
// \ctrR2|regOut[18]~feeder_combout  = \ctrR1|regOut [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR1|regOut [18]),
	.cin(gnd),
	.combout(\ctrR2|regOut[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR2|regOut[18]~feeder .lut_mask = 16'hFF00;
defparam \ctrR2|regOut[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y8_N9
cycloneii_lcell_ff \ctrR2|regOut[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR2|regOut[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [18]));

// Location: LCFF_X23_Y8_N9
cycloneii_lcell_ff \ctrR3|regOut[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR2|regOut [18]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [18]));

// Location: LCCOMB_X16_Y7_N8
cycloneii_lcell_comb \ctr1|comb~0 (
// Equation(s):
// \ctr1|comb~0_combout  = (!\ctr1|Equal0~1_combout  & ((\ctr1|Equal2~0_combout ) # ((\ctr1|Equal1~1_combout ) # (\ctr1|Equal3~0_combout ))))

	.dataa(\ctr1|Equal2~0_combout ),
	.datab(\ctr1|Equal0~1_combout ),
	.datac(\ctr1|Equal1~1_combout ),
	.datad(\ctr1|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ctr1|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|comb~0 .lut_mask = 16'h3332;
defparam \ctr1|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneii_lcell_comb \ctr1|CODEFUNC.0000_243 (
// Equation(s):
// \ctr1|CODEFUNC.0000_243~combout  = (!\ctr1|comb~0_combout  & ((\ctr1|Equal0~1_combout ) # (\ctr1|CODEFUNC.0000_243~combout )))

	.dataa(vcc),
	.datab(\ctr1|Equal0~1_combout ),
	.datac(\ctr1|comb~0_combout ),
	.datad(\ctr1|CODEFUNC.0000_243~combout ),
	.cin(gnd),
	.combout(\ctr1|CODEFUNC.0000_243~combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|CODEFUNC.0000_243 .lut_mask = 16'h0F0C;
defparam \ctr1|CODEFUNC.0000_243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneii_lcell_comb \ctr1|readyData[6] (
// Equation(s):
// \ctr1|readyData [6] = (\ctr1|CODEFUNC.0000_243~combout ) # (\ctr1|CODEFUNC.SW_225~combout )

	.dataa(vcc),
	.datab(\ctr1|CODEFUNC.0000_243~combout ),
	.datac(vcc),
	.datad(\ctr1|CODEFUNC.SW_225~combout ),
	.cin(gnd),
	.combout(\ctr1|readyData [6]),
	.cout());
// synopsys translate_off
defparam \ctr1|readyData[6] .lut_mask = 16'hFFCC;
defparam \ctr1|readyData[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneii_lcell_comb \ctrR1|regOut[6]~feeder (
// Equation(s):
// \ctrR1|regOut[6]~feeder_combout  = \ctr1|readyData [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctr1|readyData [6]),
	.cin(gnd),
	.combout(\ctrR1|regOut[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[6]~feeder .lut_mask = 16'hFF00;
defparam \ctrR1|regOut[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N5
cycloneii_lcell_ff \ctrR1|regOut[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [6]));

// Location: LCFF_X19_Y8_N27
cycloneii_lcell_ff \ctrR2|regOut[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR1|regOut [6]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [6]));

// Location: LCCOMB_X23_Y8_N28
cycloneii_lcell_comb \ctrR3|regOut[6]~feeder (
// Equation(s):
// \ctrR3|regOut[6]~feeder_combout  = \ctrR2|regOut [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR2|regOut [6]),
	.cin(gnd),
	.combout(\ctrR3|regOut[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR3|regOut[6]~feeder .lut_mask = 16'hFF00;
defparam \ctrR3|regOut[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N29
cycloneii_lcell_ff \ctrR3|regOut[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR3|regOut[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [6]));

// Location: LCCOMB_X42_Y7_N2
cycloneii_lcell_comb \ctrR1|regOut[21]~feeder (
// Equation(s):
// \ctrR1|regOut[21]~feeder_combout  = \rom1|rom_rtl_0|auto_generated|ram_block1a25 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\ctrR1|regOut[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[21]~feeder .lut_mask = 16'hFF00;
defparam \ctrR1|regOut[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y7_N3
cycloneii_lcell_ff \ctrR1|regOut[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [21]));

// Location: LCCOMB_X42_Y7_N8
cycloneii_lcell_comb \ctrR2|regOut[21]~feeder (
// Equation(s):
// \ctrR2|regOut[21]~feeder_combout  = \ctrR1|regOut [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR1|regOut [21]),
	.cin(gnd),
	.combout(\ctrR2|regOut[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR2|regOut[21]~feeder .lut_mask = 16'hFF00;
defparam \ctrR2|regOut[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y7_N9
cycloneii_lcell_ff \ctrR2|regOut[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR2|regOut[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [21]));

// Location: LCCOMB_X23_Y8_N2
cycloneii_lcell_comb \ctrR3|regOut[21]~feeder (
// Equation(s):
// \ctrR3|regOut[21]~feeder_combout  = \ctrR2|regOut [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR2|regOut [21]),
	.cin(gnd),
	.combout(\ctrR3|regOut[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR3|regOut[21]~feeder .lut_mask = 16'hFF00;
defparam \ctrR3|regOut[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N3
cycloneii_lcell_ff \ctrR3|regOut[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR3|regOut[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [21]));

// Location: LCCOMB_X23_Y8_N12
cycloneii_lcell_comb \RF1|Decoder0~8 (
// Equation(s):
// \RF1|Decoder0~8_combout  = (!\ctrR3|regOut [20] & (\ctrR3|regOut [18] & (!\ctrR3|regOut [6] & !\ctrR3|regOut [21])))

	.dataa(\ctrR3|regOut [20]),
	.datab(\ctrR3|regOut [18]),
	.datac(\ctrR3|regOut [6]),
	.datad(\ctrR3|regOut [21]),
	.cin(gnd),
	.combout(\RF1|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~8 .lut_mask = 16'h0004;
defparam \RF1|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneii_lcell_comb \RF1|Decoder0~11 (
// Equation(s):
// \RF1|Decoder0~11_combout  = (\ctrR3|regOut [19] & (\ctrR3|regOut [17] & \RF1|Decoder0~8_combout ))

	.dataa(\ctrR3|regOut [19]),
	.datab(vcc),
	.datac(\ctrR3|regOut [17]),
	.datad(\RF1|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~11 .lut_mask = 16'hA000;
defparam \RF1|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N19
cycloneii_lcell_ff \RF1|regS7[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[0]~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [0]));

// Location: LCCOMB_X40_Y8_N28
cycloneii_lcell_comb \ctrR1|regOut[19]~feeder (
// Equation(s):
// \ctrR1|regOut[19]~feeder_combout  = \rom1|rom_rtl_0|auto_generated|ram_block1a23 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\ctrR1|regOut[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[19]~feeder .lut_mask = 16'hFF00;
defparam \ctrR1|regOut[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y8_N29
cycloneii_lcell_ff \ctrR1|regOut[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [19]));

// Location: LCCOMB_X40_Y8_N14
cycloneii_lcell_comb \ctrR2|regOut[19]~feeder (
// Equation(s):
// \ctrR2|regOut[19]~feeder_combout  = \ctrR1|regOut [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR1|regOut [19]),
	.cin(gnd),
	.combout(\ctrR2|regOut[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR2|regOut[19]~feeder .lut_mask = 16'hFF00;
defparam \ctrR2|regOut[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y8_N15
cycloneii_lcell_ff \ctrR2|regOut[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR2|regOut[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [19]));

// Location: LCCOMB_X23_Y8_N26
cycloneii_lcell_comb \ctrR3|regOut[19]~feeder (
// Equation(s):
// \ctrR3|regOut[19]~feeder_combout  = \ctrR2|regOut [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR2|regOut [19]),
	.cin(gnd),
	.combout(\ctrR3|regOut[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR3|regOut[19]~feeder .lut_mask = 16'hFF00;
defparam \ctrR3|regOut[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N27
cycloneii_lcell_ff \ctrR3|regOut[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR3|regOut[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [19]));

// Location: LCCOMB_X42_Y7_N0
cycloneii_lcell_comb \ctrR1|regOut[20]~feeder (
// Equation(s):
// \ctrR1|regOut[20]~feeder_combout  = \rom1|rom_rtl_0|auto_generated|ram_block1a24~portadataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\ctrR1|regOut[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[20]~feeder .lut_mask = 16'hFF00;
defparam \ctrR1|regOut[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y7_N1
cycloneii_lcell_ff \ctrR1|regOut[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [20]));

// Location: LCCOMB_X24_Y8_N10
cycloneii_lcell_comb \ctrR2|regOut[20]~feeder (
// Equation(s):
// \ctrR2|regOut[20]~feeder_combout  = \ctrR1|regOut [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR1|regOut [20]),
	.cin(gnd),
	.combout(\ctrR2|regOut[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR2|regOut[20]~feeder .lut_mask = 16'hFF00;
defparam \ctrR2|regOut[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N11
cycloneii_lcell_ff \ctrR2|regOut[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR2|regOut[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [20]));

// Location: LCFF_X23_Y8_N25
cycloneii_lcell_ff \ctrR3|regOut[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR2|regOut [20]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [20]));

// Location: LCCOMB_X23_Y8_N24
cycloneii_lcell_comb \RF1|Decoder0~6 (
// Equation(s):
// \RF1|Decoder0~6_combout  = (!\ctrR3|regOut [6] & (!\ctrR3|regOut [21] & (!\ctrR3|regOut [20] & !\ctrR3|regOut [18])))

	.dataa(\ctrR3|regOut [6]),
	.datab(\ctrR3|regOut [21]),
	.datac(\ctrR3|regOut [20]),
	.datad(\ctrR3|regOut [18]),
	.cin(gnd),
	.combout(\RF1|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~6 .lut_mask = 16'h0001;
defparam \RF1|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneii_lcell_comb \RF1|Decoder0~10 (
// Equation(s):
// \RF1|Decoder0~10_combout  = (!\ctrR3|regOut [17] & (\ctrR3|regOut [19] & \RF1|Decoder0~6_combout ))

	.dataa(vcc),
	.datab(\ctrR3|regOut [17]),
	.datac(\ctrR3|regOut [19]),
	.datad(\RF1|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~10 .lut_mask = 16'h3000;
defparam \RF1|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N5
cycloneii_lcell_ff \RF1|regS4[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[0]~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [0]));

// Location: LCCOMB_X20_Y10_N4
cycloneii_lcell_comb \RF1|Mux63~2 (
// Equation(s):
// \RF1|Mux63~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regS6 [0]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regS4 [0] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regS6 [0]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regS4 [0]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux63~2 .lut_mask = 16'hCCB8;
defparam \RF1|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneii_lcell_comb \RF1|Mux63~3 (
// Equation(s):
// \RF1|Mux63~3_combout  = (\RF1|Mux63~2_combout  & (((\RF1|regS7 [0]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\RF1|Mux63~2_combout  & (\RF1|regS5 [0] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regS5 [0]),
	.datab(\RF1|regS7 [0]),
	.datac(\RF1|Mux63~2_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux63~3 .lut_mask = 16'hCAF0;
defparam \RF1|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneii_lcell_comb \RF1|Decoder0~12 (
// Equation(s):
// \RF1|Decoder0~12_combout  = (\RF1|Decoder0~8_combout  & (!\ctrR3|regOut [19] & !\ctrR3|regOut [17]))

	.dataa(vcc),
	.datab(\RF1|Decoder0~8_combout ),
	.datac(\ctrR3|regOut [19]),
	.datad(\ctrR3|regOut [17]),
	.cin(gnd),
	.combout(\RF1|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~12 .lut_mask = 16'h000C;
defparam \RF1|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N21
cycloneii_lcell_ff \RF1|regS2[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[0]~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [0]));

// Location: LCCOMB_X19_Y8_N12
cycloneii_lcell_comb \RF1|Decoder0~14 (
// Equation(s):
// \RF1|Decoder0~14_combout  = (!\ctrR3|regOut [17] & (!\ctrR3|regOut [19] & \RF1|Decoder0~6_combout ))

	.dataa(vcc),
	.datab(\ctrR3|regOut [17]),
	.datac(\ctrR3|regOut [19]),
	.datad(\RF1|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~14 .lut_mask = 16'h0300;
defparam \RF1|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N7
cycloneii_lcell_ff \RF1|regS0[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[0]~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [0]));

// Location: LCCOMB_X18_Y11_N6
cycloneii_lcell_comb \RF1|Mux63~4 (
// Equation(s):
// \RF1|Mux63~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regS1 [0]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regS0 [0] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regS1 [0]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS0 [0]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux63~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneii_lcell_comb \RF1|Mux63~5 (
// Equation(s):
// \RF1|Mux63~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux63~4_combout  & (\RF1|regS3 [0])) # (!\RF1|Mux63~4_combout  & ((\RF1|regS2 [0]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux63~4_combout ))))

	.dataa(\RF1|regS3 [0]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regS2 [0]),
	.datad(\RF1|Mux63~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux63~5 .lut_mask = 16'hBBC0;
defparam \RF1|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneii_lcell_comb \RF1|Mux63~6 (
// Equation(s):
// \RF1|Mux63~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 ) # ((\RF1|Mux63~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// ((\RF1|Mux63~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|Mux63~3_combout ),
	.datad(\RF1|Mux63~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux63~6 .lut_mask = 16'hB9A8;
defparam \RF1|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneii_lcell_comb \RF1|Decoder0~2 (
// Equation(s):
// \RF1|Decoder0~2_combout  = (\ctrR3|regOut [20] & (!\ctrR3|regOut [18] & (!\ctrR3|regOut [6] & !\ctrR3|regOut [21])))

	.dataa(\ctrR3|regOut [20]),
	.datab(\ctrR3|regOut [18]),
	.datac(\ctrR3|regOut [6]),
	.datad(\ctrR3|regOut [21]),
	.cin(gnd),
	.combout(\RF1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~2 .lut_mask = 16'h0002;
defparam \RF1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneii_lcell_comb \RF1|Decoder0~16 (
// Equation(s):
// \RF1|Decoder0~16_combout  = (\ctrR3|regOut [17] & (\ctrR3|regOut [19] & \RF1|Decoder0~2_combout ))

	.dataa(vcc),
	.datab(\ctrR3|regOut [17]),
	.datac(\ctrR3|regOut [19]),
	.datad(\RF1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~16 .lut_mask = 16'hC000;
defparam \RF1|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N5
cycloneii_lcell_ff \RF1|regT5[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[0]~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [0]));

// Location: LCCOMB_X19_Y8_N14
cycloneii_lcell_comb \RF1|Decoder0~18 (
// Equation(s):
// \RF1|Decoder0~18_combout  = (!\ctrR3|regOut [17] & (\ctrR3|regOut [19] & \RF1|Decoder0~2_combout ))

	.dataa(vcc),
	.datab(\ctrR3|regOut [17]),
	.datac(\ctrR3|regOut [19]),
	.datad(\RF1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~18 .lut_mask = 16'h3000;
defparam \RF1|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N5
cycloneii_lcell_ff \RF1|regT4[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[0]~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [0]));

// Location: LCCOMB_X15_Y11_N0
cycloneii_lcell_comb \RF1|regT6[0]~feeder (
// Equation(s):
// \RF1|regT6[0]~feeder_combout  = \mux2|muxOut[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[0]~0_combout ),
	.cin(gnd),
	.combout(\RF1|regT6[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT6[0]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT6[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneii_lcell_comb \RF1|Decoder0~0 (
// Equation(s):
// \RF1|Decoder0~0_combout  = (\ctrR3|regOut [20] & (!\ctrR3|regOut [21] & (\ctrR3|regOut [18] & !\ctrR3|regOut [6])))

	.dataa(\ctrR3|regOut [20]),
	.datab(\ctrR3|regOut [21]),
	.datac(\ctrR3|regOut [18]),
	.datad(\ctrR3|regOut [6]),
	.cin(gnd),
	.combout(\RF1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~0 .lut_mask = 16'h0020;
defparam \RF1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneii_lcell_comb \RF1|Decoder0~17 (
// Equation(s):
// \RF1|Decoder0~17_combout  = (!\ctrR3|regOut [17] & (\ctrR3|regOut [19] & \RF1|Decoder0~0_combout ))

	.dataa(vcc),
	.datab(\ctrR3|regOut [17]),
	.datac(\ctrR3|regOut [19]),
	.datad(\RF1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~17 .lut_mask = 16'h3000;
defparam \RF1|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N1
cycloneii_lcell_ff \RF1|regT6[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT6[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [0]));

// Location: LCCOMB_X20_Y11_N10
cycloneii_lcell_comb \RF1|Mux63~7 (
// Equation(s):
// \RF1|Mux63~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// ((\RF1|regT6 [0]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|regT4 [0]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT4 [0]),
	.datac(\RF1|regT6 [0]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux63~7 .lut_mask = 16'hFA44;
defparam \RF1|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneii_lcell_comb \RF1|Mux63~8 (
// Equation(s):
// \RF1|Mux63~8_combout  = (\RF1|Mux63~7_combout  & ((\RF1|regT7 [0]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\RF1|Mux63~7_combout  & (((\RF1|regT5 [0] & \rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regT7 [0]),
	.datab(\RF1|regT5 [0]),
	.datac(\RF1|Mux63~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux63~8 .lut_mask = 16'hACF0;
defparam \RF1|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneii_lcell_comb \RF1|Mux63~9 (
// Equation(s):
// \RF1|Mux63~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux63~6_combout  & ((\RF1|Mux63~8_combout ))) # (!\RF1|Mux63~6_combout  & (\RF1|Mux63~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// (((\RF1|Mux63~6_combout ))))

	.dataa(\RF1|Mux63~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|Mux63~6_combout ),
	.datad(\RF1|Mux63~8_combout ),
	.cin(gnd),
	.combout(\RF1|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux63~9 .lut_mask = 16'hF838;
defparam \RF1|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneii_lcell_comb \RF1|regsOutA[0]~0 (
// Equation(s):
// \RF1|regsOutA[0]~0_combout  = (\ctrR3|regOut [6] & !\reset~combout )

	.dataa(vcc),
	.datab(\ctrR3|regOut [6]),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\RF1|regsOutA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regsOutA[0]~0 .lut_mask = 16'h00CC;
defparam \RF1|regsOutA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N17
cycloneii_lcell_ff \RF1|regsOutB[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux63~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [0]));

// Location: LCCOMB_X20_Y17_N18
cycloneii_lcell_comb \mux1|muxOut[0]~0 (
// Equation(s):
// \mux1|muxOut[0]~0_combout  = (\ctrR1|regOut [5] & (\imm|regOut [0])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [0])))

	.dataa(vcc),
	.datab(\imm|regOut [0]),
	.datac(\ctrR1|regOut [5]),
	.datad(\RF1|regsOutB [0]),
	.cin(gnd),
	.combout(\mux1|muxOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[0]~0 .lut_mask = 16'hCFC0;
defparam \mux1|muxOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneii_lcell_comb \ctr1|Decoder0~0 (
// Equation(s):
// \ctr1|Decoder0~0_combout  = (!\rom1|rom_rtl_0|auto_generated|ram_block1a3  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a1  & (\rom1|rom_rtl_0|auto_generated|ram_block1a2  & \rom1|rom_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\ctr1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|Decoder0~0 .lut_mask = 16'h1000;
defparam \ctr1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneii_lcell_comb \ctr1|Decoder0~1 (
// Equation(s):
// \ctr1|Decoder0~1_combout  = (!\rom1|rom_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a4~portadataout  & \ctr1|Decoder0~0_combout ))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(vcc),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\ctr1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ctr1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|Decoder0~1 .lut_mask = 16'h0500;
defparam \ctr1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneii_lcell_comb \ctr1|CODEFUNC.AND_192 (
// Equation(s):
// \ctr1|CODEFUNC.AND_192~combout  = (!\ctr1|CODEFUNC.OR~0_combout  & ((GLOBAL(\ctr1|Equal3~0clkctrl_outclk ) & ((\ctr1|Decoder0~1_combout ))) # (!GLOBAL(\ctr1|Equal3~0clkctrl_outclk ) & (\ctr1|CODEFUNC.AND_192~combout ))))

	.dataa(\ctr1|Equal3~0clkctrl_outclk ),
	.datab(\ctr1|CODEFUNC.AND_192~combout ),
	.datac(\ctr1|Decoder0~1_combout ),
	.datad(\ctr1|CODEFUNC.OR~0_combout ),
	.cin(gnd),
	.combout(\ctr1|CODEFUNC.AND_192~combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|CODEFUNC.AND_192 .lut_mask = 16'h00E4;
defparam \ctr1|CODEFUNC.AND_192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneii_lcell_comb \ctr1|Decoder0~5 (
// Equation(s):
// \ctr1|Decoder0~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a4~portadataout  & \ctr1|Decoder0~0_combout ))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(vcc),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\ctr1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ctr1|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|Decoder0~5 .lut_mask = 16'h0A00;
defparam \ctr1|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneii_lcell_comb \ctr1|CODEFUNC.OR_184 (
// Equation(s):
// \ctr1|CODEFUNC.OR_184~combout  = (!\ctr1|CODEFUNC.OR~0_combout  & ((GLOBAL(\ctr1|Equal3~0clkctrl_outclk ) & ((\ctr1|Decoder0~5_combout ))) # (!GLOBAL(\ctr1|Equal3~0clkctrl_outclk ) & (\ctr1|CODEFUNC.OR_184~combout ))))

	.dataa(\ctr1|Equal3~0clkctrl_outclk ),
	.datab(\ctr1|CODEFUNC.OR_184~combout ),
	.datac(\ctr1|Decoder0~5_combout ),
	.datad(\ctr1|CODEFUNC.OR~0_combout ),
	.cin(gnd),
	.combout(\ctr1|CODEFUNC.OR_184~combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|CODEFUNC.OR_184 .lut_mask = 16'h00E4;
defparam \ctr1|CODEFUNC.OR_184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N0
cycloneii_lcell_comb \ctr1|readyData[2] (
// Equation(s):
// \ctr1|readyData [2] = (\ctr1|CODEFUNC.AND_192~combout ) # (\ctr1|CODEFUNC.OR_184~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctr1|CODEFUNC.AND_192~combout ),
	.datad(\ctr1|CODEFUNC.OR_184~combout ),
	.cin(gnd),
	.combout(\ctr1|readyData [2]),
	.cout());
// synopsys translate_off
defparam \ctr1|readyData[2] .lut_mask = 16'hFFF0;
defparam \ctr1|readyData[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
cycloneii_lcell_comb \ctrR1|regOut[2]~feeder (
// Equation(s):
// \ctrR1|regOut[2]~feeder_combout  = \ctr1|readyData [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctr1|readyData [2]),
	.cin(gnd),
	.combout(\ctrR1|regOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[2]~feeder .lut_mask = 16'hFF00;
defparam \ctrR1|regOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y16_N27
cycloneii_lcell_ff \ctrR1|regOut[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [2]));

// Location: LCCOMB_X15_Y8_N4
cycloneii_lcell_comb \ctr1|WideOr0~0 (
// Equation(s):
// \ctr1|WideOr0~0_combout  = (\ctr1|CODEFUNC.0000_243~combout ) # ((\ctr1|CODEFUNC.SUB_208~combout ) # (\ctr1|CODEFUNC.AND_192~combout ))

	.dataa(\ctr1|CODEFUNC.0000_243~combout ),
	.datab(\ctr1|CODEFUNC.SUB_208~combout ),
	.datac(\ctr1|CODEFUNC.AND_192~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctr1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr1|WideOr0~0 .lut_mask = 16'hFEFE;
defparam \ctr1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
cycloneii_lcell_comb \ctrR1|regOut[0]~0 (
// Equation(s):
// \ctrR1|regOut[0]~0_combout  = !\ctr1|WideOr0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctr1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\ctrR1|regOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[0]~0 .lut_mask = 16'h00FF;
defparam \ctrR1|regOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y15_N29
cycloneii_lcell_ff \ctrR1|regOut[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[0]~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [0]));

// Location: LCCOMB_X16_Y17_N2
cycloneii_lcell_comb \alu1|ULAout[8]~1 (
// Equation(s):
// \alu1|ULAout[8]~1_combout  = \ctrR1|regOut [0] $ (((\ctrR1|regOut [1] & !\ctrR1|regOut [2])))

	.dataa(\ctrR1|regOut [1]),
	.datab(vcc),
	.datac(\ctrR1|regOut [0]),
	.datad(\ctrR1|regOut [2]),
	.cin(gnd),
	.combout(\alu1|ULAout[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[8]~1 .lut_mask = 16'hF05A;
defparam \alu1|ULAout[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N8
cycloneii_lcell_comb \alu1|start~0 (
// Equation(s):
// \alu1|start~0_combout  = (\ctrR1|regOut [0] & (\ctrR1|regOut [1] & !\ctrR1|regOut [2]))

	.dataa(\ctrR1|regOut [0]),
	.datab(\ctrR1|regOut [1]),
	.datac(vcc),
	.datad(\ctrR1|regOut [2]),
	.cin(gnd),
	.combout(\alu1|start~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~0 .lut_mask = 16'h0088;
defparam \alu1|start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneii_lcell_comb \alu1|ULAout[8]~0 (
// Equation(s):
// \alu1|ULAout[8]~0_combout  = (!\ctrR1|regOut [2] & ((\ctrR1|regOut [1]) # (\ctrR1|regOut [0])))

	.dataa(\ctrR1|regOut [1]),
	.datab(vcc),
	.datac(\ctrR1|regOut [0]),
	.datad(\ctrR1|regOut [2]),
	.cin(gnd),
	.combout(\alu1|ULAout[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[8]~0 .lut_mask = 16'h00FA;
defparam \alu1|ULAout[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneii_lcell_comb \alu1|multiplier_1|Add1~0 (
// Equation(s):
// \alu1|multiplier_1|Add1~0_combout  = (((\alu1|multiplier_1|count [0] & !\alu1|multiplier_1|Equal1~0_combout )))
// \alu1|multiplier_1|Add1~1  = CARRY((\alu1|multiplier_1|count [0] & !\alu1|multiplier_1|Equal1~0_combout ))

	.dataa(\alu1|multiplier_1|count [0]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu1|multiplier_1|Add1~0_combout ),
	.cout(\alu1|multiplier_1|Add1~1 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~0 .lut_mask = 16'hDD22;
defparam \alu1|multiplier_1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneii_lcell_comb \alu1|multiplier_1|Add1~4 (
// Equation(s):
// \alu1|multiplier_1|Add1~4_combout  = (\alu1|multiplier_1|Add1~3  & (\alu1|multiplier_1|count [2] & (!\alu1|multiplier_1|Equal1~0_combout  & VCC))) # (!\alu1|multiplier_1|Add1~3  & ((((\alu1|multiplier_1|count [2] & !\alu1|multiplier_1|Equal1~0_combout 
// )))))
// \alu1|multiplier_1|Add1~5  = CARRY((\alu1|multiplier_1|count [2] & (!\alu1|multiplier_1|Equal1~0_combout  & !\alu1|multiplier_1|Add1~3 )))

	.dataa(\alu1|multiplier_1|count [2]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~3 ),
	.combout(\alu1|multiplier_1|Add1~4_combout ),
	.cout(\alu1|multiplier_1|Add1~5 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~4 .lut_mask = 16'h2D02;
defparam \alu1|multiplier_1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneii_lcell_comb \alu1|multiplier_1|Add1~6 (
// Equation(s):
// \alu1|multiplier_1|Add1~6_combout  = (\alu1|multiplier_1|Add1~5  & (((\alu1|multiplier_1|Equal1~0_combout )) # (!\alu1|multiplier_1|count [3]))) # (!\alu1|multiplier_1|Add1~5  & (((\alu1|multiplier_1|count [3] & !\alu1|multiplier_1|Equal1~0_combout )) # 
// (GND)))
// \alu1|multiplier_1|Add1~7  = CARRY(((\alu1|multiplier_1|Equal1~0_combout ) # (!\alu1|multiplier_1|Add1~5 )) # (!\alu1|multiplier_1|count [3]))

	.dataa(\alu1|multiplier_1|count [3]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~5 ),
	.combout(\alu1|multiplier_1|Add1~6_combout ),
	.cout(\alu1|multiplier_1|Add1~7 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~6 .lut_mask = 16'hD2DF;
defparam \alu1|multiplier_1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneii_lcell_comb \alu1|multiplier_1|Equal4~0 (
// Equation(s):
// \alu1|multiplier_1|Equal4~0_combout  = (\alu1|multiplier_1|Add1~2_combout ) # ((\alu1|multiplier_1|Add1~6_combout ) # ((\alu1|multiplier_1|Add1~0_combout ) # (\alu1|multiplier_1|Add1~4_combout )))

	.dataa(\alu1|multiplier_1|Add1~2_combout ),
	.datab(\alu1|multiplier_1|Add1~6_combout ),
	.datac(\alu1|multiplier_1|Add1~0_combout ),
	.datad(\alu1|multiplier_1|Add1~4_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|Equal4~0 .lut_mask = 16'hFFFE;
defparam \alu1|multiplier_1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneii_lcell_comb \alu1|multiplier_1|count~70 (
// Equation(s):
// \alu1|multiplier_1|count~70_combout  = (\alu1|multiplier_1|Add1~12_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~12_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~70 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N11
cycloneii_lcell_ff \alu1|multiplier_1|count[6] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [6]));

// Location: LCCOMB_X20_Y16_N10
cycloneii_lcell_comb \alu1|multiplier_1|Add1~10 (
// Equation(s):
// \alu1|multiplier_1|Add1~10_combout  = (\alu1|multiplier_1|Add1~9  & (((\alu1|multiplier_1|Equal1~0_combout )) # (!\alu1|multiplier_1|count [5]))) # (!\alu1|multiplier_1|Add1~9  & (((\alu1|multiplier_1|count [5] & !\alu1|multiplier_1|Equal1~0_combout )) # 
// (GND)))
// \alu1|multiplier_1|Add1~11  = CARRY(((\alu1|multiplier_1|Equal1~0_combout ) # (!\alu1|multiplier_1|Add1~9 )) # (!\alu1|multiplier_1|count [5]))

	.dataa(\alu1|multiplier_1|count [5]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~9 ),
	.combout(\alu1|multiplier_1|Add1~10_combout ),
	.cout(\alu1|multiplier_1|Add1~11 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~10 .lut_mask = 16'hD2DF;
defparam \alu1|multiplier_1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneii_lcell_comb \alu1|multiplier_1|Add1~12 (
// Equation(s):
// \alu1|multiplier_1|Add1~12_combout  = (\alu1|multiplier_1|Add1~11  & (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [6] & VCC))) # (!\alu1|multiplier_1|Add1~11  & ((((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [6])))))
// \alu1|multiplier_1|Add1~13  = CARRY((!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [6] & !\alu1|multiplier_1|Add1~11 )))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~11 ),
	.combout(\alu1|multiplier_1|Add1~12_combout ),
	.cout(\alu1|multiplier_1|Add1~13 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~12 .lut_mask = 16'h4B04;
defparam \alu1|multiplier_1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneii_lcell_comb \alu1|multiplier_1|Add1~14 (
// Equation(s):
// \alu1|multiplier_1|Add1~14_combout  = (\alu1|multiplier_1|Add1~13  & (((\alu1|multiplier_1|Equal1~0_combout )) # (!\alu1|multiplier_1|count [7]))) # (!\alu1|multiplier_1|Add1~13  & (((\alu1|multiplier_1|count [7] & !\alu1|multiplier_1|Equal1~0_combout )) 
// # (GND)))
// \alu1|multiplier_1|Add1~15  = CARRY(((\alu1|multiplier_1|Equal1~0_combout ) # (!\alu1|multiplier_1|Add1~13 )) # (!\alu1|multiplier_1|count [7]))

	.dataa(\alu1|multiplier_1|count [7]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~13 ),
	.combout(\alu1|multiplier_1|Add1~14_combout ),
	.cout(\alu1|multiplier_1|Add1~15 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~14 .lut_mask = 16'hD2DF;
defparam \alu1|multiplier_1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneii_lcell_comb \alu1|multiplier_1|Equal4~1 (
// Equation(s):
// \alu1|multiplier_1|Equal4~1_combout  = ((\alu1|multiplier_1|Add1~12_combout ) # ((\alu1|multiplier_1|Add1~14_combout ) # (\alu1|multiplier_1|Add1~10_combout ))) # (!\alu1|multiplier_1|Add1~8_combout )

	.dataa(\alu1|multiplier_1|Add1~8_combout ),
	.datab(\alu1|multiplier_1|Add1~12_combout ),
	.datac(\alu1|multiplier_1|Add1~14_combout ),
	.datad(\alu1|multiplier_1|Add1~10_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|Equal4~1 .lut_mask = 16'hFFFD;
defparam \alu1|multiplier_1|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneii_lcell_comb \alu1|multiplier_1|count~76 (
// Equation(s):
// \alu1|multiplier_1|count~76_combout  = (\alu1|multiplier_1|Add1~24_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~24_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~76 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N7
cycloneii_lcell_ff \alu1|multiplier_1|count[12] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [12]));

// Location: LCCOMB_X20_Y16_N18
cycloneii_lcell_comb \alu1|multiplier_1|Add1~18 (
// Equation(s):
// \alu1|multiplier_1|Add1~18_combout  = (\alu1|multiplier_1|Add1~17  & ((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|count [9])))) # (!\alu1|multiplier_1|Add1~17  & (((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count [9])) 
// # (GND)))
// \alu1|multiplier_1|Add1~19  = CARRY((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|Add1~17 ) # (!\alu1|multiplier_1|count [9])))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~17 ),
	.combout(\alu1|multiplier_1|Add1~18_combout ),
	.cout(\alu1|multiplier_1|Add1~19 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~18 .lut_mask = 16'hB4BF;
defparam \alu1|multiplier_1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneii_lcell_comb \alu1|multiplier_1|count~73 (
// Equation(s):
// \alu1|multiplier_1|count~73_combout  = (\alu1|multiplier_1|Add1~18_combout  & ((\alu1|multiplier_1|load~regout ) # (\alu1|start~regout )))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(vcc),
	.datac(\alu1|start~regout ),
	.datad(\alu1|multiplier_1|Add1~18_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~73 .lut_mask = 16'hFA00;
defparam \alu1|multiplier_1|count~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N29
cycloneii_lcell_ff \alu1|multiplier_1|count[9] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [9]));

// Location: LCCOMB_X20_Y16_N20
cycloneii_lcell_comb \alu1|multiplier_1|Add1~20 (
// Equation(s):
// \alu1|multiplier_1|Add1~20_combout  = (\alu1|multiplier_1|Add1~19  & (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [10] & VCC))) # (!\alu1|multiplier_1|Add1~19  & ((((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [10])))))
// \alu1|multiplier_1|Add1~21  = CARRY((!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [10] & !\alu1|multiplier_1|Add1~19 )))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~19 ),
	.combout(\alu1|multiplier_1|Add1~20_combout ),
	.cout(\alu1|multiplier_1|Add1~21 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~20 .lut_mask = 16'h4B04;
defparam \alu1|multiplier_1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneii_lcell_comb \alu1|multiplier_1|count~74 (
// Equation(s):
// \alu1|multiplier_1|count~74_combout  = (\alu1|multiplier_1|Add1~20_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~20_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~74 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N25
cycloneii_lcell_ff \alu1|multiplier_1|count[10] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [10]));

// Location: LCCOMB_X20_Y16_N22
cycloneii_lcell_comb \alu1|multiplier_1|Add1~22 (
// Equation(s):
// \alu1|multiplier_1|Add1~22_combout  = (\alu1|multiplier_1|Add1~21  & ((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|count [11])))) # (!\alu1|multiplier_1|Add1~21  & (((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [11])) # (GND)))
// \alu1|multiplier_1|Add1~23  = CARRY((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|Add1~21 ) # (!\alu1|multiplier_1|count [11])))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~21 ),
	.combout(\alu1|multiplier_1|Add1~22_combout ),
	.cout(\alu1|multiplier_1|Add1~23 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~22 .lut_mask = 16'hB4BF;
defparam \alu1|multiplier_1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneii_lcell_comb \alu1|multiplier_1|count~75 (
// Equation(s):
// \alu1|multiplier_1|count~75_combout  = (\alu1|multiplier_1|Add1~22_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(\alu1|start~regout ),
	.datab(vcc),
	.datac(\alu1|multiplier_1|Add1~22_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~75 .lut_mask = 16'hF0A0;
defparam \alu1|multiplier_1|count~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N19
cycloneii_lcell_ff \alu1|multiplier_1|count[11] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [11]));

// Location: LCCOMB_X20_Y16_N24
cycloneii_lcell_comb \alu1|multiplier_1|Add1~24 (
// Equation(s):
// \alu1|multiplier_1|Add1~24_combout  = (\alu1|multiplier_1|Add1~23  & (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [12] & VCC))) # (!\alu1|multiplier_1|Add1~23  & ((((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [12])))))
// \alu1|multiplier_1|Add1~25  = CARRY((!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [12] & !\alu1|multiplier_1|Add1~23 )))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~23 ),
	.combout(\alu1|multiplier_1|Add1~24_combout ),
	.cout(\alu1|multiplier_1|Add1~25 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~24 .lut_mask = 16'h4B04;
defparam \alu1|multiplier_1|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneii_lcell_comb \alu1|multiplier_1|count~78 (
// Equation(s):
// \alu1|multiplier_1|count~78_combout  = (\alu1|multiplier_1|Add1~28_combout  & ((\alu1|multiplier_1|load~regout ) # (\alu1|start~regout )))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(\alu1|multiplier_1|Add1~28_combout ),
	.datac(vcc),
	.datad(\alu1|start~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~78 .lut_mask = 16'hCC88;
defparam \alu1|multiplier_1|count~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N21
cycloneii_lcell_ff \alu1|multiplier_1|count[14] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [14]));

// Location: LCCOMB_X20_Y16_N26
cycloneii_lcell_comb \alu1|multiplier_1|Add1~26 (
// Equation(s):
// \alu1|multiplier_1|Add1~26_combout  = (\alu1|multiplier_1|Add1~25  & ((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|count [13])))) # (!\alu1|multiplier_1|Add1~25  & (((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [13])) # (GND)))
// \alu1|multiplier_1|Add1~27  = CARRY((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|Add1~25 ) # (!\alu1|multiplier_1|count [13])))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~25 ),
	.combout(\alu1|multiplier_1|Add1~26_combout ),
	.cout(\alu1|multiplier_1|Add1~27 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~26 .lut_mask = 16'hB4BF;
defparam \alu1|multiplier_1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneii_lcell_comb \alu1|multiplier_1|count~77 (
// Equation(s):
// \alu1|multiplier_1|count~77_combout  = (\alu1|multiplier_1|Add1~26_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(\alu1|start~regout ),
	.datab(vcc),
	.datac(\alu1|multiplier_1|Add1~26_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~77 .lut_mask = 16'hF0A0;
defparam \alu1|multiplier_1|count~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N5
cycloneii_lcell_ff \alu1|multiplier_1|count[13] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [13]));

// Location: LCCOMB_X20_Y16_N28
cycloneii_lcell_comb \alu1|multiplier_1|Add1~28 (
// Equation(s):
// \alu1|multiplier_1|Add1~28_combout  = (\alu1|multiplier_1|Add1~27  & (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [14] & VCC))) # (!\alu1|multiplier_1|Add1~27  & ((((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [14])))))
// \alu1|multiplier_1|Add1~29  = CARRY((!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [14] & !\alu1|multiplier_1|Add1~27 )))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~27 ),
	.combout(\alu1|multiplier_1|Add1~28_combout ),
	.cout(\alu1|multiplier_1|Add1~29 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~28 .lut_mask = 16'h4B04;
defparam \alu1|multiplier_1|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cycloneii_lcell_comb \alu1|multiplier_1|count~79 (
// Equation(s):
// \alu1|multiplier_1|count~79_combout  = (\alu1|multiplier_1|Add1~30_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~30_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~79 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N31
cycloneii_lcell_ff \alu1|multiplier_1|count[15] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [15]));

// Location: LCCOMB_X20_Y16_N30
cycloneii_lcell_comb \alu1|multiplier_1|Add1~30 (
// Equation(s):
// \alu1|multiplier_1|Add1~30_combout  = (\alu1|multiplier_1|Add1~29  & ((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|count [15])))) # (!\alu1|multiplier_1|Add1~29  & (((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [15])) # (GND)))
// \alu1|multiplier_1|Add1~31  = CARRY((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|Add1~29 ) # (!\alu1|multiplier_1|count [15])))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~29 ),
	.combout(\alu1|multiplier_1|Add1~30_combout ),
	.cout(\alu1|multiplier_1|Add1~31 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~30 .lut_mask = 16'hB4BF;
defparam \alu1|multiplier_1|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneii_lcell_comb \alu1|multiplier_1|Equal4~3 (
// Equation(s):
// \alu1|multiplier_1|Equal4~3_combout  = (\alu1|multiplier_1|Add1~26_combout ) # ((\alu1|multiplier_1|Add1~24_combout ) # ((\alu1|multiplier_1|Add1~28_combout ) # (\alu1|multiplier_1|Add1~30_combout )))

	.dataa(\alu1|multiplier_1|Add1~26_combout ),
	.datab(\alu1|multiplier_1|Add1~24_combout ),
	.datac(\alu1|multiplier_1|Add1~28_combout ),
	.datad(\alu1|multiplier_1|Add1~30_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|Equal4~3 .lut_mask = 16'hFFFE;
defparam \alu1|multiplier_1|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneii_lcell_comb \alu1|multiplier_1|Equal4~4 (
// Equation(s):
// \alu1|multiplier_1|Equal4~4_combout  = (\alu1|multiplier_1|Equal4~2_combout ) # ((\alu1|multiplier_1|Equal4~0_combout ) # ((\alu1|multiplier_1|Equal4~1_combout ) # (\alu1|multiplier_1|Equal4~3_combout )))

	.dataa(\alu1|multiplier_1|Equal4~2_combout ),
	.datab(\alu1|multiplier_1|Equal4~0_combout ),
	.datac(\alu1|multiplier_1|Equal4~1_combout ),
	.datad(\alu1|multiplier_1|Equal4~3_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|Equal4~4 .lut_mask = 16'hFFFE;
defparam \alu1|multiplier_1|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneii_lcell_comb \alu1|multiplier_1|count~82 (
// Equation(s):
// \alu1|multiplier_1|count~82_combout  = (\alu1|multiplier_1|Add1~44_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~44_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~82 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N13
cycloneii_lcell_ff \alu1|multiplier_1|count[22] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [22]));

// Location: LCCOMB_X20_Y15_N0
cycloneii_lcell_comb \alu1|multiplier_1|Add1~32 (
// Equation(s):
// \alu1|multiplier_1|Add1~32_combout  = (\alu1|multiplier_1|Add1~31  & (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [16] & VCC))) # (!\alu1|multiplier_1|Add1~31  & ((((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [16])))))
// \alu1|multiplier_1|Add1~33  = CARRY((!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [16] & !\alu1|multiplier_1|Add1~31 )))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~31 ),
	.combout(\alu1|multiplier_1|Add1~32_combout ),
	.cout(\alu1|multiplier_1|Add1~33 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~32 .lut_mask = 16'h4B04;
defparam \alu1|multiplier_1|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
cycloneii_lcell_comb \alu1|multiplier_1|count~88 (
// Equation(s):
// \alu1|multiplier_1|count~88_combout  = (\alu1|multiplier_1|Add1~32_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~32_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~88 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N15
cycloneii_lcell_ff \alu1|multiplier_1|count[16] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [16]));

// Location: LCCOMB_X20_Y15_N2
cycloneii_lcell_comb \alu1|multiplier_1|Add1~34 (
// Equation(s):
// \alu1|multiplier_1|Add1~34_combout  = (\alu1|multiplier_1|Add1~33  & ((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|count [17])))) # (!\alu1|multiplier_1|Add1~33  & (((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [17])) # (GND)))
// \alu1|multiplier_1|Add1~35  = CARRY((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|Add1~33 ) # (!\alu1|multiplier_1|count [17])))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~33 ),
	.combout(\alu1|multiplier_1|Add1~34_combout ),
	.cout(\alu1|multiplier_1|Add1~35 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~34 .lut_mask = 16'hB4BF;
defparam \alu1|multiplier_1|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneii_lcell_comb \alu1|multiplier_1|count~87 (
// Equation(s):
// \alu1|multiplier_1|count~87_combout  = (\alu1|multiplier_1|Add1~34_combout  & ((\alu1|multiplier_1|load~regout ) # (\alu1|start~regout )))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(\alu1|start~regout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add1~34_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~87 .lut_mask = 16'hEE00;
defparam \alu1|multiplier_1|count~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N17
cycloneii_lcell_ff \alu1|multiplier_1|count[17] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [17]));

// Location: LCCOMB_X20_Y15_N4
cycloneii_lcell_comb \alu1|multiplier_1|Add1~36 (
// Equation(s):
// \alu1|multiplier_1|Add1~36_combout  = (\alu1|multiplier_1|Add1~35  & (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [18] & VCC))) # (!\alu1|multiplier_1|Add1~35  & ((((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [18])))))
// \alu1|multiplier_1|Add1~37  = CARRY((!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [18] & !\alu1|multiplier_1|Add1~35 )))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~35 ),
	.combout(\alu1|multiplier_1|Add1~36_combout ),
	.cout(\alu1|multiplier_1|Add1~37 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~36 .lut_mask = 16'h4B04;
defparam \alu1|multiplier_1|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneii_lcell_comb \alu1|multiplier_1|count~86 (
// Equation(s):
// \alu1|multiplier_1|count~86_combout  = (\alu1|multiplier_1|Add1~36_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~36_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~86 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N3
cycloneii_lcell_ff \alu1|multiplier_1|count[18] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [18]));

// Location: LCCOMB_X20_Y15_N6
cycloneii_lcell_comb \alu1|multiplier_1|Add1~38 (
// Equation(s):
// \alu1|multiplier_1|Add1~38_combout  = (\alu1|multiplier_1|Add1~37  & ((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|count [19])))) # (!\alu1|multiplier_1|Add1~37  & (((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [19])) # (GND)))
// \alu1|multiplier_1|Add1~39  = CARRY((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|Add1~37 ) # (!\alu1|multiplier_1|count [19])))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~37 ),
	.combout(\alu1|multiplier_1|Add1~38_combout ),
	.cout(\alu1|multiplier_1|Add1~39 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~38 .lut_mask = 16'hB4BF;
defparam \alu1|multiplier_1|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneii_lcell_comb \alu1|multiplier_1|count~85 (
// Equation(s):
// \alu1|multiplier_1|count~85_combout  = (\alu1|multiplier_1|Add1~38_combout  & ((\alu1|multiplier_1|load~regout ) # (\alu1|start~regout )))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(\alu1|start~regout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add1~38_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~85 .lut_mask = 16'hEE00;
defparam \alu1|multiplier_1|count~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N1
cycloneii_lcell_ff \alu1|multiplier_1|count[19] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [19]));

// Location: LCCOMB_X20_Y15_N8
cycloneii_lcell_comb \alu1|multiplier_1|Add1~40 (
// Equation(s):
// \alu1|multiplier_1|Add1~40_combout  = (\alu1|multiplier_1|Add1~39  & (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [20] & VCC))) # (!\alu1|multiplier_1|Add1~39  & ((((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [20])))))
// \alu1|multiplier_1|Add1~41  = CARRY((!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [20] & !\alu1|multiplier_1|Add1~39 )))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~39 ),
	.combout(\alu1|multiplier_1|Add1~40_combout ),
	.cout(\alu1|multiplier_1|Add1~41 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~40 .lut_mask = 16'h4B04;
defparam \alu1|multiplier_1|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneii_lcell_comb \alu1|multiplier_1|count~84 (
// Equation(s):
// \alu1|multiplier_1|count~84_combout  = (\alu1|multiplier_1|Add1~40_combout  & ((\alu1|multiplier_1|load~regout ) # (\alu1|start~regout )))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(\alu1|start~regout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add1~40_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~84 .lut_mask = 16'hEE00;
defparam \alu1|multiplier_1|count~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N19
cycloneii_lcell_ff \alu1|multiplier_1|count[20] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [20]));

// Location: LCCOMB_X20_Y15_N10
cycloneii_lcell_comb \alu1|multiplier_1|Add1~42 (
// Equation(s):
// \alu1|multiplier_1|Add1~42_combout  = (\alu1|multiplier_1|Add1~41  & ((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|count [21])))) # (!\alu1|multiplier_1|Add1~41  & (((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [21])) # (GND)))
// \alu1|multiplier_1|Add1~43  = CARRY((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|Add1~41 ) # (!\alu1|multiplier_1|count [21])))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~41 ),
	.combout(\alu1|multiplier_1|Add1~42_combout ),
	.cout(\alu1|multiplier_1|Add1~43 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~42 .lut_mask = 16'hB4BF;
defparam \alu1|multiplier_1|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneii_lcell_comb \alu1|multiplier_1|count~83 (
// Equation(s):
// \alu1|multiplier_1|count~83_combout  = (\alu1|multiplier_1|Add1~42_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~42_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~83 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N23
cycloneii_lcell_ff \alu1|multiplier_1|count[21] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [21]));

// Location: LCCOMB_X20_Y15_N12
cycloneii_lcell_comb \alu1|multiplier_1|Add1~44 (
// Equation(s):
// \alu1|multiplier_1|Add1~44_combout  = (\alu1|multiplier_1|Add1~43  & (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [22] & VCC))) # (!\alu1|multiplier_1|Add1~43  & ((((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [22])))))
// \alu1|multiplier_1|Add1~45  = CARRY((!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|count [22] & !\alu1|multiplier_1|Add1~43 )))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~43 ),
	.combout(\alu1|multiplier_1|Add1~44_combout ),
	.cout(\alu1|multiplier_1|Add1~45 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~44 .lut_mask = 16'h4B04;
defparam \alu1|multiplier_1|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneii_lcell_comb \alu1|multiplier_1|count~81 (
// Equation(s):
// \alu1|multiplier_1|count~81_combout  = (\alu1|multiplier_1|Add1~46_combout  & ((\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )))

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Add1~46_combout ),
	.datad(\alu1|multiplier_1|load~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~81 .lut_mask = 16'hF0C0;
defparam \alu1|multiplier_1|count~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N11
cycloneii_lcell_ff \alu1|multiplier_1|count[23] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [23]));

// Location: LCCOMB_X20_Y15_N14
cycloneii_lcell_comb \alu1|multiplier_1|Add1~46 (
// Equation(s):
// \alu1|multiplier_1|Add1~46_combout  = (\alu1|multiplier_1|Add1~45  & ((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|count [23])))) # (!\alu1|multiplier_1|Add1~45  & (((!\alu1|multiplier_1|Equal1~0_combout  & \alu1|multiplier_1|count 
// [23])) # (GND)))
// \alu1|multiplier_1|Add1~47  = CARRY((\alu1|multiplier_1|Equal1~0_combout ) # ((!\alu1|multiplier_1|Add1~45 ) # (!\alu1|multiplier_1|count [23])))

	.dataa(\alu1|multiplier_1|Equal1~0_combout ),
	.datab(\alu1|multiplier_1|count [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~45 ),
	.combout(\alu1|multiplier_1|Add1~46_combout ),
	.cout(\alu1|multiplier_1|Add1~47 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~46 .lut_mask = 16'hB4BF;
defparam \alu1|multiplier_1|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneii_lcell_comb \alu1|multiplier_1|Equal4~8 (
// Equation(s):
// \alu1|multiplier_1|Equal4~8_combout  = (\alu1|multiplier_1|Add1~40_combout ) # ((\alu1|multiplier_1|Add1~44_combout ) # ((\alu1|multiplier_1|Add1~46_combout ) # (\alu1|multiplier_1|Add1~42_combout )))

	.dataa(\alu1|multiplier_1|Add1~40_combout ),
	.datab(\alu1|multiplier_1|Add1~44_combout ),
	.datac(\alu1|multiplier_1|Add1~46_combout ),
	.datad(\alu1|multiplier_1|Add1~42_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|Equal4~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|Equal4~8 .lut_mask = 16'hFFFE;
defparam \alu1|multiplier_1|Equal4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneii_lcell_comb \alu1|multiplier_1|load~1 (
// Equation(s):
// \alu1|multiplier_1|load~1_combout  = (\alu1|multiplier_1|Equal4~7_combout ) # (((\alu1|multiplier_1|Equal4~4_combout ) # (\alu1|multiplier_1|Equal4~8_combout )) # (!\alu1|multiplier_1|Equal1~1_combout ))

	.dataa(\alu1|multiplier_1|Equal4~7_combout ),
	.datab(\alu1|multiplier_1|Equal1~1_combout ),
	.datac(\alu1|multiplier_1|Equal4~4_combout ),
	.datad(\alu1|multiplier_1|Equal4~8_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|load~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|load~1 .lut_mask = 16'hFFFB;
defparam \alu1|multiplier_1|load~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneii_lcell_comb \alu1|multiplier_1|Add1~50 (
// Equation(s):
// \alu1|multiplier_1|Add1~50_combout  = (\alu1|multiplier_1|Add1~49  & (((\alu1|multiplier_1|Equal1~0_combout )) # (!\alu1|multiplier_1|count [25]))) # (!\alu1|multiplier_1|Add1~49  & (((\alu1|multiplier_1|count [25] & !\alu1|multiplier_1|Equal1~0_combout 
// )) # (GND)))
// \alu1|multiplier_1|Add1~51  = CARRY(((\alu1|multiplier_1|Equal1~0_combout ) # (!\alu1|multiplier_1|Add1~49 )) # (!\alu1|multiplier_1|count [25]))

	.dataa(\alu1|multiplier_1|count [25]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~49 ),
	.combout(\alu1|multiplier_1|Add1~50_combout ),
	.cout(\alu1|multiplier_1|Add1~51 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~50 .lut_mask = 16'hD2DF;
defparam \alu1|multiplier_1|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneii_lcell_comb \alu1|multiplier_1|Add1~52 (
// Equation(s):
// \alu1|multiplier_1|Add1~52_combout  = (\alu1|multiplier_1|Add1~51  & (\alu1|multiplier_1|count [26] & (!\alu1|multiplier_1|Equal1~0_combout  & VCC))) # (!\alu1|multiplier_1|Add1~51  & ((((\alu1|multiplier_1|count [26] & 
// !\alu1|multiplier_1|Equal1~0_combout )))))
// \alu1|multiplier_1|Add1~53  = CARRY((\alu1|multiplier_1|count [26] & (!\alu1|multiplier_1|Equal1~0_combout  & !\alu1|multiplier_1|Add1~51 )))

	.dataa(\alu1|multiplier_1|count [26]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~51 ),
	.combout(\alu1|multiplier_1|Add1~52_combout ),
	.cout(\alu1|multiplier_1|Add1~53 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~52 .lut_mask = 16'h2D02;
defparam \alu1|multiplier_1|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneii_lcell_comb \alu1|multiplier_1|Add1~54 (
// Equation(s):
// \alu1|multiplier_1|Add1~54_combout  = (\alu1|multiplier_1|Add1~53  & (((\alu1|multiplier_1|Equal1~0_combout )) # (!\alu1|multiplier_1|count [27]))) # (!\alu1|multiplier_1|Add1~53  & (((\alu1|multiplier_1|count [27] & !\alu1|multiplier_1|Equal1~0_combout 
// )) # (GND)))
// \alu1|multiplier_1|Add1~55  = CARRY(((\alu1|multiplier_1|Equal1~0_combout ) # (!\alu1|multiplier_1|Add1~53 )) # (!\alu1|multiplier_1|count [27]))

	.dataa(\alu1|multiplier_1|count [27]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~53 ),
	.combout(\alu1|multiplier_1|Add1~54_combout ),
	.cout(\alu1|multiplier_1|Add1~55 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~54 .lut_mask = 16'hD2DF;
defparam \alu1|multiplier_1|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneii_lcell_comb \alu1|multiplier_1|Equal4~5 (
// Equation(s):
// \alu1|multiplier_1|Equal4~5_combout  = (\alu1|multiplier_1|Add1~48_combout ) # ((\alu1|multiplier_1|Add1~50_combout ) # ((\alu1|multiplier_1|Add1~52_combout ) # (\alu1|multiplier_1|Add1~54_combout )))

	.dataa(\alu1|multiplier_1|Add1~48_combout ),
	.datab(\alu1|multiplier_1|Add1~50_combout ),
	.datac(\alu1|multiplier_1|Add1~52_combout ),
	.datad(\alu1|multiplier_1|Add1~54_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|Equal4~5 .lut_mask = 16'hFFFE;
defparam \alu1|multiplier_1|Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneii_lcell_comb \alu1|multiplier_1|Add1~58 (
// Equation(s):
// \alu1|multiplier_1|Add1~58_combout  = (\alu1|multiplier_1|Add1~57  & (((\alu1|multiplier_1|Equal1~0_combout )) # (!\alu1|multiplier_1|count [29]))) # (!\alu1|multiplier_1|Add1~57  & (((\alu1|multiplier_1|count [29] & !\alu1|multiplier_1|Equal1~0_combout 
// )) # (GND)))
// \alu1|multiplier_1|Add1~59  = CARRY(((\alu1|multiplier_1|Equal1~0_combout ) # (!\alu1|multiplier_1|Add1~57 )) # (!\alu1|multiplier_1|count [29]))

	.dataa(\alu1|multiplier_1|count [29]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~57 ),
	.combout(\alu1|multiplier_1|Add1~58_combout ),
	.cout(\alu1|multiplier_1|Add1~59 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~58 .lut_mask = 16'hD2DF;
defparam \alu1|multiplier_1|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneii_lcell_comb \alu1|multiplier_1|Add1~60 (
// Equation(s):
// \alu1|multiplier_1|Add1~60_combout  = (\alu1|multiplier_1|Add1~59  & (\alu1|multiplier_1|count [30] & (!\alu1|multiplier_1|Equal1~0_combout  & VCC))) # (!\alu1|multiplier_1|Add1~59  & ((((\alu1|multiplier_1|count [30] & 
// !\alu1|multiplier_1|Equal1~0_combout )))))
// \alu1|multiplier_1|Add1~61  = CARRY((\alu1|multiplier_1|count [30] & (!\alu1|multiplier_1|Equal1~0_combout  & !\alu1|multiplier_1|Add1~59 )))

	.dataa(\alu1|multiplier_1|count [30]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add1~59 ),
	.combout(\alu1|multiplier_1|Add1~60_combout ),
	.cout(\alu1|multiplier_1|Add1~61 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~60 .lut_mask = 16'h2D02;
defparam \alu1|multiplier_1|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneii_lcell_comb \alu1|multiplier_1|count~95 (
// Equation(s):
// \alu1|multiplier_1|count~95_combout  = (\alu1|multiplier_1|Add1~62_combout  & ((\alu1|multiplier_1|load~regout ) # (\alu1|start~regout )))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(vcc),
	.datac(\alu1|start~regout ),
	.datad(\alu1|multiplier_1|Add1~62_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|count~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|count~95 .lut_mask = 16'hFA00;
defparam \alu1|multiplier_1|count~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N25
cycloneii_lcell_ff \alu1|multiplier_1|count[31] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|count~95_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|count [31]));

// Location: LCCOMB_X20_Y15_N30
cycloneii_lcell_comb \alu1|multiplier_1|Add1~62 (
// Equation(s):
// \alu1|multiplier_1|Add1~62_combout  = \alu1|multiplier_1|Add1~61  $ (((\alu1|multiplier_1|count [31] & !\alu1|multiplier_1|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|count [31]),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Equal1~0_combout ),
	.cin(\alu1|multiplier_1|Add1~61 ),
	.combout(\alu1|multiplier_1|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|Add1~62 .lut_mask = 16'hF03C;
defparam \alu1|multiplier_1|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneii_lcell_comb \alu1|multiplier_1|Equal4~6 (
// Equation(s):
// \alu1|multiplier_1|Equal4~6_combout  = (\alu1|multiplier_1|Add1~56_combout ) # ((\alu1|multiplier_1|Add1~60_combout ) # ((\alu1|multiplier_1|Add1~58_combout ) # (\alu1|multiplier_1|Add1~62_combout )))

	.dataa(\alu1|multiplier_1|Add1~56_combout ),
	.datab(\alu1|multiplier_1|Add1~60_combout ),
	.datac(\alu1|multiplier_1|Add1~58_combout ),
	.datad(\alu1|multiplier_1|Add1~62_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|Equal4~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|Equal4~6 .lut_mask = 16'hFFFE;
defparam \alu1|multiplier_1|Equal4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneii_lcell_comb \alu1|multiplier_1|load~2 (
// Equation(s):
// \alu1|multiplier_1|load~2_combout  = (\alu1|multiplier_1|load~0_combout  & ((\alu1|multiplier_1|load~1_combout ) # ((\alu1|multiplier_1|Equal4~5_combout ) # (\alu1|multiplier_1|Equal4~6_combout ))))

	.dataa(\alu1|multiplier_1|load~0_combout ),
	.datab(\alu1|multiplier_1|load~1_combout ),
	.datac(\alu1|multiplier_1|Equal4~5_combout ),
	.datad(\alu1|multiplier_1|Equal4~6_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|load~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|load~2 .lut_mask = 16'hAAA8;
defparam \alu1|multiplier_1|load~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N13
cycloneii_lcell_ff \alu1|multiplier_1|load (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|load~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|load~regout ));

// Location: LCCOMB_X20_Y17_N0
cycloneii_lcell_comb \alu1|multiplier_1|register~39 (
// Equation(s):
// \alu1|multiplier_1|register~39_combout  = (\alu1|multiplier_1|register [18] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|register [18]),
	.datab(\alu1|multiplier_1|load~regout ),
	.datac(\alu1|start~regout ),
	.datad(\alu1|multiplier_1|estado [1]),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~39 .lut_mask = 16'hAA02;
defparam \alu1|multiplier_1|register~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N1
cycloneii_lcell_ff \imm|regOut[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a2 ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [2]));

// Location: LCCOMB_X19_Y8_N24
cycloneii_lcell_comb \RF1|Decoder0~9 (
// Equation(s):
// \RF1|Decoder0~9_combout  = (\RF1|Decoder0~8_combout  & (\ctrR3|regOut [19] & !\ctrR3|regOut [17]))

	.dataa(vcc),
	.datab(\RF1|Decoder0~8_combout ),
	.datac(\ctrR3|regOut [19]),
	.datad(\ctrR3|regOut [17]),
	.cin(gnd),
	.combout(\RF1|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~9 .lut_mask = 16'h00C0;
defparam \RF1|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N17
cycloneii_lcell_ff \RF1|regS6[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [2]));

// Location: LCCOMB_X19_Y8_N18
cycloneii_lcell_comb \RF1|Decoder0~7 (
// Equation(s):
// \RF1|Decoder0~7_combout  = (\ctrR3|regOut [17] & (\ctrR3|regOut [19] & \RF1|Decoder0~6_combout ))

	.dataa(vcc),
	.datab(\ctrR3|regOut [17]),
	.datac(\ctrR3|regOut [19]),
	.datad(\RF1|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~7 .lut_mask = 16'hC000;
defparam \RF1|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N13
cycloneii_lcell_ff \RF1|regS5[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [2]));

// Location: LCCOMB_X21_Y10_N26
cycloneii_lcell_comb \RF1|Mux61~0 (
// Equation(s):
// \RF1|Mux61~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// ((\RF1|regS5 [2]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regS4 [2]))))

	.dataa(\RF1|regS4 [2]),
	.datab(\RF1|regS5 [2]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux61~0 .lut_mask = 16'hFC0A;
defparam \RF1|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneii_lcell_comb \RF1|Mux61~1 (
// Equation(s):
// \RF1|Mux61~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux61~0_combout  & (\RF1|regS7 [2])) # (!\RF1|Mux61~0_combout  & ((\RF1|regS6 [2]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux61~0_combout ))))

	.dataa(\RF1|regS7 [2]),
	.datab(\RF1|regS6 [2]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux61~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux61~1 .lut_mask = 16'hAFC0;
defparam \RF1|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N29
cycloneii_lcell_ff \RF1|regT6[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [2]));

// Location: LCFF_X23_Y11_N29
cycloneii_lcell_ff \RF1|regT5[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [2]));

// Location: LCCOMB_X22_Y9_N18
cycloneii_lcell_comb \RF1|Mux61~7 (
// Equation(s):
// \RF1|Mux61~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// ((\RF1|regT5 [2]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regT4 [2]))))

	.dataa(\RF1|regT4 [2]),
	.datab(\RF1|regT5 [2]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux61~7 .lut_mask = 16'hFC0A;
defparam \RF1|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneii_lcell_comb \RF1|Mux61~8 (
// Equation(s):
// \RF1|Mux61~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux61~7_combout  & (\RF1|regT7 [2])) # (!\RF1|Mux61~7_combout  & ((\RF1|regT6 [2]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux61~7_combout ))))

	.dataa(\RF1|regT7 [2]),
	.datab(\RF1|regT6 [2]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux61~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux61~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneii_lcell_comb \RF1|Decoder0~3 (
// Equation(s):
// \RF1|Decoder0~3_combout  = (\ctrR3|regOut [17] & (!\ctrR3|regOut [19] & \RF1|Decoder0~2_combout ))

	.dataa(vcc),
	.datab(\ctrR3|regOut [17]),
	.datac(\ctrR3|regOut [19]),
	.datad(\RF1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~3 .lut_mask = 16'h0C00;
defparam \RF1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N5
cycloneii_lcell_ff \RF1|regT1[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [2]));

// Location: LCCOMB_X19_Y8_N0
cycloneii_lcell_comb \RF1|Decoder0~4 (
// Equation(s):
// \RF1|Decoder0~4_combout  = (!\ctrR3|regOut [17] & (!\ctrR3|regOut [19] & \RF1|Decoder0~2_combout ))

	.dataa(vcc),
	.datab(\ctrR3|regOut [17]),
	.datac(\ctrR3|regOut [19]),
	.datad(\RF1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~4 .lut_mask = 16'h0300;
defparam \RF1|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N31
cycloneii_lcell_ff \RF1|regT0[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [2]));

// Location: LCCOMB_X16_Y11_N30
cycloneii_lcell_comb \RF1|Mux61~2 (
// Equation(s):
// \RF1|Mux61~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (\RF1|regT2 [2])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regT0 [2])))))

	.dataa(\RF1|regT2 [2]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regT0 [2]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux61~2 .lut_mask = 16'hEE30;
defparam \RF1|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneii_lcell_comb \RF1|Mux61~3 (
// Equation(s):
// \RF1|Mux61~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux61~2_combout  & (\RF1|regT3 [2])) # (!\RF1|Mux61~2_combout  & ((\RF1|regT1 [2]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux61~2_combout ))))

	.dataa(\RF1|regT3 [2]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regT1 [2]),
	.datad(\RF1|Mux61~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux61~3 .lut_mask = 16'hBBC0;
defparam \RF1|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneii_lcell_comb \RF1|Decoder0~13 (
// Equation(s):
// \RF1|Decoder0~13_combout  = (\ctrR3|regOut [17] & (!\ctrR3|regOut [19] & \RF1|Decoder0~6_combout ))

	.dataa(vcc),
	.datab(\ctrR3|regOut [17]),
	.datac(\ctrR3|regOut [19]),
	.datad(\RF1|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~13 .lut_mask = 16'h0C00;
defparam \RF1|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N3
cycloneii_lcell_ff \RF1|regS1[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [2]));

// Location: LCFF_X21_Y14_N5
cycloneii_lcell_ff \RF1|regS0[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [2]));

// Location: LCCOMB_X14_Y12_N28
cycloneii_lcell_comb \RF1|Mux61~4 (
// Equation(s):
// \RF1|Mux61~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (\RF1|regS2 [2])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regS0 [2])))))

	.dataa(\RF1|regS2 [2]),
	.datab(\RF1|regS0 [2]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux61~4 .lut_mask = 16'hFA0C;
defparam \RF1|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneii_lcell_comb \RF1|Mux61~5 (
// Equation(s):
// \RF1|Mux61~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux61~4_combout  & (\RF1|regS3 [2])) # (!\RF1|Mux61~4_combout  & ((\RF1|regS1 [2]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux61~4_combout ))))

	.dataa(\RF1|regS3 [2]),
	.datab(\RF1|regS1 [2]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\RF1|Mux61~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux61~5 .lut_mask = 16'hAFC0;
defparam \RF1|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneii_lcell_comb \RF1|Mux61~6 (
// Equation(s):
// \RF1|Mux61~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|Mux61~3_combout )) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux61~5_combout )))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|Mux61~3_combout ),
	.datad(\RF1|Mux61~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux61~6 .lut_mask = 16'hD9C8;
defparam \RF1|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneii_lcell_comb \RF1|Mux61~9 (
// Equation(s):
// \RF1|Mux61~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux61~6_combout  & ((\RF1|Mux61~8_combout ))) # (!\RF1|Mux61~6_combout  & (\RF1|Mux61~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & 
// (((\RF1|Mux61~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|Mux61~1_combout ),
	.datac(\RF1|Mux61~8_combout ),
	.datad(\RF1|Mux61~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux61~9 .lut_mask = 16'hF588;
defparam \RF1|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N9
cycloneii_lcell_ff \RF1|regsOutB[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux61~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [2]));

// Location: LCCOMB_X16_Y16_N24
cycloneii_lcell_comb \mux1|muxOut[2]~2 (
// Equation(s):
// \mux1|muxOut[2]~2_combout  = (\ctrR1|regOut [5] & (\imm|regOut [2])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [2])))

	.dataa(vcc),
	.datab(\imm|regOut [2]),
	.datac(\ctrR1|regOut [5]),
	.datad(\RF1|regsOutB [2]),
	.cin(gnd),
	.combout(\mux1|muxOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[2]~2 .lut_mask = 16'hCFC0;
defparam \mux1|muxOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y15_N3
cycloneii_lcell_ff \imm|regOut[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a9 ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [9]));

// Location: LCCOMB_X15_Y15_N4
cycloneii_lcell_comb \mux1|muxOut[9]~9 (
// Equation(s):
// \mux1|muxOut[9]~9_combout  = (\ctrR1|regOut [5] & ((\imm|regOut [9]))) # (!\ctrR1|regOut [5] & (\RF1|regsOutB [9]))

	.dataa(\RF1|regsOutB [9]),
	.datab(\ctrR1|regOut [5]),
	.datac(vcc),
	.datad(\imm|regOut [9]),
	.cin(gnd),
	.combout(\mux1|muxOut[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[9]~9 .lut_mask = 16'hEE22;
defparam \mux1|muxOut[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneii_lcell_comb \alu1|multiplier_1|register[15]~feeder (
// Equation(s):
// \alu1|multiplier_1|register[15]~feeder_combout  = \alu1|multiplier_1|register[15]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu1|multiplier_1|register[15]~14_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[15]~feeder .lut_mask = 16'hFF00;
defparam \alu1|multiplier_1|register[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N25
cycloneii_lcell_ff \alu1|multiplier_1|register[17] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[17]~17_combout ),
	.sdata(\alu1|multiplier_1|register[18]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [17]));

// Location: LCCOMB_X20_Y17_N10
cycloneii_lcell_comb \alu1|multiplier_1|register~38 (
// Equation(s):
// \alu1|multiplier_1|register~38_combout  = (\alu1|multiplier_1|register [17] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|estado [1]),
	.datab(\alu1|multiplier_1|register [17]),
	.datac(\alu1|multiplier_1|load~regout ),
	.datad(\alu1|start~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~38 .lut_mask = 16'h888C;
defparam \alu1|multiplier_1|register~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneii_lcell_comb \RF1|regT6[1]~feeder (
// Equation(s):
// \RF1|regT6[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regT6[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT6[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT6[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N5
cycloneii_lcell_ff \RF1|regT6[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT6[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [1]));

// Location: LCCOMB_X21_Y11_N0
cycloneii_lcell_comb \RF1|regT2[1]~feeder (
// Equation(s):
// \RF1|regT2[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regT2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT2[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneii_lcell_comb \RF1|Decoder0~1 (
// Equation(s):
// \RF1|Decoder0~1_combout  = (!\ctrR3|regOut [17] & (!\ctrR3|regOut [19] & \RF1|Decoder0~0_combout ))

	.dataa(vcc),
	.datab(\ctrR3|regOut [17]),
	.datac(\ctrR3|regOut [19]),
	.datad(\RF1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~1 .lut_mask = 16'h0300;
defparam \RF1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N1
cycloneii_lcell_ff \RF1|regT2[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT2[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [1]));

// Location: LCCOMB_X24_Y11_N4
cycloneii_lcell_comb \RF1|Mux62~0 (
// Equation(s):
// \RF1|Mux62~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|regT2 [1]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regS2 [1] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|regS2 [1]),
	.datab(\RF1|regT2 [1]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux62~0 .lut_mask = 16'hF0CA;
defparam \RF1|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneii_lcell_comb \RF1|Mux62~1 (
// Equation(s):
// \RF1|Mux62~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux62~0_combout  & ((\RF1|regT6 [1]))) # (!\RF1|Mux62~0_combout  & (\RF1|regS6 [1])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux62~0_combout ))))

	.dataa(\RF1|regS6 [1]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regT6 [1]),
	.datad(\RF1|Mux62~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux62~1 .lut_mask = 16'hF388;
defparam \RF1|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneii_lcell_comb \RF1|regT7[1]~feeder (
// Equation(s):
// \RF1|regT7[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
cycloneii_lcell_comb \RF1|Decoder0~19 (
// Equation(s):
// \RF1|Decoder0~19_combout  = (\ctrR3|regOut [17] & (\ctrR3|regOut [19] & \RF1|Decoder0~0_combout ))

	.dataa(\ctrR3|regOut [17]),
	.datab(vcc),
	.datac(\ctrR3|regOut [19]),
	.datad(\RF1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~19 .lut_mask = 16'hA000;
defparam \RF1|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N21
cycloneii_lcell_ff \RF1|regT7[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [1]));

// Location: LCCOMB_X25_Y14_N26
cycloneii_lcell_comb \RF1|regS7[1]~feeder (
// Equation(s):
// \RF1|regS7[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regS7[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS7[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS7[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N27
cycloneii_lcell_ff \RF1|regS7[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS7[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [1]));

// Location: LCCOMB_X25_Y14_N20
cycloneii_lcell_comb \RF1|Mux62~7 (
// Equation(s):
// \RF1|Mux62~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS7 [1]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS3 [1] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regS3 [1]),
	.datab(\RF1|regS7 [1]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux62~7 .lut_mask = 16'hF0CA;
defparam \RF1|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneii_lcell_comb \RF1|Mux62~8 (
// Equation(s):
// \RF1|Mux62~8_combout  = (\RF1|Mux62~7_combout  & (((\RF1|regT7 [1]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\RF1|Mux62~7_combout  & (\RF1|regT3 [1] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regT3 [1]),
	.datab(\RF1|regT7 [1]),
	.datac(\RF1|Mux62~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux62~8 .lut_mask = 16'hCAF0;
defparam \RF1|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneii_lcell_comb \RF1|regS4[1]~feeder (
// Equation(s):
// \RF1|regS4[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regS4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS4[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N25
cycloneii_lcell_ff \RF1|regS4[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS4[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [1]));

// Location: LCCOMB_X19_Y10_N30
cycloneii_lcell_comb \RF1|regS0[1]~feeder (
// Equation(s):
// \RF1|regS0[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regS0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS0[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N31
cycloneii_lcell_ff \RF1|regS0[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS0[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [1]));

// Location: LCCOMB_X19_Y10_N0
cycloneii_lcell_comb \RF1|Mux62~4 (
// Equation(s):
// \RF1|Mux62~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT0 [1])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS0 [1])))))

	.dataa(\RF1|regT0 [1]),
	.datab(\RF1|regS0 [1]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux62~4 .lut_mask = 16'hFA0C;
defparam \RF1|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneii_lcell_comb \RF1|Mux62~5 (
// Equation(s):
// \RF1|Mux62~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux62~4_combout  & (\RF1|regT4 [1])) # (!\RF1|Mux62~4_combout  & ((\RF1|regS4 [1]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux62~4_combout ))))

	.dataa(\RF1|regT4 [1]),
	.datab(\RF1|regS4 [1]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\RF1|Mux62~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux62~5 .lut_mask = 16'hAFC0;
defparam \RF1|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneii_lcell_comb \RF1|regT5[1]~feeder (
// Equation(s):
// \RF1|regT5[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regT5[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT5[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT5[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N27
cycloneii_lcell_ff \RF1|regT5[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT5[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [1]));

// Location: LCCOMB_X25_Y14_N28
cycloneii_lcell_comb \RF1|regS5[1]~feeder (
// Equation(s):
// \RF1|regS5[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regS5[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS5[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS5[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N29
cycloneii_lcell_ff \RF1|regS5[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS5[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [1]));

// Location: LCCOMB_X24_Y10_N30
cycloneii_lcell_comb \RF1|Mux62~2 (
// Equation(s):
// \RF1|Mux62~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS5 [1]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS1 [1]))))

	.dataa(\RF1|regS1 [1]),
	.datab(\RF1|regS5 [1]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux62~2 .lut_mask = 16'hFC0A;
defparam \RF1|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneii_lcell_comb \RF1|Mux62~3 (
// Equation(s):
// \RF1|Mux62~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux62~2_combout  & ((\RF1|regT5 [1]))) # (!\RF1|Mux62~2_combout  & (\RF1|regT1 [1])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux62~2_combout ))))

	.dataa(\RF1|regT1 [1]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regT5 [1]),
	.datad(\RF1|Mux62~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux62~3 .lut_mask = 16'hF388;
defparam \RF1|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneii_lcell_comb \RF1|Mux62~6 (
// Equation(s):
// \RF1|Mux62~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ) # ((\RF1|Mux62~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|Mux62~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux62~5_combout ),
	.datad(\RF1|Mux62~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux62~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneii_lcell_comb \RF1|Mux62~9 (
// Equation(s):
// \RF1|Mux62~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux62~6_combout  & ((\RF1|Mux62~8_combout ))) # (!\RF1|Mux62~6_combout  & (\RF1|Mux62~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout 
//  & (((\RF1|Mux62~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|Mux62~1_combout ),
	.datac(\RF1|Mux62~8_combout ),
	.datad(\RF1|Mux62~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux62~9 .lut_mask = 16'hF588;
defparam \RF1|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N27
cycloneii_lcell_ff \RF1|regsOutB[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux62~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [1]));

// Location: LCFF_X16_Y15_N17
cycloneii_lcell_ff \imm|regOut[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a1 ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [1]));

// Location: LCCOMB_X22_Y15_N4
cycloneii_lcell_comb \mux1|muxOut[1]~1 (
// Equation(s):
// \mux1|muxOut[1]~1_combout  = (\ctrR1|regOut [5] & ((\imm|regOut [1]))) # (!\ctrR1|regOut [5] & (\RF1|regsOutB [1]))

	.dataa(vcc),
	.datab(\RF1|regsOutB [1]),
	.datac(\imm|regOut [1]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[1]~1 .lut_mask = 16'hF0CC;
defparam \mux1|muxOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N31
cycloneii_lcell_ff \alu1|multiplier_1|register[2] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[2]~1_combout ),
	.sdata(\alu1|multiplier_1|register[3]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [2]));

// Location: LCCOMB_X16_Y18_N30
cycloneii_lcell_comb \alu1|multiplier_1|register[2]~1 (
// Equation(s):
// \alu1|multiplier_1|register[2]~1_combout  = (\alu1|multiplier_1|Equal1~0_combout  & ((\mux1|muxOut[2]~2_combout ))) # (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|register [2]))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(\alu1|multiplier_1|register [2]),
	.datad(\mux1|muxOut[2]~2_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[2]~1 .lut_mask = 16'hFC30;
defparam \alu1|multiplier_1|register[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneii_lcell_comb \alu1|multiplier_1|Equal4~7 (
// Equation(s):
// \alu1|multiplier_1|Equal4~7_combout  = (\alu1|multiplier_1|Add1~34_combout ) # ((\alu1|multiplier_1|Add1~32_combout ) # ((\alu1|multiplier_1|Add1~36_combout ) # (\alu1|multiplier_1|Add1~38_combout )))

	.dataa(\alu1|multiplier_1|Add1~34_combout ),
	.datab(\alu1|multiplier_1|Add1~32_combout ),
	.datac(\alu1|multiplier_1|Add1~36_combout ),
	.datad(\alu1|multiplier_1|Add1~38_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|Equal4~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|Equal4~7 .lut_mask = 16'hFFFE;
defparam \alu1|multiplier_1|Equal4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneii_lcell_comb \alu1|multiplier_1|produto[31]~3 (
// Equation(s):
// \alu1|multiplier_1|produto[31]~3_combout  = (!\alu1|multiplier_1|Equal4~7_combout  & (!\alu1|multiplier_1|Equal4~8_combout  & ((\alu1|multiplier_1|load~regout ) # (\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|Equal4~7_combout ),
	.datad(\alu1|multiplier_1|Equal4~8_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|produto[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|produto[31]~3 .lut_mask = 16'h000E;
defparam \alu1|multiplier_1|produto[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneii_lcell_comb \alu1|multiplier_1|produto[31]~2 (
// Equation(s):
// \alu1|multiplier_1|produto[31]~2_combout  = (!\alu1|multiplier_1|Equal4~4_combout  & (!\alu1|multiplier_1|Equal4~5_combout  & (\alu1|multiplier_1|produto[31]~3_combout  & !\alu1|multiplier_1|Equal4~6_combout )))

	.dataa(\alu1|multiplier_1|Equal4~4_combout ),
	.datab(\alu1|multiplier_1|Equal4~5_combout ),
	.datac(\alu1|multiplier_1|produto[31]~3_combout ),
	.datad(\alu1|multiplier_1|Equal4~6_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|produto[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|produto[31]~2 .lut_mask = 16'h0010;
defparam \alu1|multiplier_1|produto[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N29
cycloneii_lcell_ff \alu1|multiplier_1|produto[1] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[2]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [1]));

// Location: LCCOMB_X16_Y15_N2
cycloneii_lcell_comb \alu1|Add0~5 (
// Equation(s):
// \alu1|Add0~5_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & (\imm|regOut [1])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [1])))))

	.dataa(\imm|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(\ctrR1|regOut [1]),
	.datad(\RF1|regsOutB [1]),
	.cin(gnd),
	.combout(\alu1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~5 .lut_mask = 16'h4B78;
defparam \alu1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneii_lcell_comb \alu1|Add0~0 (
// Equation(s):
// \alu1|Add0~0_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & (\imm|regOut [0])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [0])))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(\imm|regOut [0]),
	.datad(\RF1|regsOutB [0]),
	.cin(gnd),
	.combout(\alu1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~0 .lut_mask = 16'h596A;
defparam \alu1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneii_lcell_comb \alu1|Add0~2 (
// Equation(s):
// \alu1|Add0~2_cout  = CARRY(!\ctrR1|regOut [0])

	.dataa(vcc),
	.datab(\ctrR1|regOut [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu1|Add0~2_cout ));
// synopsys translate_off
defparam \alu1|Add0~2 .lut_mask = 16'h0033;
defparam \alu1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneii_lcell_comb \alu1|Add0~3 (
// Equation(s):
// \alu1|Add0~3_combout  = (\RF1|regsOutA [0] & ((\alu1|Add0~0_combout  & (\alu1|Add0~2_cout  & VCC)) # (!\alu1|Add0~0_combout  & (!\alu1|Add0~2_cout )))) # (!\RF1|regsOutA [0] & ((\alu1|Add0~0_combout  & (!\alu1|Add0~2_cout )) # (!\alu1|Add0~0_combout  & 
// ((\alu1|Add0~2_cout ) # (GND)))))
// \alu1|Add0~4  = CARRY((\RF1|regsOutA [0] & (!\alu1|Add0~0_combout  & !\alu1|Add0~2_cout )) # (!\RF1|regsOutA [0] & ((!\alu1|Add0~2_cout ) # (!\alu1|Add0~0_combout ))))

	.dataa(\RF1|regsOutA [0]),
	.datab(\alu1|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~2_cout ),
	.combout(\alu1|Add0~3_combout ),
	.cout(\alu1|Add0~4 ));
// synopsys translate_off
defparam \alu1|Add0~3 .lut_mask = 16'h9617;
defparam \alu1|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneii_lcell_comb \alu1|Add0~6 (
// Equation(s):
// \alu1|Add0~6_combout  = ((\RF1|regsOutA [1] $ (\alu1|Add0~5_combout  $ (!\alu1|Add0~4 )))) # (GND)
// \alu1|Add0~7  = CARRY((\RF1|regsOutA [1] & ((\alu1|Add0~5_combout ) # (!\alu1|Add0~4 ))) # (!\RF1|regsOutA [1] & (\alu1|Add0~5_combout  & !\alu1|Add0~4 )))

	.dataa(\RF1|regsOutA [1]),
	.datab(\alu1|Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~4 ),
	.combout(\alu1|Add0~6_combout ),
	.cout(\alu1|Add0~7 ));
// synopsys translate_off
defparam \alu1|Add0~6 .lut_mask = 16'h698E;
defparam \alu1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneii_lcell_comb \alu1|ULAout[1]~5 (
// Equation(s):
// \alu1|ULAout[1]~5_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & ((\alu1|Add0~6_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|multiplier_1|produto [1])))) # (!\alu1|ULAout[8]~0_combout  & (\alu1|ULAout[8]~1_combout ))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|multiplier_1|produto [1]),
	.datad(\alu1|Add0~6_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[1]~5 .lut_mask = 16'hEC64;
defparam \alu1|ULAout[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneii_lcell_comb \alu1|ULAout[1]~6 (
// Equation(s):
// \alu1|ULAout[1]~6_combout  = (\ctrR1|regOut [2] & ((\RF1|regsOutA [1] & ((\mux1|muxOut[1]~1_combout ) # (\alu1|ULAout[1]~5_combout ))) # (!\RF1|regsOutA [1] & (\mux1|muxOut[1]~1_combout  & \alu1|ULAout[1]~5_combout )))) # (!\ctrR1|regOut [2] & 
// (((\alu1|ULAout[1]~5_combout ))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\RF1|regsOutA [1]),
	.datac(\mux1|muxOut[1]~1_combout ),
	.datad(\alu1|ULAout[1]~5_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[1]~6 .lut_mask = 16'hFD80;
defparam \alu1|ULAout[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneii_lcell_comb \alu1|ULAout[1]~7 (
// Equation(s):
// \alu1|ULAout[1]~7_combout  = (!\reset~combout  & (\alu1|ULAout[1]~6_combout  & ((!\ctrR1|regOut [1]) # (!\ctrR1|regOut [2]))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\reset~combout ),
	.datac(\ctrR1|regOut [1]),
	.datad(\alu1|ULAout[1]~6_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[1]~7 .lut_mask = 16'h1300;
defparam \alu1|ULAout[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N9
cycloneii_lcell_ff \D1|regOut[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|ULAout[1]~7_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [1]));

// Location: LCFF_X19_Y18_N19
cycloneii_lcell_ff \D2|regOut[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [1]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [1]));

// Location: LCCOMB_X16_Y19_N8
cycloneii_lcell_comb \ram1|ram~0feeder (
// Equation(s):
// \ram1|ram~0feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram1|ram~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~0feeder .lut_mask = 16'hFFFF;
defparam \ram1|ram~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N9
cycloneii_lcell_ff \ram1|ram~0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~0feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~0_regout ));

// Location: LCCOMB_X19_Y20_N8
cycloneii_lcell_comb \B|regOut[1]~feeder (
// Equation(s):
// \B|regOut[1]~feeder_combout  = \RF1|regsOutB [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutB [1]),
	.cin(gnd),
	.combout(\B|regOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[1]~feeder .lut_mask = 16'hFF00;
defparam \B|regOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N9
cycloneii_lcell_ff \B|regOut[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [1]));

// Location: LCCOMB_X16_Y19_N22
cycloneii_lcell_comb \ctrR1|regOut[3]~1 (
// Equation(s):
// \ctrR1|regOut[3]~1_combout  = !\ctr1|CODEFUNC.SW_225~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctr1|CODEFUNC.SW_225~combout ),
	.cin(gnd),
	.combout(\ctrR1|regOut[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[3]~1 .lut_mask = 16'h00FF;
defparam \ctrR1|regOut[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N23
cycloneii_lcell_ff \ctrR1|regOut[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[3]~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [3]));

// Location: LCCOMB_X16_Y19_N2
cycloneii_lcell_comb \ctrR2|regOut[3]~feeder (
// Equation(s):
// \ctrR2|regOut[3]~feeder_combout  = \ctrR1|regOut [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR1|regOut [3]),
	.cin(gnd),
	.combout(\ctrR2|regOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR2|regOut[3]~feeder .lut_mask = 16'hFF00;
defparam \ctrR2|regOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N3
cycloneii_lcell_ff \ctrR2|regOut[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR2|regOut[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [3]));

// Location: LCCOMB_X19_Y20_N0
cycloneii_lcell_comb \ram1|ram~41 (
// Equation(s):
// \ram1|ram~41_combout  = (!\D1|regOut [1] & (!\ctrR2|regOut [3] & !\D1|regOut [0]))

	.dataa(vcc),
	.datab(\D1|regOut [1]),
	.datac(\ctrR2|regOut [3]),
	.datad(\D1|regOut [0]),
	.cin(gnd),
	.combout(\ram1|ram~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~41 .lut_mask = 16'h0003;
defparam \ram1|ram~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N27
cycloneii_lcell_ff \B|regOut[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [4]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [4]));

// Location: LCFF_X19_Y18_N29
cycloneii_lcell_ff \D2|regOut[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [3]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [3]));

// Location: LCCOMB_X18_Y20_N6
cycloneii_lcell_comb \B|regOut[0]~feeder (
// Equation(s):
// \B|regOut[0]~feeder_combout  = \RF1|regsOutB [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutB [0]),
	.cin(gnd),
	.combout(\B|regOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[0]~feeder .lut_mask = 16'hFF00;
defparam \B|regOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N7
cycloneii_lcell_ff \B|regOut[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [0]));

// Location: LCFF_X16_Y15_N9
cycloneii_lcell_ff \imm|regOut[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a5 ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [5]));

// Location: LCFF_X16_Y17_N25
cycloneii_lcell_ff \D2|regOut[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [7]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [7]));

// Location: LCCOMB_X16_Y17_N24
cycloneii_lcell_comb \mux2|muxOut[7]~7 (
// Equation(s):
// \mux2|muxOut[7]~7_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [7])) # (!\ctrR3|regOut [4] & ((\D2|regOut [7])))

	.dataa(\ram1|ramOut [7]),
	.datab(vcc),
	.datac(\D2|regOut [7]),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[7]~7 .lut_mask = 16'hAAF0;
defparam \mux2|muxOut[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneii_lcell_comb \RF1|regT7[7]~feeder (
// Equation(s):
// \RF1|regT7[7]~feeder_combout  = \mux2|muxOut[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[7]~7_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[7]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N23
cycloneii_lcell_ff \RF1|regT7[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [7]));

// Location: LCCOMB_X18_Y10_N22
cycloneii_lcell_comb \RF1|regS3[7]~feeder (
// Equation(s):
// \RF1|regS3[7]~feeder_combout  = \mux2|muxOut[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[7]~7_combout ),
	.cin(gnd),
	.combout(\RF1|regS3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS3[7]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneii_lcell_comb \RF1|Decoder0~15 (
// Equation(s):
// \RF1|Decoder0~15_combout  = (!\ctrR3|regOut [19] & (\ctrR3|regOut [17] & \RF1|Decoder0~8_combout ))

	.dataa(\ctrR3|regOut [19]),
	.datab(vcc),
	.datac(\ctrR3|regOut [17]),
	.datad(\RF1|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~15 .lut_mask = 16'h5000;
defparam \RF1|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N23
cycloneii_lcell_ff \RF1|regS3[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS3[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [7]));

// Location: LCCOMB_X18_Y10_N8
cycloneii_lcell_comb \RF1|Mux56~7 (
// Equation(s):
// \RF1|Mux56~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT3 [7])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS3 [7])))))

	.dataa(\RF1|regT3 [7]),
	.datab(\RF1|regS3 [7]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux56~7 .lut_mask = 16'hFA0C;
defparam \RF1|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneii_lcell_comb \RF1|Mux56~8 (
// Equation(s):
// \RF1|Mux56~8_combout  = (\RF1|Mux56~7_combout  & (((\RF1|regT7 [7]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\RF1|Mux56~7_combout  & (\RF1|regS7 [7] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|regS7 [7]),
	.datab(\RF1|regT7 [7]),
	.datac(\RF1|Mux56~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux56~8 .lut_mask = 16'hCAF0;
defparam \RF1|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N7
cycloneii_lcell_ff \RF1|regT5[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[7]~7_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [7]));

// Location: LCCOMB_X18_Y10_N20
cycloneii_lcell_comb \RF1|regS1[7]~feeder (
// Equation(s):
// \RF1|regS1[7]~feeder_combout  = \mux2|muxOut[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[7]~7_combout ),
	.cin(gnd),
	.combout(\RF1|regS1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS1[7]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N21
cycloneii_lcell_ff \RF1|regS1[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS1[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [7]));

// Location: LCCOMB_X18_Y13_N10
cycloneii_lcell_comb \RF1|Mux56~0 (
// Equation(s):
// \RF1|Mux56~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT1 [7])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS1 [7])))))

	.dataa(\RF1|regT1 [7]),
	.datab(\RF1|regS1 [7]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux56~0 .lut_mask = 16'hFA0C;
defparam \RF1|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneii_lcell_comb \RF1|Mux56~1 (
// Equation(s):
// \RF1|Mux56~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux56~0_combout  & ((\RF1|regT5 [7]))) # (!\RF1|Mux56~0_combout  & (\RF1|regS5 [7])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux56~0_combout ))))

	.dataa(\RF1|regS5 [7]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regT5 [7]),
	.datad(\RF1|Mux56~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux56~1 .lut_mask = 16'hF388;
defparam \RF1|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N27
cycloneii_lcell_ff \RF1|regT6[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[7]~7_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [7]));

// Location: LCFF_X19_Y14_N13
cycloneii_lcell_ff \RF1|regT2[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[7]~7_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [7]));

// Location: LCFF_X16_Y14_N19
cycloneii_lcell_ff \RF1|regS2[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[7]~7_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [7]));

// Location: LCFF_X18_Y14_N25
cycloneii_lcell_ff \RF1|regS6[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[7]~7_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [7]));

// Location: LCCOMB_X18_Y14_N24
cycloneii_lcell_comb \RF1|Mux56~2 (
// Equation(s):
// \RF1|Mux56~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS6 [7]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS2 [7] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regS2 [7]),
	.datac(\RF1|regS6 [7]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux56~2 .lut_mask = 16'hAAE4;
defparam \RF1|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneii_lcell_comb \RF1|Mux56~3 (
// Equation(s):
// \RF1|Mux56~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux56~2_combout  & (\RF1|regT6 [7])) # (!\RF1|Mux56~2_combout  & ((\RF1|regT2 [7]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux56~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT6 [7]),
	.datac(\RF1|regT2 [7]),
	.datad(\RF1|Mux56~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux56~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N23
cycloneii_lcell_ff \RF1|regT0[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[7]~7_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [7]));

// Location: LCFF_X19_Y10_N29
cycloneii_lcell_ff \RF1|regS0[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[7]~7_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [7]));

// Location: LCFF_X19_Y10_N19
cycloneii_lcell_ff \RF1|regS4[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[7]~7_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [7]));

// Location: LCCOMB_X19_Y10_N18
cycloneii_lcell_comb \RF1|Mux56~4 (
// Equation(s):
// \RF1|Mux56~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS4 [7]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS0 [7]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regS0 [7]),
	.datac(\RF1|regS4 [7]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux56~4 .lut_mask = 16'hFA44;
defparam \RF1|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
cycloneii_lcell_comb \RF1|Mux56~5 (
// Equation(s):
// \RF1|Mux56~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux56~4_combout  & (\RF1|regT4 [7])) # (!\RF1|Mux56~4_combout  & ((\RF1|regT0 [7]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux56~4_combout ))))

	.dataa(\RF1|regT4 [7]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regT0 [7]),
	.datad(\RF1|Mux56~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux56~5 .lut_mask = 16'hBBC0;
defparam \RF1|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneii_lcell_comb \RF1|Mux56~6 (
// Equation(s):
// \RF1|Mux56~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux56~3_combout ) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & \RF1|Mux56~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|Mux56~3_combout ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\RF1|Mux56~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux56~6 .lut_mask = 16'hADA8;
defparam \RF1|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneii_lcell_comb \RF1|Mux56~9 (
// Equation(s):
// \RF1|Mux56~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux56~6_combout  & (\RF1|Mux56~8_combout )) # (!\RF1|Mux56~6_combout  & ((\RF1|Mux56~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (((\RF1|Mux56~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|Mux56~8_combout ),
	.datac(\RF1|Mux56~1_combout ),
	.datad(\RF1|Mux56~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux56~9 .lut_mask = 16'hDDA0;
defparam \RF1|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N29
cycloneii_lcell_ff \RF1|regsOutB[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux56~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [7]));

// Location: LCFF_X15_Y15_N25
cycloneii_lcell_ff \imm|regOut[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a7 ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [7]));

// Location: LCCOMB_X18_Y15_N24
cycloneii_lcell_comb \mux1|muxOut[7]~7 (
// Equation(s):
// \mux1|muxOut[7]~7_combout  = (\ctrR1|regOut [5] & ((\imm|regOut [7]))) # (!\ctrR1|regOut [5] & (\RF1|regsOutB [7]))

	.dataa(\ctrR1|regOut [5]),
	.datab(\RF1|regsOutB [7]),
	.datac(vcc),
	.datad(\imm|regOut [7]),
	.cin(gnd),
	.combout(\mux1|muxOut[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[7]~7 .lut_mask = 16'hEE44;
defparam \mux1|muxOut[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N1
cycloneii_lcell_ff \alu1|multiplier_1|produto[7] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[8]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [7]));

// Location: LCCOMB_X15_Y15_N24
cycloneii_lcell_comb \alu1|Add0~23 (
// Equation(s):
// \alu1|Add0~23_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & (\imm|regOut [7])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [7])))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(\imm|regOut [7]),
	.datad(\RF1|regsOutB [7]),
	.cin(gnd),
	.combout(\alu1|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~23 .lut_mask = 16'h596A;
defparam \alu1|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneii_lcell_comb \alu1|Add0~17 (
// Equation(s):
// \alu1|Add0~17_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & (\imm|regOut [5])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [5])))))

	.dataa(\ctrR1|regOut [5]),
	.datab(\ctrR1|regOut [1]),
	.datac(\imm|regOut [5]),
	.datad(\RF1|regsOutB [5]),
	.cin(gnd),
	.combout(\alu1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~17 .lut_mask = 16'h396C;
defparam \alu1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
cycloneii_lcell_comb \RF1|regT6[4]~feeder (
// Equation(s):
// \RF1|regT6[4]~feeder_combout  = \mux2|muxOut[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[4]~4_combout ),
	.cin(gnd),
	.combout(\RF1|regT6[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT6[4]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT6[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N11
cycloneii_lcell_ff \RF1|regT6[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT6[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [4]));

// Location: LCCOMB_X14_Y11_N28
cycloneii_lcell_comb \RF1|Mux27~7 (
// Equation(s):
// \RF1|Mux27~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regT6 [4]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|regT4 [4] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regT4 [4]),
	.datab(\RF1|regT6 [4]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux27~7 .lut_mask = 16'hF0CA;
defparam \RF1|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneii_lcell_comb \RF1|Mux27~8 (
// Equation(s):
// \RF1|Mux27~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux27~7_combout  & ((\RF1|regT7 [4]))) # (!\RF1|Mux27~7_combout  & (\RF1|regT5 [4])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux27~7_combout ))))

	.dataa(\RF1|regT5 [4]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regT7 [4]),
	.datad(\RF1|Mux27~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux27~8 .lut_mask = 16'hF388;
defparam \RF1|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N29
cycloneii_lcell_ff \RF1|regS5[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[4]~4_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [4]));

// Location: LCFF_X21_Y10_N11
cycloneii_lcell_ff \RF1|regS7[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[4]~4_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [4]));

// Location: LCFF_X20_Y10_N27
cycloneii_lcell_ff \RF1|regS6[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[4]~4_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [4]));

// Location: LCCOMB_X20_Y10_N26
cycloneii_lcell_comb \RF1|Mux27~2 (
// Equation(s):
// \RF1|Mux27~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regS6 [4]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|regS4 [4] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regS4 [4]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS6 [4]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux27~2 .lut_mask = 16'hCCE2;
defparam \RF1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneii_lcell_comb \RF1|Mux27~3 (
// Equation(s):
// \RF1|Mux27~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux27~2_combout  & ((\RF1|regS7 [4]))) # (!\RF1|Mux27~2_combout  & (\RF1|regS5 [4])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux27~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\RF1|regS5 [4]),
	.datac(\RF1|regS7 [4]),
	.datad(\RF1|Mux27~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux27~3 .lut_mask = 16'hF588;
defparam \RF1|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N25
cycloneii_lcell_ff \RF1|regS2[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[4]~4_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [4]));

// Location: LCCOMB_X19_Y11_N24
cycloneii_lcell_comb \RF1|regS1[4]~feeder (
// Equation(s):
// \RF1|regS1[4]~feeder_combout  = \mux2|muxOut[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[4]~4_combout ),
	.cin(gnd),
	.combout(\RF1|regS1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS1[4]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N25
cycloneii_lcell_ff \RF1|regS1[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS1[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [4]));

// Location: LCCOMB_X20_Y11_N0
cycloneii_lcell_comb \RF1|Mux27~4 (
// Equation(s):
// \RF1|Mux27~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ((\RF1|regS1 [4]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regS0 [4]))))

	.dataa(\RF1|regS0 [4]),
	.datab(\RF1|regS1 [4]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux27~4 .lut_mask = 16'hFC0A;
defparam \RF1|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N14
cycloneii_lcell_comb \RF1|Mux27~5 (
// Equation(s):
// \RF1|Mux27~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux27~4_combout  & (\RF1|regS3 [4])) # (!\RF1|Mux27~4_combout  & ((\RF1|regS2 [4]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux27~4_combout ))))

	.dataa(\RF1|regS3 [4]),
	.datab(\RF1|regS2 [4]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\RF1|Mux27~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux27~5 .lut_mask = 16'hAFC0;
defparam \RF1|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneii_lcell_comb \RF1|Mux27~6 (
// Equation(s):
// \RF1|Mux27~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|Mux27~3_combout )) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux27~5_combout )))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux27~3_combout ),
	.datad(\RF1|Mux27~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux27~6 .lut_mask = 16'hD9C8;
defparam \RF1|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N0
cycloneii_lcell_comb \RF1|Decoder0~5 (
// Equation(s):
// \RF1|Decoder0~5_combout  = (\ctrR3|regOut [17] & (!\ctrR3|regOut [19] & \RF1|Decoder0~0_combout ))

	.dataa(\ctrR3|regOut [17]),
	.datab(vcc),
	.datac(\ctrR3|regOut [19]),
	.datad(\RF1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~5 .lut_mask = 16'h0A00;
defparam \RF1|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N25
cycloneii_lcell_ff \RF1|regT3[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[4]~4_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [4]));

// Location: LCCOMB_X22_Y8_N14
cycloneii_lcell_comb \RF1|regT0[4]~feeder (
// Equation(s):
// \RF1|regT0[4]~feeder_combout  = \mux2|muxOut[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[4]~4_combout ),
	.cin(gnd),
	.combout(\RF1|regT0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT0[4]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N15
cycloneii_lcell_ff \RF1|regT0[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT0[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [4]));

// Location: LCCOMB_X21_Y8_N18
cycloneii_lcell_comb \RF1|Mux27~0 (
// Equation(s):
// \RF1|Mux27~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regT1 [4]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regT0 [4] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regT1 [4]),
	.datab(\RF1|regT0 [4]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux27~0 .lut_mask = 16'hF0AC;
defparam \RF1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneii_lcell_comb \RF1|Mux27~1 (
// Equation(s):
// \RF1|Mux27~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux27~0_combout  & ((\RF1|regT3 [4]))) # (!\RF1|Mux27~0_combout  & (\RF1|regT2 [4])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux27~0_combout ))))

	.dataa(\RF1|regT2 [4]),
	.datab(\RF1|regT3 [4]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\RF1|Mux27~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux27~1 .lut_mask = 16'hCFA0;
defparam \RF1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneii_lcell_comb \RF1|Mux27~9 (
// Equation(s):
// \RF1|Mux27~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux27~6_combout  & (\RF1|Mux27~8_combout )) # (!\RF1|Mux27~6_combout  & ((\RF1|Mux27~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & 
// (((\RF1|Mux27~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|Mux27~8_combout ),
	.datac(\RF1|Mux27~6_combout ),
	.datad(\RF1|Mux27~1_combout ),
	.cin(gnd),
	.combout(\RF1|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux27~9 .lut_mask = 16'hDAD0;
defparam \RF1|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N5
cycloneii_lcell_ff \RF1|regsOutA[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux27~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [4]));

// Location: LCCOMB_X25_Y14_N12
cycloneii_lcell_comb \RF1|regS5[3]~feeder (
// Equation(s):
// \RF1|regS5[3]~feeder_combout  = \mux2|muxOut[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[3]~3_combout ),
	.cin(gnd),
	.combout(\RF1|regS5[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS5[3]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS5[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N13
cycloneii_lcell_ff \RF1|regS5[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS5[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [3]));

// Location: LCFF_X22_Y16_N21
cycloneii_lcell_ff \RF1|regS1[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[3]~3_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [3]));

// Location: LCCOMB_X23_Y11_N12
cycloneii_lcell_comb \RF1|Mux28~0 (
// Equation(s):
// \RF1|Mux28~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regT1 [3])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regS1 [3])))))

	.dataa(\RF1|regT1 [3]),
	.datab(\RF1|regS1 [3]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux28~0 .lut_mask = 16'hFA0C;
defparam \RF1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneii_lcell_comb \RF1|Mux28~1 (
// Equation(s):
// \RF1|Mux28~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux28~0_combout  & (\RF1|regT5 [3])) # (!\RF1|Mux28~0_combout  & ((\RF1|regS5 [3]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux28~0_combout ))))

	.dataa(\RF1|regT5 [3]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regS5 [3]),
	.datad(\RF1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux28~1 .lut_mask = 16'hBBC0;
defparam \RF1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N29
cycloneii_lcell_ff \RF1|regS7[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[3]~3_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [3]));

// Location: LCCOMB_X24_Y10_N26
cycloneii_lcell_comb \RF1|regS3[3]~feeder (
// Equation(s):
// \RF1|regS3[3]~feeder_combout  = \mux2|muxOut[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[3]~3_combout ),
	.cin(gnd),
	.combout(\RF1|regS3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS3[3]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N27
cycloneii_lcell_ff \RF1|regS3[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS3[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [3]));

// Location: LCCOMB_X25_Y10_N12
cycloneii_lcell_comb \RF1|Mux28~7 (
// Equation(s):
// \RF1|Mux28~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regT3 [3])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regS3 [3])))))

	.dataa(\RF1|regT3 [3]),
	.datab(\RF1|regS3 [3]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux28~7 .lut_mask = 16'hFA0C;
defparam \RF1|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneii_lcell_comb \RF1|Mux28~8 (
// Equation(s):
// \RF1|Mux28~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux28~7_combout  & (\RF1|regT7 [3])) # (!\RF1|Mux28~7_combout  & ((\RF1|regS7 [3]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux28~7_combout ))))

	.dataa(\RF1|regT7 [3]),
	.datab(\RF1|regS7 [3]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\RF1|Mux28~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux28~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N31
cycloneii_lcell_ff \RF1|regT0[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[3]~3_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [3]));

// Location: LCFF_X19_Y10_N5
cycloneii_lcell_ff \RF1|regS4[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[3]~3_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [3]));

// Location: LCFF_X19_Y10_N15
cycloneii_lcell_ff \RF1|regS0[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[3]~3_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [3]));

// Location: LCCOMB_X19_Y10_N14
cycloneii_lcell_comb \RF1|Mux28~4 (
// Equation(s):
// \RF1|Mux28~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS4 [3]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS0 [3] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|regS4 [3]),
	.datac(\RF1|regS0 [3]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux28~4 .lut_mask = 16'hAAD8;
defparam \RF1|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
cycloneii_lcell_comb \RF1|Mux28~5 (
// Equation(s):
// \RF1|Mux28~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux28~4_combout  & (\RF1|regT4 [3])) # (!\RF1|Mux28~4_combout  & ((\RF1|regT0 [3]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux28~4_combout ))))

	.dataa(\RF1|regT4 [3]),
	.datab(\RF1|regT0 [3]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\RF1|Mux28~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux28~5 .lut_mask = 16'hAFC0;
defparam \RF1|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneii_lcell_comb \RF1|regT2[3]~feeder (
// Equation(s):
// \RF1|regT2[3]~feeder_combout  = \mux2|muxOut[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[3]~3_combout ),
	.cin(gnd),
	.combout(\RF1|regT2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT2[3]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N27
cycloneii_lcell_ff \RF1|regT2[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT2[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [3]));

// Location: LCCOMB_X23_Y11_N14
cycloneii_lcell_comb \RF1|regS6[3]~feeder (
// Equation(s):
// \RF1|regS6[3]~feeder_combout  = \mux2|muxOut[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[3]~3_combout ),
	.cin(gnd),
	.combout(\RF1|regS6[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS6[3]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS6[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N15
cycloneii_lcell_ff \RF1|regS6[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS6[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [3]));

// Location: LCCOMB_X23_Y11_N0
cycloneii_lcell_comb \RF1|Mux28~2 (
// Equation(s):
// \RF1|Mux28~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS6 [3]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS2 [3] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS2 [3]),
	.datab(\RF1|regS6 [3]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux28~2 .lut_mask = 16'hF0CA;
defparam \RF1|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneii_lcell_comb \RF1|Mux28~3 (
// Equation(s):
// \RF1|Mux28~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux28~2_combout  & (\RF1|regT6 [3])) # (!\RF1|Mux28~2_combout  & ((\RF1|regT2 [3]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux28~2_combout ))))

	.dataa(\RF1|regT6 [3]),
	.datab(\RF1|regT2 [3]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\RF1|Mux28~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux28~3 .lut_mask = 16'hAFC0;
defparam \RF1|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneii_lcell_comb \RF1|Mux28~6 (
// Equation(s):
// \RF1|Mux28~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\rom1|rom_rtl_0|auto_generated|ram_block1a17 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// ((\RF1|Mux28~3_combout ))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|Mux28~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux28~5_combout ),
	.datad(\RF1|Mux28~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux28~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneii_lcell_comb \RF1|Mux28~9 (
// Equation(s):
// \RF1|Mux28~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux28~6_combout  & ((\RF1|Mux28~8_combout ))) # (!\RF1|Mux28~6_combout  & (\RF1|Mux28~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout 
//  & (((\RF1|Mux28~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\RF1|Mux28~1_combout ),
	.datac(\RF1|Mux28~8_combout ),
	.datad(\RF1|Mux28~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux28~9 .lut_mask = 16'hF588;
defparam \RF1|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N11
cycloneii_lcell_ff \RF1|regsOutA[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux28~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [3]));

// Location: LCCOMB_X16_Y15_N0
cycloneii_lcell_comb \alu1|Add0~8 (
// Equation(s):
// \alu1|Add0~8_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & (\imm|regOut [2])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [2])))))

	.dataa(\ctrR1|regOut [5]),
	.datab(\ctrR1|regOut [1]),
	.datac(\imm|regOut [2]),
	.datad(\RF1|regsOutB [2]),
	.cin(gnd),
	.combout(\alu1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~8 .lut_mask = 16'h396C;
defparam \alu1|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneii_lcell_comb \alu1|Add0~9 (
// Equation(s):
// \alu1|Add0~9_combout  = (\RF1|regsOutA [2] & ((\alu1|Add0~8_combout  & (\alu1|Add0~7  & VCC)) # (!\alu1|Add0~8_combout  & (!\alu1|Add0~7 )))) # (!\RF1|regsOutA [2] & ((\alu1|Add0~8_combout  & (!\alu1|Add0~7 )) # (!\alu1|Add0~8_combout  & ((\alu1|Add0~7 ) 
// # (GND)))))
// \alu1|Add0~10  = CARRY((\RF1|regsOutA [2] & (!\alu1|Add0~8_combout  & !\alu1|Add0~7 )) # (!\RF1|regsOutA [2] & ((!\alu1|Add0~7 ) # (!\alu1|Add0~8_combout ))))

	.dataa(\RF1|regsOutA [2]),
	.datab(\alu1|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~7 ),
	.combout(\alu1|Add0~9_combout ),
	.cout(\alu1|Add0~10 ));
// synopsys translate_off
defparam \alu1|Add0~9 .lut_mask = 16'h9617;
defparam \alu1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneii_lcell_comb \alu1|Add0~12 (
// Equation(s):
// \alu1|Add0~12_combout  = ((\alu1|Add0~11_combout  $ (\RF1|regsOutA [3] $ (!\alu1|Add0~10 )))) # (GND)
// \alu1|Add0~13  = CARRY((\alu1|Add0~11_combout  & ((\RF1|regsOutA [3]) # (!\alu1|Add0~10 ))) # (!\alu1|Add0~11_combout  & (\RF1|regsOutA [3] & !\alu1|Add0~10 )))

	.dataa(\alu1|Add0~11_combout ),
	.datab(\RF1|regsOutA [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~10 ),
	.combout(\alu1|Add0~12_combout ),
	.cout(\alu1|Add0~13 ));
// synopsys translate_off
defparam \alu1|Add0~12 .lut_mask = 16'h698E;
defparam \alu1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneii_lcell_comb \alu1|Add0~15 (
// Equation(s):
// \alu1|Add0~15_combout  = (\alu1|Add0~14_combout  & ((\RF1|regsOutA [4] & (\alu1|Add0~13  & VCC)) # (!\RF1|regsOutA [4] & (!\alu1|Add0~13 )))) # (!\alu1|Add0~14_combout  & ((\RF1|regsOutA [4] & (!\alu1|Add0~13 )) # (!\RF1|regsOutA [4] & ((\alu1|Add0~13 ) # 
// (GND)))))
// \alu1|Add0~16  = CARRY((\alu1|Add0~14_combout  & (!\RF1|regsOutA [4] & !\alu1|Add0~13 )) # (!\alu1|Add0~14_combout  & ((!\alu1|Add0~13 ) # (!\RF1|regsOutA [4]))))

	.dataa(\alu1|Add0~14_combout ),
	.datab(\RF1|regsOutA [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~13 ),
	.combout(\alu1|Add0~15_combout ),
	.cout(\alu1|Add0~16 ));
// synopsys translate_off
defparam \alu1|Add0~15 .lut_mask = 16'h9617;
defparam \alu1|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneii_lcell_comb \alu1|Add0~18 (
// Equation(s):
// \alu1|Add0~18_combout  = ((\RF1|regsOutA [5] $ (\alu1|Add0~17_combout  $ (!\alu1|Add0~16 )))) # (GND)
// \alu1|Add0~19  = CARRY((\RF1|regsOutA [5] & ((\alu1|Add0~17_combout ) # (!\alu1|Add0~16 ))) # (!\RF1|regsOutA [5] & (\alu1|Add0~17_combout  & !\alu1|Add0~16 )))

	.dataa(\RF1|regsOutA [5]),
	.datab(\alu1|Add0~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~16 ),
	.combout(\alu1|Add0~18_combout ),
	.cout(\alu1|Add0~19 ));
// synopsys translate_off
defparam \alu1|Add0~18 .lut_mask = 16'h698E;
defparam \alu1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneii_lcell_comb \alu1|Add0~21 (
// Equation(s):
// \alu1|Add0~21_combout  = (\alu1|Add0~20_combout  & ((\RF1|regsOutA [6] & (\alu1|Add0~19  & VCC)) # (!\RF1|regsOutA [6] & (!\alu1|Add0~19 )))) # (!\alu1|Add0~20_combout  & ((\RF1|regsOutA [6] & (!\alu1|Add0~19 )) # (!\RF1|regsOutA [6] & ((\alu1|Add0~19 ) # 
// (GND)))))
// \alu1|Add0~22  = CARRY((\alu1|Add0~20_combout  & (!\RF1|regsOutA [6] & !\alu1|Add0~19 )) # (!\alu1|Add0~20_combout  & ((!\alu1|Add0~19 ) # (!\RF1|regsOutA [6]))))

	.dataa(\alu1|Add0~20_combout ),
	.datab(\RF1|regsOutA [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~19 ),
	.combout(\alu1|Add0~21_combout ),
	.cout(\alu1|Add0~22 ));
// synopsys translate_off
defparam \alu1|Add0~21 .lut_mask = 16'h9617;
defparam \alu1|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneii_lcell_comb \alu1|Add0~24 (
// Equation(s):
// \alu1|Add0~24_combout  = ((\RF1|regsOutA [7] $ (\alu1|Add0~23_combout  $ (!\alu1|Add0~22 )))) # (GND)
// \alu1|Add0~25  = CARRY((\RF1|regsOutA [7] & ((\alu1|Add0~23_combout ) # (!\alu1|Add0~22 ))) # (!\RF1|regsOutA [7] & (\alu1|Add0~23_combout  & !\alu1|Add0~22 )))

	.dataa(\RF1|regsOutA [7]),
	.datab(\alu1|Add0~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~22 ),
	.combout(\alu1|Add0~24_combout ),
	.cout(\alu1|Add0~25 ));
// synopsys translate_off
defparam \alu1|Add0~24 .lut_mask = 16'h698E;
defparam \alu1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneii_lcell_comb \alu1|ULAout[7]~23 (
// Equation(s):
// \alu1|ULAout[7]~23_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~24_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & (\alu1|multiplier_1|produto [7])))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|multiplier_1|produto [7]),
	.datad(\alu1|Add0~24_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[7]~23 .lut_mask = 16'hEA62;
defparam \alu1|ULAout[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneii_lcell_comb \alu1|ULAout[7]~24 (
// Equation(s):
// \alu1|ULAout[7]~24_combout  = (\RF1|regsOutA [7] & ((\alu1|ULAout[7]~23_combout ) # ((\ctrR1|regOut [2] & \mux1|muxOut[7]~7_combout )))) # (!\RF1|regsOutA [7] & (\alu1|ULAout[7]~23_combout  & ((\mux1|muxOut[7]~7_combout ) # (!\ctrR1|regOut [2]))))

	.dataa(\RF1|regsOutA [7]),
	.datab(\ctrR1|regOut [2]),
	.datac(\mux1|muxOut[7]~7_combout ),
	.datad(\alu1|ULAout[7]~23_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[7]~24 .lut_mask = 16'hFB80;
defparam \alu1|ULAout[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneii_lcell_comb \alu1|ULAout[7]~25 (
// Equation(s):
// \alu1|ULAout[7]~25_combout  = (!\reset~combout  & (\alu1|ULAout[7]~24_combout  & ((!\ctrR1|regOut [1]) # (!\ctrR1|regOut [2]))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\ctrR1|regOut [1]),
	.datac(\reset~combout ),
	.datad(\alu1|ULAout[7]~24_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[7]~25 .lut_mask = 16'h0700;
defparam \alu1|ULAout[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N23
cycloneii_lcell_ff \D1|regOut[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|ULAout[7]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [7]));

// Location: LCFF_X22_Y11_N31
cycloneii_lcell_ff \RF1|regT3[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[8]~8_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [8]));

// Location: LCFF_X16_Y11_N9
cycloneii_lcell_ff \RF1|regT1[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[8]~8_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [8]));

// Location: LCFF_X20_Y11_N27
cycloneii_lcell_ff \RF1|regT0[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[8]~8_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [8]));

// Location: LCCOMB_X20_Y11_N26
cycloneii_lcell_comb \RF1|Mux55~0 (
// Equation(s):
// \RF1|Mux55~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regT1 [8]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regT0 [8] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT1 [8]),
	.datac(\RF1|regT0 [8]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux55~0 .lut_mask = 16'hAAD8;
defparam \RF1|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneii_lcell_comb \RF1|Mux55~1 (
// Equation(s):
// \RF1|Mux55~1_combout  = (\RF1|Mux55~0_combout  & (((\RF1|regT3 [8]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\RF1|Mux55~0_combout  & (\RF1|regT2 [8] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regT2 [8]),
	.datab(\RF1|regT3 [8]),
	.datac(\RF1|Mux55~0_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux55~1 .lut_mask = 16'hCAF0;
defparam \RF1|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneii_lcell_comb \RF1|regT5[8]~feeder (
// Equation(s):
// \RF1|regT5[8]~feeder_combout  = \mux2|muxOut[8]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[8]~8_combout ),
	.cin(gnd),
	.combout(\RF1|regT5[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT5[8]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT5[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N29
cycloneii_lcell_ff \RF1|regT5[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT5[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [8]));

// Location: LCCOMB_X24_Y15_N0
cycloneii_lcell_comb \RF1|regT7[8]~feeder (
// Equation(s):
// \RF1|regT7[8]~feeder_combout  = \mux2|muxOut[8]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[8]~8_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[8]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N1
cycloneii_lcell_ff \RF1|regT7[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [8]));

// Location: LCFF_X20_Y11_N9
cycloneii_lcell_ff \RF1|regT4[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[8]~8_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [8]));

// Location: LCCOMB_X14_Y11_N12
cycloneii_lcell_comb \RF1|Mux55~7 (
// Equation(s):
// \RF1|Mux55~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regT6 [8]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regT4 [8] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regT6 [8]),
	.datab(\RF1|regT4 [8]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux55~7 .lut_mask = 16'hF0AC;
defparam \RF1|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneii_lcell_comb \RF1|Mux55~8 (
// Equation(s):
// \RF1|Mux55~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux55~7_combout  & ((\RF1|regT7 [8]))) # (!\RF1|Mux55~7_combout  & (\RF1|regT5 [8])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux55~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT5 [8]),
	.datac(\RF1|regT7 [8]),
	.datad(\RF1|Mux55~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux55~8 .lut_mask = 16'hF588;
defparam \RF1|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneii_lcell_comb \RF1|regS2[8]~feeder (
// Equation(s):
// \RF1|regS2[8]~feeder_combout  = \mux2|muxOut[8]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[8]~8_combout ),
	.cin(gnd),
	.combout(\RF1|regS2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS2[8]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N21
cycloneii_lcell_ff \RF1|regS2[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS2[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [8]));

// Location: LCFF_X21_Y14_N29
cycloneii_lcell_ff \RF1|regS0[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[8]~8_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [8]));

// Location: LCCOMB_X14_Y12_N8
cycloneii_lcell_comb \RF1|Mux55~4 (
// Equation(s):
// \RF1|Mux55~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regS1 [8]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regS0 [8] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regS1 [8]),
	.datab(\RF1|regS0 [8]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux55~4 .lut_mask = 16'hF0AC;
defparam \RF1|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneii_lcell_comb \RF1|Mux55~5 (
// Equation(s):
// \RF1|Mux55~5_combout  = (\RF1|Mux55~4_combout  & ((\RF1|regS3 [8]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\RF1|Mux55~4_combout  & (((\RF1|regS2 [8] & \rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regS3 [8]),
	.datab(\RF1|regS2 [8]),
	.datac(\RF1|Mux55~4_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux55~5 .lut_mask = 16'hACF0;
defparam \RF1|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N25
cycloneii_lcell_ff \RF1|regS5[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[8]~8_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [8]));

// Location: LCFF_X20_Y10_N11
cycloneii_lcell_ff \RF1|regS4[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[8]~8_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [8]));

// Location: LCCOMB_X20_Y10_N10
cycloneii_lcell_comb \RF1|Mux55~2 (
// Equation(s):
// \RF1|Mux55~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regS6 [8]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regS4 [8] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regS6 [8]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regS4 [8]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux55~2 .lut_mask = 16'hCCB8;
defparam \RF1|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneii_lcell_comb \RF1|Mux55~3 (
// Equation(s):
// \RF1|Mux55~3_combout  = (\RF1|Mux55~2_combout  & ((\RF1|regS7 [8]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\RF1|Mux55~2_combout  & (((\RF1|regS5 [8] & \rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regS7 [8]),
	.datab(\RF1|regS5 [8]),
	.datac(\RF1|Mux55~2_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux55~3 .lut_mask = 16'hACF0;
defparam \RF1|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneii_lcell_comb \RF1|Mux55~6 (
// Equation(s):
// \RF1|Mux55~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\rom1|rom_rtl_0|auto_generated|ram_block1a13 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux55~3_combout ))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|Mux55~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|Mux55~5_combout ),
	.datad(\RF1|Mux55~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux55~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneii_lcell_comb \RF1|Mux55~9 (
// Equation(s):
// \RF1|Mux55~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux55~6_combout  & ((\RF1|Mux55~8_combout ))) # (!\RF1|Mux55~6_combout  & (\RF1|Mux55~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// (((\RF1|Mux55~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|Mux55~1_combout ),
	.datac(\RF1|Mux55~8_combout ),
	.datad(\RF1|Mux55~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux55~9 .lut_mask = 16'hF588;
defparam \RF1|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N31
cycloneii_lcell_ff \RF1|regsOutB[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux55~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [8]));

// Location: LCFF_X16_Y17_N5
cycloneii_lcell_ff \B|regOut[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [8]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [8]));

// Location: LCFF_X18_Y17_N19
cycloneii_lcell_ff \alu1|multiplier_1|produto[9] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[10]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [9]));

// Location: LCFF_X19_Y18_N11
cycloneii_lcell_ff \D2|regOut[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [9]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [9]));

// Location: LCCOMB_X24_Y15_N10
cycloneii_lcell_comb \RF1|regT7[9]~feeder (
// Equation(s):
// \RF1|regT7[9]~feeder_combout  = \mux2|muxOut[9]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[9]~9_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[9]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N11
cycloneii_lcell_ff \RF1|regT7[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [9]));

// Location: LCFF_X24_Y14_N29
cycloneii_lcell_ff \RF1|regT3[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [9]));

// Location: LCFF_X25_Y14_N31
cycloneii_lcell_ff \RF1|regS7[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [9]));

// Location: LCFF_X18_Y10_N5
cycloneii_lcell_ff \RF1|regS3[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [9]));

// Location: LCCOMB_X18_Y10_N4
cycloneii_lcell_comb \RF1|Mux54~7 (
// Equation(s):
// \RF1|Mux54~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS7 [9]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS3 [9] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regS7 [9]),
	.datac(\RF1|regS3 [9]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux54~7 .lut_mask = 16'hAAD8;
defparam \RF1|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneii_lcell_comb \RF1|Mux54~8 (
// Equation(s):
// \RF1|Mux54~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux54~7_combout  & (\RF1|regT7 [9])) # (!\RF1|Mux54~7_combout  & ((\RF1|regT3 [9]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux54~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT7 [9]),
	.datac(\RF1|regT3 [9]),
	.datad(\RF1|Mux54~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux54~8 .lut_mask = 16'hDDA0;
defparam \RF1|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N15
cycloneii_lcell_ff \RF1|regT5[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [9]));

// Location: LCFF_X18_Y14_N1
cycloneii_lcell_ff \RF1|regT1[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [9]));

// Location: LCFF_X18_Y10_N7
cycloneii_lcell_ff \RF1|regS1[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [9]));

// Location: LCCOMB_X18_Y10_N6
cycloneii_lcell_comb \RF1|Mux54~2 (
// Equation(s):
// \RF1|Mux54~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS5 [9]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS1 [9] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regS5 [9]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS1 [9]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux54~2 .lut_mask = 16'hCCB8;
defparam \RF1|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneii_lcell_comb \RF1|Mux54~3 (
// Equation(s):
// \RF1|Mux54~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux54~2_combout  & (\RF1|regT5 [9])) # (!\RF1|Mux54~2_combout  & ((\RF1|regT1 [9]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux54~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT5 [9]),
	.datac(\RF1|regT1 [9]),
	.datad(\RF1|Mux54~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux54~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N19
cycloneii_lcell_ff \RF1|regT4[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [9]));

// Location: LCFF_X19_Y10_N17
cycloneii_lcell_ff \RF1|regS4[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [9]));

// Location: LCFF_X23_Y12_N29
cycloneii_lcell_ff \RF1|regT0[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [9]));

// Location: LCFF_X19_Y10_N23
cycloneii_lcell_ff \RF1|regS0[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [9]));

// Location: LCCOMB_X19_Y10_N22
cycloneii_lcell_comb \RF1|Mux54~4 (
// Equation(s):
// \RF1|Mux54~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT0 [9])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS0 [9])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regT0 [9]),
	.datac(\RF1|regS0 [9]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux54~4 .lut_mask = 16'hEE50;
defparam \RF1|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneii_lcell_comb \RF1|Mux54~5 (
// Equation(s):
// \RF1|Mux54~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux54~4_combout  & (\RF1|regT4 [9])) # (!\RF1|Mux54~4_combout  & ((\RF1|regS4 [9]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux54~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regT4 [9]),
	.datac(\RF1|regS4 [9]),
	.datad(\RF1|Mux54~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux54~5 .lut_mask = 16'hDDA0;
defparam \RF1|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneii_lcell_comb \RF1|Mux54~6 (
// Equation(s):
// \RF1|Mux54~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (\RF1|Mux54~3_combout )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux54~5_combout )))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|Mux54~3_combout ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\RF1|Mux54~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux54~6 .lut_mask = 16'hE5E0;
defparam \RF1|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneii_lcell_comb \RF1|regS2[9]~feeder (
// Equation(s):
// \RF1|regS2[9]~feeder_combout  = \mux2|muxOut[9]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[9]~9_combout ),
	.cin(gnd),
	.combout(\RF1|regS2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS2[9]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N27
cycloneii_lcell_ff \RF1|regS2[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS2[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [9]));

// Location: LCCOMB_X16_Y10_N28
cycloneii_lcell_comb \RF1|Mux54~0 (
// Equation(s):
// \RF1|Mux54~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regT2 [9]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|regS2 [9] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|regT2 [9]),
	.datab(\RF1|regS2 [9]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux54~0 .lut_mask = 16'hF0AC;
defparam \RF1|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneii_lcell_comb \RF1|Mux54~1 (
// Equation(s):
// \RF1|Mux54~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux54~0_combout  & (\RF1|regT6 [9])) # (!\RF1|Mux54~0_combout  & ((\RF1|regS6 [9]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux54~0_combout ))))

	.dataa(\RF1|regT6 [9]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS6 [9]),
	.datad(\RF1|Mux54~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux54~1 .lut_mask = 16'hBBC0;
defparam \RF1|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneii_lcell_comb \RF1|Mux54~9 (
// Equation(s):
// \RF1|Mux54~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux54~6_combout  & (\RF1|Mux54~8_combout )) # (!\RF1|Mux54~6_combout  & ((\RF1|Mux54~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout 
//  & (((\RF1|Mux54~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|Mux54~8_combout ),
	.datac(\RF1|Mux54~6_combout ),
	.datad(\RF1|Mux54~1_combout ),
	.cin(gnd),
	.combout(\RF1|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux54~9 .lut_mask = 16'hDAD0;
defparam \RF1|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N9
cycloneii_lcell_ff \RF1|regsOutB[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux54~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [9]));

// Location: LCFF_X15_Y15_N31
cycloneii_lcell_ff \B|regOut[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [9]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [9]));

// Location: LCFF_X15_Y19_N19
cycloneii_lcell_ff \ram1|ram~10 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~10_regout ));

// Location: LCCOMB_X15_Y18_N28
cycloneii_lcell_comb \ram1|ramOut[9]~9 (
// Equation(s):
// \ram1|ramOut[9]~9_combout  = (\ram1|ram~0_regout  & (\ram1|ram_rtl_0|auto_generated|ram_block1a9 )) # (!\ram1|ram~0_regout  & ((\ram1|ram~10_regout )))

	.dataa(\ram1|ram_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram~10_regout ),
	.cin(gnd),
	.combout(\ram1|ramOut[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[9]~9 .lut_mask = 16'hBB88;
defparam \ram1|ramOut[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[39]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[39]~feeder_combout  = \B|regOut [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(\B|regOut [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[39]~feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram_rtl_0_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N15
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[39] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[39]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [39]));

// Location: LCCOMB_X16_Y20_N18
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[5]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[5]~feeder_combout  = \D1|regOut [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\D1|regOut [2]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N19
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [5]));

// Location: LCFF_X16_Y20_N9
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [7]));

// Location: LCCOMB_X16_Y20_N8
cycloneii_lcell_comb \ram1|ram~34 (
// Equation(s):
// \ram1|ram~34_combout  = (\D1|regOut [3] & (\ram1|ram_rtl_0_bypass [7] & (\ram1|ram_rtl_0_bypass [5] $ (!\D1|regOut [2])))) # (!\D1|regOut [3] & (!\ram1|ram_rtl_0_bypass [7] & (\ram1|ram_rtl_0_bypass [5] $ (!\D1|regOut [2]))))

	.dataa(\D1|regOut [3]),
	.datab(\ram1|ram_rtl_0_bypass [5]),
	.datac(\ram1|ram_rtl_0_bypass [7]),
	.datad(\D1|regOut [2]),
	.cin(gnd),
	.combout(\ram1|ram~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~34 .lut_mask = 16'h8421;
defparam \ram1|ram~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N21
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [15]));

// Location: LCFF_X16_Y20_N3
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [13]));

// Location: LCCOMB_X16_Y20_N20
cycloneii_lcell_comb \ram1|ram~36 (
// Equation(s):
// \ram1|ram~36_combout  = (\D1|regOut [6] & (\ram1|ram_rtl_0_bypass [13] & (\D1|regOut [7] $ (!\ram1|ram_rtl_0_bypass [15])))) # (!\D1|regOut [6] & (!\ram1|ram_rtl_0_bypass [13] & (\D1|regOut [7] $ (!\ram1|ram_rtl_0_bypass [15]))))

	.dataa(\D1|regOut [6]),
	.datab(\D1|regOut [7]),
	.datac(\ram1|ram_rtl_0_bypass [15]),
	.datad(\ram1|ram_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\ram1|ram~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~36 .lut_mask = 16'h8241;
defparam \ram1|ram~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N11
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [1]));

// Location: LCCOMB_X16_Y20_N10
cycloneii_lcell_comb \ram1|ram~33 (
// Equation(s):
// \ram1|ram~33_combout  = (\ram1|ram_rtl_0_bypass [3] & (\D1|regOut [1] & (\D1|regOut [0] $ (!\ram1|ram_rtl_0_bypass [1])))) # (!\ram1|ram_rtl_0_bypass [3] & (!\D1|regOut [1] & (\D1|regOut [0] $ (!\ram1|ram_rtl_0_bypass [1]))))

	.dataa(\ram1|ram_rtl_0_bypass [3]),
	.datab(\D1|regOut [0]),
	.datac(\ram1|ram_rtl_0_bypass [1]),
	.datad(\D1|regOut [1]),
	.cin(gnd),
	.combout(\ram1|ram~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~33 .lut_mask = 16'h8241;
defparam \ram1|ram~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneii_lcell_comb \ram1|ram~37 (
// Equation(s):
// \ram1|ram~37_combout  = (\ram1|ram~35_combout  & (\ram1|ram~34_combout  & (\ram1|ram~36_combout  & \ram1|ram~33_combout )))

	.dataa(\ram1|ram~35_combout ),
	.datab(\ram1|ram~34_combout ),
	.datac(\ram1|ram~36_combout ),
	.datad(\ram1|ram~33_combout ),
	.cin(gnd),
	.combout(\ram1|ram~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~37 .lut_mask = 16'h8000;
defparam \ram1|ram~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[0]~0 (
// Equation(s):
// \ram1|ram_rtl_0_bypass[0]~0_combout  = !\ctrR2|regOut [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrR2|regOut [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[0]~0 .lut_mask = 16'h0F0F;
defparam \ram1|ram_rtl_0_bypass[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N15
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [0]));

// Location: LCCOMB_X19_Y20_N28
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[19]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[19]~feeder_combout  = \D1|regOut [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\D1|regOut [9]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N29
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [19]));

// Location: LCFF_X19_Y20_N27
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [17]));

// Location: LCCOMB_X19_Y20_N26
cycloneii_lcell_comb \ram1|ram~38 (
// Equation(s):
// \ram1|ram~38_combout  = (\D1|regOut [8] & (\ram1|ram_rtl_0_bypass [17] & (\ram1|ram_rtl_0_bypass [19] $ (!\D1|regOut [9])))) # (!\D1|regOut [8] & (!\ram1|ram_rtl_0_bypass [17] & (\ram1|ram_rtl_0_bypass [19] $ (!\D1|regOut [9]))))

	.dataa(\D1|regOut [8]),
	.datab(\ram1|ram_rtl_0_bypass [19]),
	.datac(\ram1|ram_rtl_0_bypass [17]),
	.datad(\D1|regOut [9]),
	.cin(gnd),
	.combout(\ram1|ram~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~38 .lut_mask = 16'h8421;
defparam \ram1|ram~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneii_lcell_comb \ram1|ram (
// Equation(s):
// \ram1|ram~combout  = ((\ram1|ram~37_combout  & (\ram1|ram_rtl_0_bypass [0] & \ram1|ram~38_combout ))) # (!\ram1|ram_rtl_0_bypass [22])

	.dataa(\ram1|ram_rtl_0_bypass [22]),
	.datab(\ram1|ram~37_combout ),
	.datac(\ram1|ram_rtl_0_bypass [0]),
	.datad(\ram1|ram~38_combout ),
	.cin(gnd),
	.combout(\ram1|ram~combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram .lut_mask = 16'hD555;
defparam \ram1|ram .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N29
cycloneii_lcell_ff \ram1|ramOut[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[9]~9_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [39]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [9]));

// Location: LCCOMB_X19_Y18_N10
cycloneii_lcell_comb \mux2|muxOut[9]~9 (
// Equation(s):
// \mux2|muxOut[9]~9_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [9]))) # (!\ctrR3|regOut [4] & (\D2|regOut [9]))

	.dataa(vcc),
	.datab(\ctrR3|regOut [4]),
	.datac(\D2|regOut [9]),
	.datad(\ram1|ramOut [9]),
	.cin(gnd),
	.combout(\mux2|muxOut[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[9]~9 .lut_mask = 16'hFC30;
defparam \mux2|muxOut[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N31
cycloneii_lcell_ff \RF1|regS6[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [9]));

// Location: LCFF_X19_Y14_N31
cycloneii_lcell_ff \RF1|regT6[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[9]~9_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [9]));

// Location: LCCOMB_X19_Y14_N30
cycloneii_lcell_comb \RF1|Mux22~1 (
// Equation(s):
// \RF1|Mux22~1_combout  = (\RF1|Mux22~0_combout  & (((\RF1|regT6 [9]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\RF1|Mux22~0_combout  & (\RF1|regS6 [9] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|Mux22~0_combout ),
	.datab(\RF1|regS6 [9]),
	.datac(\RF1|regT6 [9]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux22~1 .lut_mask = 16'hE4AA;
defparam \RF1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneii_lcell_comb \RF1|Mux22~7 (
// Equation(s):
// \RF1|Mux22~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS7 [9]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS3 [9]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regS3 [9]),
	.datac(\RF1|regS7 [9]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux22~7 .lut_mask = 16'hFA44;
defparam \RF1|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \RF1|Mux22~8 (
// Equation(s):
// \RF1|Mux22~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux22~7_combout  & (\RF1|regT7 [9])) # (!\RF1|Mux22~7_combout  & ((\RF1|regT3 [9]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux22~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT7 [9]),
	.datac(\RF1|regT3 [9]),
	.datad(\RF1|Mux22~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux22~8 .lut_mask = 16'hDDA0;
defparam \RF1|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneii_lcell_comb \RF1|Mux22~2 (
// Equation(s):
// \RF1|Mux22~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS5 [9]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS1 [9] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS5 [9]),
	.datab(\RF1|regS1 [9]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux22~2 .lut_mask = 16'hF0AC;
defparam \RF1|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneii_lcell_comb \RF1|Mux22~3 (
// Equation(s):
// \RF1|Mux22~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux22~2_combout  & (\RF1|regT5 [9])) # (!\RF1|Mux22~2_combout  & ((\RF1|regT1 [9]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux22~2_combout ))))

	.dataa(\RF1|regT5 [9]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT1 [9]),
	.datad(\RF1|Mux22~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux22~3 .lut_mask = 16'hBBC0;
defparam \RF1|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneii_lcell_comb \RF1|Mux22~4 (
// Equation(s):
// \RF1|Mux22~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regT0 [9]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS0 [9] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS0 [9]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT0 [9]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux22~4 .lut_mask = 16'hCCE2;
defparam \RF1|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneii_lcell_comb \RF1|Mux22~5 (
// Equation(s):
// \RF1|Mux22~5_combout  = (\RF1|Mux22~4_combout  & (((\RF1|regT4 [9]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\RF1|Mux22~4_combout  & (\RF1|regS4 [9] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS4 [9]),
	.datab(\RF1|Mux22~4_combout ),
	.datac(\RF1|regT4 [9]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux22~5 .lut_mask = 16'hE2CC;
defparam \RF1|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneii_lcell_comb \RF1|Mux22~6 (
// Equation(s):
// \RF1|Mux22~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17 ) # ((\RF1|Mux22~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux22~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux22~3_combout ),
	.datad(\RF1|Mux22~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux22~6 .lut_mask = 16'hB9A8;
defparam \RF1|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneii_lcell_comb \RF1|Mux22~9 (
// Equation(s):
// \RF1|Mux22~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux22~6_combout  & ((\RF1|Mux22~8_combout ))) # (!\RF1|Mux22~6_combout  & (\RF1|Mux22~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (((\RF1|Mux22~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|Mux22~1_combout ),
	.datac(\RF1|Mux22~8_combout ),
	.datad(\RF1|Mux22~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux22~9 .lut_mask = 16'hF588;
defparam \RF1|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N11
cycloneii_lcell_ff \RF1|regsOutA[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux22~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [9]));

// Location: LCCOMB_X16_Y14_N2
cycloneii_lcell_comb \alu1|Add0~27 (
// Equation(s):
// \alu1|Add0~27_combout  = (\alu1|Add0~26_combout  & ((\RF1|regsOutA [8] & (\alu1|Add0~25  & VCC)) # (!\RF1|regsOutA [8] & (!\alu1|Add0~25 )))) # (!\alu1|Add0~26_combout  & ((\RF1|regsOutA [8] & (!\alu1|Add0~25 )) # (!\RF1|regsOutA [8] & ((\alu1|Add0~25 ) # 
// (GND)))))
// \alu1|Add0~28  = CARRY((\alu1|Add0~26_combout  & (!\RF1|regsOutA [8] & !\alu1|Add0~25 )) # (!\alu1|Add0~26_combout  & ((!\alu1|Add0~25 ) # (!\RF1|regsOutA [8]))))

	.dataa(\alu1|Add0~26_combout ),
	.datab(\RF1|regsOutA [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~25 ),
	.combout(\alu1|Add0~27_combout ),
	.cout(\alu1|Add0~28 ));
// synopsys translate_off
defparam \alu1|Add0~27 .lut_mask = 16'h9617;
defparam \alu1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneii_lcell_comb \alu1|Add0~30 (
// Equation(s):
// \alu1|Add0~30_combout  = ((\alu1|Add0~29_combout  $ (\RF1|regsOutA [9] $ (!\alu1|Add0~28 )))) # (GND)
// \alu1|Add0~31  = CARRY((\alu1|Add0~29_combout  & ((\RF1|regsOutA [9]) # (!\alu1|Add0~28 ))) # (!\alu1|Add0~29_combout  & (\RF1|regsOutA [9] & !\alu1|Add0~28 )))

	.dataa(\alu1|Add0~29_combout ),
	.datab(\RF1|regsOutA [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~28 ),
	.combout(\alu1|Add0~30_combout ),
	.cout(\alu1|Add0~31 ));
// synopsys translate_off
defparam \alu1|Add0~30 .lut_mask = 16'h698E;
defparam \alu1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneii_lcell_comb \alu1|ULAout[9]~29 (
// Equation(s):
// \alu1|ULAout[9]~29_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~30_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & (\alu1|multiplier_1|produto [9])))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|multiplier_1|produto [9]),
	.datad(\alu1|Add0~30_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[9]~29 .lut_mask = 16'hEA62;
defparam \alu1|ULAout[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneii_lcell_comb \alu1|ULAout[9]~30 (
// Equation(s):
// \alu1|ULAout[9]~30_combout  = (\RF1|regsOutA [9] & ((\alu1|ULAout[9]~29_combout ) # ((\mux1|muxOut[9]~9_combout  & \ctrR1|regOut [2])))) # (!\RF1|regsOutA [9] & (\alu1|ULAout[9]~29_combout  & ((\mux1|muxOut[9]~9_combout ) # (!\ctrR1|regOut [2]))))

	.dataa(\RF1|regsOutA [9]),
	.datab(\mux1|muxOut[9]~9_combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[9]~29_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[9]~30 .lut_mask = 16'hEF80;
defparam \alu1|ULAout[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneii_lcell_comb \alu1|ULAout[9]~31 (
// Equation(s):
// \alu1|ULAout[9]~31_combout  = (!\reset~combout  & (\alu1|ULAout[9]~30_combout  & ((!\ctrR1|regOut [2]) # (!\ctrR1|regOut [1]))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\reset~combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[9]~30_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[9]~31 .lut_mask = 16'h1300;
defparam \alu1|ULAout[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N21
cycloneii_lcell_ff \D1|regOut[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[9]~31_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [9]));

// Location: LCCOMB_X15_Y13_N4
cycloneii_lcell_comb \mux1|muxOut[11]~11 (
// Equation(s):
// \mux1|muxOut[11]~11_combout  = (\ctrR1|regOut [5] & (\imm|regOut [11])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [11])))

	.dataa(\imm|regOut [11]),
	.datab(vcc),
	.datac(\RF1|regsOutB [11]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[11]~11 .lut_mask = 16'hAAF0;
defparam \mux1|muxOut[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N1
cycloneii_lcell_ff \alu1|multiplier_1|produto[11] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[12]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [11]));

// Location: LCCOMB_X16_Y17_N0
cycloneii_lcell_comb \alu1|ULAout[11]~35 (
// Equation(s):
// \alu1|ULAout[11]~35_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & (\alu1|Add0~36_combout )) # (!\alu1|ULAout[8]~1_combout  & ((\alu1|multiplier_1|produto [11]))))) # (!\alu1|ULAout[8]~0_combout  & (((\alu1|ULAout[8]~1_combout 
// ))))

	.dataa(\alu1|Add0~36_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|multiplier_1|produto [11]),
	.datad(\alu1|ULAout[8]~1_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[11]~35 .lut_mask = 16'hBBC0;
defparam \alu1|ULAout[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneii_lcell_comb \alu1|ULAout[11]~36 (
// Equation(s):
// \alu1|ULAout[11]~36_combout  = (\RF1|regsOutA [11] & ((\alu1|ULAout[11]~35_combout ) # ((\ctrR1|regOut [2] & \mux1|muxOut[11]~11_combout )))) # (!\RF1|regsOutA [11] & (\alu1|ULAout[11]~35_combout  & ((\mux1|muxOut[11]~11_combout ) # (!\ctrR1|regOut 
// [2]))))

	.dataa(\RF1|regsOutA [11]),
	.datab(\ctrR1|regOut [2]),
	.datac(\mux1|muxOut[11]~11_combout ),
	.datad(\alu1|ULAout[11]~35_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[11]~36 .lut_mask = 16'hFB80;
defparam \alu1|ULAout[11]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneii_lcell_comb \alu1|ULAout[11]~37 (
// Equation(s):
// \alu1|ULAout[11]~37_combout  = (!\reset~combout  & (\alu1|ULAout[11]~36_combout  & ((!\ctrR1|regOut [1]) # (!\ctrR1|regOut [2]))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\ctrR1|regOut [1]),
	.datad(\alu1|ULAout[11]~36_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[11]~37 .lut_mask = 16'h1500;
defparam \alu1|ULAout[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N9
cycloneii_lcell_ff \D1|regOut[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[11]~37_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [11]));

// Location: LCFF_X16_Y17_N27
cycloneii_lcell_ff \D2|regOut[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [11]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [11]));

// Location: LCCOMB_X16_Y17_N26
cycloneii_lcell_comb \mux2|muxOut[11]~11 (
// Equation(s):
// \mux2|muxOut[11]~11_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [11])) # (!\ctrR3|regOut [4] & ((\D2|regOut [11])))

	.dataa(\ram1|ramOut [11]),
	.datab(vcc),
	.datac(\D2|regOut [11]),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[11]~11 .lut_mask = 16'hAAF0;
defparam \mux2|muxOut[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N23
cycloneii_lcell_ff \RF1|regS7[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [11]));

// Location: LCFF_X18_Y10_N3
cycloneii_lcell_ff \RF1|regS3[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [11]));

// Location: LCCOMB_X18_Y10_N2
cycloneii_lcell_comb \RF1|Mux52~7 (
// Equation(s):
// \RF1|Mux52~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT3 [11])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS3 [11])))))

	.dataa(\RF1|regT3 [11]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS3 [11]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux52~7 .lut_mask = 16'hEE30;
defparam \RF1|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneii_lcell_comb \RF1|Mux52~8 (
// Equation(s):
// \RF1|Mux52~8_combout  = (\RF1|Mux52~7_combout  & ((\RF1|regT7 [11]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\RF1|Mux52~7_combout  & (((\RF1|regS7 [11] & \rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|regT7 [11]),
	.datab(\RF1|regS7 [11]),
	.datac(\RF1|Mux52~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux52~8 .lut_mask = 16'hACF0;
defparam \RF1|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N3
cycloneii_lcell_ff \RF1|regT5[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [11]));

// Location: LCFF_X18_Y14_N23
cycloneii_lcell_ff \RF1|regT1[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [11]));

// Location: LCFF_X18_Y10_N11
cycloneii_lcell_ff \RF1|regS1[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [11]));

// Location: LCCOMB_X18_Y10_N10
cycloneii_lcell_comb \RF1|Mux52~0 (
// Equation(s):
// \RF1|Mux52~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT1 [11])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS1 [11])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regT1 [11]),
	.datac(\RF1|regS1 [11]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux52~0 .lut_mask = 16'hEE50;
defparam \RF1|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneii_lcell_comb \RF1|Mux52~1 (
// Equation(s):
// \RF1|Mux52~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux52~0_combout  & ((\RF1|regT5 [11]))) # (!\RF1|Mux52~0_combout  & (\RF1|regS5 [11])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux52~0_combout ))))

	.dataa(\RF1|regS5 [11]),
	.datab(\RF1|regT5 [11]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\RF1|Mux52~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux52~1 .lut_mask = 16'hCFA0;
defparam \RF1|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N15
cycloneii_lcell_ff \RF1|regS0[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [11]));

// Location: LCCOMB_X20_Y12_N14
cycloneii_lcell_comb \RF1|Mux52~4 (
// Equation(s):
// \RF1|Mux52~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS4 [11])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS0 [11])))))

	.dataa(\RF1|regS4 [11]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regS0 [11]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux52~4 .lut_mask = 16'hEE30;
defparam \RF1|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N13
cycloneii_lcell_ff \RF1|regT0[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [11]));

// Location: LCFF_X21_Y12_N31
cycloneii_lcell_ff \RF1|regT4[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [11]));

// Location: LCCOMB_X20_Y12_N12
cycloneii_lcell_comb \RF1|Mux52~5 (
// Equation(s):
// \RF1|Mux52~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux52~4_combout  & ((\RF1|regT4 [11]))) # (!\RF1|Mux52~4_combout  & (\RF1|regT0 [11])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|Mux52~4_combout ))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|Mux52~4_combout ),
	.datac(\RF1|regT0 [11]),
	.datad(\RF1|regT4 [11]),
	.cin(gnd),
	.combout(\RF1|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux52~5 .lut_mask = 16'hEC64;
defparam \RF1|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N15
cycloneii_lcell_ff \RF1|regT6[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [11]));

// Location: LCFF_X19_Y14_N9
cycloneii_lcell_ff \RF1|regT2[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [11]));

// Location: LCFF_X18_Y14_N17
cycloneii_lcell_ff \RF1|regS6[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [11]));

// Location: LCCOMB_X18_Y10_N28
cycloneii_lcell_comb \RF1|Mux52~2 (
// Equation(s):
// \RF1|Mux52~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS6 [11]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS2 [11] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regS2 [11]),
	.datab(\RF1|regS6 [11]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux52~2 .lut_mask = 16'hF0CA;
defparam \RF1|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneii_lcell_comb \RF1|Mux52~3 (
// Equation(s):
// \RF1|Mux52~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux52~2_combout  & (\RF1|regT6 [11])) # (!\RF1|Mux52~2_combout  & ((\RF1|regT2 [11]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux52~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT6 [11]),
	.datac(\RF1|regT2 [11]),
	.datad(\RF1|Mux52~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux52~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneii_lcell_comb \RF1|Mux52~6 (
// Equation(s):
// \RF1|Mux52~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// ((\RF1|Mux52~3_combout ))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|Mux52~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux52~5_combout ),
	.datad(\RF1|Mux52~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux52~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneii_lcell_comb \RF1|Mux52~9 (
// Equation(s):
// \RF1|Mux52~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux52~6_combout  & (\RF1|Mux52~8_combout )) # (!\RF1|Mux52~6_combout  & ((\RF1|Mux52~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (((\RF1|Mux52~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|Mux52~8_combout ),
	.datac(\RF1|Mux52~1_combout ),
	.datad(\RF1|Mux52~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux52~9 .lut_mask = 16'hDDA0;
defparam \RF1|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N5
cycloneii_lcell_ff \RF1|regsOutB[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux52~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [11]));

// Location: LCFF_X15_Y13_N5
cycloneii_lcell_ff \B|regOut[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [11]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [11]));

// Location: LCCOMB_X15_Y18_N18
cycloneii_lcell_comb \ram1|ramOut[10]~10 (
// Equation(s):
// \ram1|ramOut[10]~10_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a10 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~11_regout ))

	.dataa(\ram1|ram~11_regout ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\ram1|ramOut[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[10]~10 .lut_mask = 16'hEE22;
defparam \ram1|ramOut[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[41]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[41]~feeder_combout  = \B|regOut [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(\B|regOut [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[41]~feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram_rtl_0_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N21
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[41] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[41]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [41]));

// Location: LCFF_X15_Y18_N19
cycloneii_lcell_ff \ram1|ramOut[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[10]~10_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [41]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [10]));

// Location: LCCOMB_X15_Y14_N4
cycloneii_lcell_comb \imm|regOut[10]~feeder (
// Equation(s):
// \imm|regOut[10]~feeder_combout  = \rom1|rom_rtl_0|auto_generated|ram_block1a10 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\imm|regOut[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm|regOut[10]~feeder .lut_mask = 16'hFF00;
defparam \imm|regOut[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N5
cycloneii_lcell_ff \imm|regOut[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\imm|regOut[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [10]));

// Location: LCCOMB_X15_Y12_N16
cycloneii_lcell_comb \mux1|muxOut[10]~10 (
// Equation(s):
// \mux1|muxOut[10]~10_combout  = (\ctrR1|regOut [5] & ((\imm|regOut [10]))) # (!\ctrR1|regOut [5] & (\RF1|regsOutB [10]))

	.dataa(vcc),
	.datab(\RF1|regsOutB [10]),
	.datac(\ctrR1|regOut [5]),
	.datad(\imm|regOut [10]),
	.cin(gnd),
	.combout(\mux1|muxOut[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[10]~10 .lut_mask = 16'hFC0C;
defparam \mux1|muxOut[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N23
cycloneii_lcell_ff \alu1|multiplier_1|produto[10] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[11]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [10]));

// Location: LCCOMB_X15_Y14_N18
cycloneii_lcell_comb \alu1|Add0~32 (
// Equation(s):
// \alu1|Add0~32_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & (\imm|regOut [10])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [10])))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\imm|regOut [10]),
	.datac(\RF1|regsOutB [10]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\alu1|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~32 .lut_mask = 16'h665A;
defparam \alu1|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneii_lcell_comb \alu1|Add0~33 (
// Equation(s):
// \alu1|Add0~33_combout  = (\RF1|regsOutA [10] & ((\alu1|Add0~32_combout  & (\alu1|Add0~31  & VCC)) # (!\alu1|Add0~32_combout  & (!\alu1|Add0~31 )))) # (!\RF1|regsOutA [10] & ((\alu1|Add0~32_combout  & (!\alu1|Add0~31 )) # (!\alu1|Add0~32_combout  & 
// ((\alu1|Add0~31 ) # (GND)))))
// \alu1|Add0~34  = CARRY((\RF1|regsOutA [10] & (!\alu1|Add0~32_combout  & !\alu1|Add0~31 )) # (!\RF1|regsOutA [10] & ((!\alu1|Add0~31 ) # (!\alu1|Add0~32_combout ))))

	.dataa(\RF1|regsOutA [10]),
	.datab(\alu1|Add0~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~31 ),
	.combout(\alu1|Add0~33_combout ),
	.cout(\alu1|Add0~34 ));
// synopsys translate_off
defparam \alu1|Add0~33 .lut_mask = 16'h9617;
defparam \alu1|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneii_lcell_comb \alu1|ULAout[10]~32 (
// Equation(s):
// \alu1|ULAout[10]~32_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~33_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & (\alu1|multiplier_1|produto [10])))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|multiplier_1|produto [10]),
	.datad(\alu1|Add0~33_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[10]~32 .lut_mask = 16'hEA62;
defparam \alu1|ULAout[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneii_lcell_comb \alu1|ULAout[10]~33 (
// Equation(s):
// \alu1|ULAout[10]~33_combout  = (\RF1|regsOutA [10] & ((\alu1|ULAout[10]~32_combout ) # ((\mux1|muxOut[10]~10_combout  & \ctrR1|regOut [2])))) # (!\RF1|regsOutA [10] & (\alu1|ULAout[10]~32_combout  & ((\mux1|muxOut[10]~10_combout ) # (!\ctrR1|regOut 
// [2]))))

	.dataa(\RF1|regsOutA [10]),
	.datab(\mux1|muxOut[10]~10_combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[10]~32_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[10]~33 .lut_mask = 16'hEF80;
defparam \alu1|ULAout[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneii_lcell_comb \alu1|ULAout[10]~34 (
// Equation(s):
// \alu1|ULAout[10]~34_combout  = (!\reset~combout  & (\alu1|ULAout[10]~33_combout  & ((!\ctrR1|regOut [2]) # (!\ctrR1|regOut [1]))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\reset~combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[10]~33_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[10]~34 .lut_mask = 16'h1300;
defparam \alu1|ULAout[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N25
cycloneii_lcell_ff \D1|regOut[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[10]~34_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [10]));

// Location: LCFF_X16_Y17_N21
cycloneii_lcell_ff \D2|regOut[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [10]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [10]));

// Location: LCCOMB_X16_Y17_N20
cycloneii_lcell_comb \mux2|muxOut[10]~10 (
// Equation(s):
// \mux2|muxOut[10]~10_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [10])) # (!\ctrR3|regOut [4] & ((\D2|regOut [10])))

	.dataa(vcc),
	.datab(\ram1|ramOut [10]),
	.datac(\D2|regOut [10]),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[10]~10 .lut_mask = 16'hCCF0;
defparam \mux2|muxOut[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N17
cycloneii_lcell_ff \RF1|regT6[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[10]~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [10]));

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \RF1|regT7[10]~feeder (
// Equation(s):
// \RF1|regT7[10]~feeder_combout  = \mux2|muxOut[10]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[10]~10_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[10]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N21
cycloneii_lcell_ff \RF1|regT7[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [10]));

// Location: LCCOMB_X16_Y12_N18
cycloneii_lcell_comb \RF1|regT4[10]~feeder (
// Equation(s):
// \RF1|regT4[10]~feeder_combout  = \mux2|muxOut[10]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[10]~10_combout ),
	.cin(gnd),
	.combout(\RF1|regT4[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT4[10]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT4[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y12_N19
cycloneii_lcell_ff \RF1|regT4[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT4[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [10]));

// Location: LCCOMB_X19_Y12_N30
cycloneii_lcell_comb \RF1|regT5[10]~feeder (
// Equation(s):
// \RF1|regT5[10]~feeder_combout  = \mux2|muxOut[10]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[10]~10_combout ),
	.cin(gnd),
	.combout(\RF1|regT5[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT5[10]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT5[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N31
cycloneii_lcell_ff \RF1|regT5[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT5[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [10]));

// Location: LCCOMB_X16_Y12_N8
cycloneii_lcell_comb \RF1|Mux53~7 (
// Equation(s):
// \RF1|Mux53~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// ((\RF1|regT5 [10]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regT4 [10]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|regT4 [10]),
	.datac(\RF1|regT5 [10]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux53~7 .lut_mask = 16'hFA44;
defparam \RF1|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N30
cycloneii_lcell_comb \RF1|Mux53~8 (
// Equation(s):
// \RF1|Mux53~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux53~7_combout  & ((\RF1|regT7 [10]))) # (!\RF1|Mux53~7_combout  & (\RF1|regT6 [10])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux53~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|regT6 [10]),
	.datac(\RF1|regT7 [10]),
	.datad(\RF1|Mux53~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux53~8 .lut_mask = 16'hF588;
defparam \RF1|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N13
cycloneii_lcell_ff \RF1|regS1[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[10]~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [10]));

// Location: LCFF_X14_Y12_N27
cycloneii_lcell_ff \RF1|regS2[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[10]~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [10]));

// Location: LCCOMB_X14_Y12_N26
cycloneii_lcell_comb \RF1|Mux53~4 (
// Equation(s):
// \RF1|Mux53~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// ((\RF1|regS2 [10]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|regS0 [10]))))

	.dataa(\RF1|regS0 [10]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS2 [10]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux53~4 .lut_mask = 16'hFC22;
defparam \RF1|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneii_lcell_comb \RF1|Mux53~5 (
// Equation(s):
// \RF1|Mux53~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux53~4_combout  & (\RF1|regS3 [10])) # (!\RF1|Mux53~4_combout  & ((\RF1|regS1 [10]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux53~4_combout ))))

	.dataa(\RF1|regS3 [10]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS1 [10]),
	.datad(\RF1|Mux53~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux53~5 .lut_mask = 16'hBBC0;
defparam \RF1|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
cycloneii_lcell_comb \RF1|Mux53~6 (
// Equation(s):
// \RF1|Mux53~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|Mux53~3_combout )) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux53~5_combout )))))

	.dataa(\RF1|Mux53~3_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\RF1|Mux53~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux53~6 .lut_mask = 16'hE3E0;
defparam \RF1|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N4
cycloneii_lcell_comb \RF1|Mux53~9 (
// Equation(s):
// \RF1|Mux53~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux53~6_combout  & ((\RF1|Mux53~8_combout ))) # (!\RF1|Mux53~6_combout  & (\RF1|Mux53~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & 
// (((\RF1|Mux53~6_combout ))))

	.dataa(\RF1|Mux53~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|Mux53~8_combout ),
	.datad(\RF1|Mux53~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux53~9 .lut_mask = 16'hF388;
defparam \RF1|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y12_N5
cycloneii_lcell_ff \RF1|regsOutB[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux53~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [10]));

// Location: LCFF_X15_Y14_N19
cycloneii_lcell_ff \B|regOut[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [10]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [10]));

// Location: LCCOMB_X16_Y19_N14
cycloneii_lcell_comb \ram1|ramOut[8]~8 (
// Equation(s):
// \ram1|ramOut[8]~8_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (!\ram1|ram~0_regout  & (\ram1|ram~9_regout ))

	.dataa(\ram1|ram~9_regout ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\ram1|ramOut[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[8]~8 .lut_mask = 16'hEE22;
defparam \ram1|ramOut[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[37]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[37]~feeder_combout  = \B|regOut [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(\B|regOut [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[37]~feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N25
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[37] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [37]));

// Location: LCFF_X16_Y19_N15
cycloneii_lcell_ff \ram1|ramOut[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[8]~8_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [37]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [8]));

// Location: LCFF_X15_Y16_N19
cycloneii_lcell_ff \D2|regOut[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [8]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [8]));

// Location: LCCOMB_X15_Y16_N18
cycloneii_lcell_comb \mux2|muxOut[8]~8 (
// Equation(s):
// \mux2|muxOut[8]~8_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [8])) # (!\ctrR3|regOut [4] & ((\D2|regOut [8])))

	.dataa(vcc),
	.datab(\ram1|ramOut [8]),
	.datac(\D2|regOut [8]),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[8]~8 .lut_mask = 16'hCCF0;
defparam \mux2|muxOut[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N25
cycloneii_lcell_ff \RF1|regT2[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[8]~8_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [8]));

// Location: LCCOMB_X16_Y11_N8
cycloneii_lcell_comb \RF1|Mux23~0 (
// Equation(s):
// \RF1|Mux23~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ((\RF1|regT1 [8]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regT0 [8]))))

	.dataa(\RF1|regT0 [8]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regT1 [8]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux23~0 .lut_mask = 16'hFC22;
defparam \RF1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneii_lcell_comb \RF1|Mux23~1 (
// Equation(s):
// \RF1|Mux23~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux23~0_combout  & (\RF1|regT3 [8])) # (!\RF1|Mux23~0_combout  & ((\RF1|regT2 [8]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux23~0_combout ))))

	.dataa(\RF1|regT3 [8]),
	.datab(\RF1|regT2 [8]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\RF1|Mux23~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux23~1 .lut_mask = 16'hAFC0;
defparam \RF1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N31
cycloneii_lcell_ff \RF1|regS3[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[8]~8_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [8]));

// Location: LCCOMB_X21_Y14_N28
cycloneii_lcell_comb \RF1|Mux23~4 (
// Equation(s):
// \RF1|Mux23~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (\RF1|regS1 [8])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regS0 [8])))))

	.dataa(\RF1|regS1 [8]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS0 [8]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux23~4 .lut_mask = 16'hEE30;
defparam \RF1|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneii_lcell_comb \RF1|Mux23~5 (
// Equation(s):
// \RF1|Mux23~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux23~4_combout  & ((\RF1|regS3 [8]))) # (!\RF1|Mux23~4_combout  & (\RF1|regS2 [8])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux23~4_combout ))))

	.dataa(\RF1|regS2 [8]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS3 [8]),
	.datad(\RF1|Mux23~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux23~5 .lut_mask = 16'hF388;
defparam \RF1|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N31
cycloneii_lcell_ff \RF1|regS7[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[8]~8_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [8]));

// Location: LCFF_X20_Y10_N13
cycloneii_lcell_ff \RF1|regS6[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[8]~8_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [8]));

// Location: LCCOMB_X20_Y10_N12
cycloneii_lcell_comb \RF1|Mux23~2 (
// Equation(s):
// \RF1|Mux23~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regS6 [8]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|regS4 [8] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regS4 [8]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS6 [8]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux23~2 .lut_mask = 16'hCCE2;
defparam \RF1|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneii_lcell_comb \RF1|Mux23~3 (
// Equation(s):
// \RF1|Mux23~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux23~2_combout  & ((\RF1|regS7 [8]))) # (!\RF1|Mux23~2_combout  & (\RF1|regS5 [8])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux23~2_combout ))))

	.dataa(\RF1|regS5 [8]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regS7 [8]),
	.datad(\RF1|Mux23~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux23~3 .lut_mask = 16'hF388;
defparam \RF1|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneii_lcell_comb \RF1|Mux23~6 (
// Equation(s):
// \RF1|Mux23~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux23~3_combout ))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|Mux23~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux23~5_combout ),
	.datad(\RF1|Mux23~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux23~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N7
cycloneii_lcell_ff \RF1|regT6[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[8]~8_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [8]));

// Location: LCCOMB_X15_Y12_N30
cycloneii_lcell_comb \RF1|Mux23~7 (
// Equation(s):
// \RF1|Mux23~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regT6 [8]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|regT4 [8] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regT4 [8]),
	.datab(\RF1|regT6 [8]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux23~7 .lut_mask = 16'hF0CA;
defparam \RF1|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneii_lcell_comb \RF1|Mux23~8 (
// Equation(s):
// \RF1|Mux23~8_combout  = (\RF1|Mux23~7_combout  & ((\RF1|regT7 [8]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\RF1|Mux23~7_combout  & (((\RF1|regT5 [8] & \rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regT7 [8]),
	.datab(\RF1|regT5 [8]),
	.datac(\RF1|Mux23~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux23~8 .lut_mask = 16'hACF0;
defparam \RF1|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneii_lcell_comb \RF1|Mux23~9 (
// Equation(s):
// \RF1|Mux23~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux23~6_combout  & ((\RF1|Mux23~8_combout ))) # (!\RF1|Mux23~6_combout  & (\RF1|Mux23~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & 
// (((\RF1|Mux23~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|Mux23~1_combout ),
	.datac(\RF1|Mux23~6_combout ),
	.datad(\RF1|Mux23~8_combout ),
	.cin(gnd),
	.combout(\RF1|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux23~9 .lut_mask = 16'hF858;
defparam \RF1|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N21
cycloneii_lcell_ff \RF1|regsOutA[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux23~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [8]));

// Location: LCFF_X15_Y15_N19
cycloneii_lcell_ff \imm|regOut[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [8]));

// Location: LCCOMB_X15_Y15_N8
cycloneii_lcell_comb \mux1|muxOut[8]~8 (
// Equation(s):
// \mux1|muxOut[8]~8_combout  = (\ctrR1|regOut [5] & (\imm|regOut [8])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [8])))

	.dataa(vcc),
	.datab(\imm|regOut [8]),
	.datac(\ctrR1|regOut [5]),
	.datad(\RF1|regsOutB [8]),
	.cin(gnd),
	.combout(\mux1|muxOut[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[8]~8 .lut_mask = 16'hCFC0;
defparam \mux1|muxOut[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N27
cycloneii_lcell_ff \alu1|multiplier_1|produto[8] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[9]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [8]));

// Location: LCCOMB_X18_Y17_N26
cycloneii_lcell_comb \alu1|ULAout[8]~26 (
// Equation(s):
// \alu1|ULAout[8]~26_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~27_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & (\alu1|multiplier_1|produto [8])))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|multiplier_1|produto [8]),
	.datad(\alu1|Add0~27_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[8]~26 .lut_mask = 16'hEA62;
defparam \alu1|ULAout[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneii_lcell_comb \alu1|ULAout[8]~27 (
// Equation(s):
// \alu1|ULAout[8]~27_combout  = (\ctrR1|regOut [2] & ((\RF1|regsOutA [8] & ((\mux1|muxOut[8]~8_combout ) # (\alu1|ULAout[8]~26_combout ))) # (!\RF1|regsOutA [8] & (\mux1|muxOut[8]~8_combout  & \alu1|ULAout[8]~26_combout )))) # (!\ctrR1|regOut [2] & 
// (((\alu1|ULAout[8]~26_combout ))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\RF1|regsOutA [8]),
	.datac(\mux1|muxOut[8]~8_combout ),
	.datad(\alu1|ULAout[8]~26_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[8]~27 .lut_mask = 16'hFD80;
defparam \alu1|ULAout[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneii_lcell_comb \alu1|ULAout[8]~28 (
// Equation(s):
// \alu1|ULAout[8]~28_combout  = (!\reset~combout  & (\alu1|ULAout[8]~27_combout  & ((!\ctrR1|regOut [2]) # (!\ctrR1|regOut [1]))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\reset~combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[8]~27_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[8]~28 .lut_mask = 16'h1300;
defparam \alu1|ULAout[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N17
cycloneii_lcell_ff \D1|regOut[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[8]~28_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [8]));

// Location: LCFF_X15_Y19_N27
cycloneii_lcell_ff \B|regOut[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [5]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [5]));

// Location: LCCOMB_X24_Y12_N22
cycloneii_lcell_comb \RF1|regT6[6]~feeder (
// Equation(s):
// \RF1|regT6[6]~feeder_combout  = \mux2|muxOut[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[6]~6_combout ),
	.cin(gnd),
	.combout(\RF1|regT6[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT6[6]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT6[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N23
cycloneii_lcell_ff \RF1|regT6[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT6[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [6]));

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \RF1|regT5[6]~feeder (
// Equation(s):
// \RF1|regT5[6]~feeder_combout  = \mux2|muxOut[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[6]~6_combout ),
	.cin(gnd),
	.combout(\RF1|regT5[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT5[6]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT5[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N17
cycloneii_lcell_ff \RF1|regT5[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT5[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [6]));

// Location: LCFF_X20_Y11_N25
cycloneii_lcell_ff \RF1|regT4[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[6]~6_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [6]));

// Location: LCCOMB_X20_Y11_N24
cycloneii_lcell_comb \RF1|Mux57~7 (
// Equation(s):
// \RF1|Mux57~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regT5 [6]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regT4 [6] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT5 [6]),
	.datac(\RF1|regT4 [6]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux57~7 .lut_mask = 16'hAAD8;
defparam \RF1|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneii_lcell_comb \RF1|Mux57~8 (
// Equation(s):
// \RF1|Mux57~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux57~7_combout  & (\RF1|regT7 [6])) # (!\RF1|Mux57~7_combout  & ((\RF1|regT6 [6]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux57~7_combout ))))

	.dataa(\RF1|regT7 [6]),
	.datab(\RF1|regT6 [6]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux57~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux57~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N23
cycloneii_lcell_ff \RF1|regS6[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[6]~6_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [6]));

// Location: LCFF_X19_Y10_N9
cycloneii_lcell_ff \RF1|regS4[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[6]~6_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [6]));

// Location: LCCOMB_X19_Y10_N8
cycloneii_lcell_comb \RF1|Mux57~0 (
// Equation(s):
// \RF1|Mux57~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (\RF1|regS5 [6])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regS4 [6])))))

	.dataa(\RF1|regS5 [6]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regS4 [6]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux57~0 .lut_mask = 16'hEE30;
defparam \RF1|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
cycloneii_lcell_comb \RF1|Mux57~1 (
// Equation(s):
// \RF1|Mux57~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux57~0_combout  & (\RF1|regS7 [6])) # (!\RF1|Mux57~0_combout  & ((\RF1|regS6 [6]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux57~0_combout ))))

	.dataa(\RF1|regS7 [6]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regS6 [6]),
	.datad(\RF1|Mux57~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux57~1 .lut_mask = 16'hBBC0;
defparam \RF1|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneii_lcell_comb \RF1|regS3[6]~feeder (
// Equation(s):
// \RF1|regS3[6]~feeder_combout  = \mux2|muxOut[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[6]~6_combout ),
	.cin(gnd),
	.combout(\RF1|regS3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS3[6]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N15
cycloneii_lcell_ff \RF1|regS3[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS3[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [6]));

// Location: LCCOMB_X21_Y14_N8
cycloneii_lcell_comb \RF1|regS0[6]~feeder (
// Equation(s):
// \RF1|regS0[6]~feeder_combout  = \mux2|muxOut[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[6]~6_combout ),
	.cin(gnd),
	.combout(\RF1|regS0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS0[6]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N9
cycloneii_lcell_ff \RF1|regS0[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS0[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [6]));

// Location: LCCOMB_X14_Y11_N0
cycloneii_lcell_comb \RF1|Mux57~4 (
// Equation(s):
// \RF1|Mux57~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regS2 [6]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regS0 [6] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regS2 [6]),
	.datab(\RF1|regS0 [6]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux57~4 .lut_mask = 16'hF0AC;
defparam \RF1|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneii_lcell_comb \RF1|Mux57~5 (
// Equation(s):
// \RF1|Mux57~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux57~4_combout  & ((\RF1|regS3 [6]))) # (!\RF1|Mux57~4_combout  & (\RF1|regS1 [6])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux57~4_combout ))))

	.dataa(\RF1|regS1 [6]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS3 [6]),
	.datad(\RF1|Mux57~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux57~5 .lut_mask = 16'hF388;
defparam \RF1|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N9
cycloneii_lcell_ff \RF1|regT1[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[6]~6_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [6]));

// Location: LCFF_X21_Y11_N29
cycloneii_lcell_ff \RF1|regT2[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[6]~6_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [6]));

// Location: LCCOMB_X21_Y11_N28
cycloneii_lcell_comb \RF1|Mux57~2 (
// Equation(s):
// \RF1|Mux57~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// ((\RF1|regT2 [6]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|regT0 [6]))))

	.dataa(\RF1|regT0 [6]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regT2 [6]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux57~2 .lut_mask = 16'hFC22;
defparam \RF1|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneii_lcell_comb \RF1|Mux57~3 (
// Equation(s):
// \RF1|Mux57~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux57~2_combout  & (\RF1|regT3 [6])) # (!\RF1|Mux57~2_combout  & ((\RF1|regT1 [6]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux57~2_combout ))))

	.dataa(\RF1|regT3 [6]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regT1 [6]),
	.datad(\RF1|Mux57~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux57~3 .lut_mask = 16'hBBC0;
defparam \RF1|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneii_lcell_comb \RF1|Mux57~6 (
// Equation(s):
// \RF1|Mux57~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux57~3_combout ))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|Mux57~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|Mux57~5_combout ),
	.datad(\RF1|Mux57~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux57~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneii_lcell_comb \RF1|Mux57~9 (
// Equation(s):
// \RF1|Mux57~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux57~6_combout  & (\RF1|Mux57~8_combout )) # (!\RF1|Mux57~6_combout  & ((\RF1|Mux57~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & 
// (((\RF1|Mux57~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|Mux57~8_combout ),
	.datac(\RF1|Mux57~1_combout ),
	.datad(\RF1|Mux57~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux57~9 .lut_mask = 16'hDDA0;
defparam \RF1|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N27
cycloneii_lcell_ff \RF1|regsOutB[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux57~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [6]));

// Location: LCCOMB_X18_Y20_N0
cycloneii_lcell_comb \B|regOut[6]~feeder (
// Equation(s):
// \B|regOut[6]~feeder_combout  = \RF1|regsOutB [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF1|regsOutB [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\B|regOut[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[6]~feeder .lut_mask = 16'hF0F0;
defparam \B|regOut[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N1
cycloneii_lcell_ff \B|regOut[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [6]));

// Location: LCCOMB_X15_Y19_N20
cycloneii_lcell_comb \B|regOut[7]~feeder (
// Equation(s):
// \B|regOut[7]~feeder_combout  = \RF1|regsOutB [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutB [7]),
	.cin(gnd),
	.combout(\B|regOut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[7]~feeder .lut_mask = 16'hFF00;
defparam \B|regOut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N21
cycloneii_lcell_ff \B|regOut[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [7]));

// Location: LCCOMB_X18_Y20_N28
cycloneii_lcell_comb \ram1|ramOut[6]~6 (
// Equation(s):
// \ram1|ramOut[6]~6_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a6 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~7_regout ))

	.dataa(\ram1|ram~7_regout ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\ram1|ramOut[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[6]~6 .lut_mask = 16'hEE22;
defparam \ram1|ramOut[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[33]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[33]~feeder_combout  = \B|regOut [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [6]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[33]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N15
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[33] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [33]));

// Location: LCFF_X18_Y20_N29
cycloneii_lcell_ff \ram1|ramOut[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[6]~6_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [6]));

// Location: LCFF_X16_Y17_N15
cycloneii_lcell_ff \D2|regOut[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [6]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [6]));

// Location: LCCOMB_X16_Y17_N14
cycloneii_lcell_comb \mux2|muxOut[6]~6 (
// Equation(s):
// \mux2|muxOut[6]~6_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [6])) # (!\ctrR3|regOut [4] & ((\D2|regOut [6])))

	.dataa(vcc),
	.datab(\ram1|ramOut [6]),
	.datac(\D2|regOut [6]),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[6]~6 .lut_mask = 16'hCCF0;
defparam \mux2|muxOut[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneii_lcell_comb \RF1|regS7[6]~feeder (
// Equation(s):
// \RF1|regS7[6]~feeder_combout  = \mux2|muxOut[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[6]~6_combout ),
	.cin(gnd),
	.combout(\RF1|regS7[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS7[6]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS7[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N21
cycloneii_lcell_ff \RF1|regS7[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS7[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [6]));

// Location: LCCOMB_X19_Y9_N10
cycloneii_lcell_comb \RF1|Mux25~0 (
// Equation(s):
// \RF1|Mux25~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regS5 [6]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regS4 [6] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regS5 [6]),
	.datab(\RF1|regS4 [6]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux25~0 .lut_mask = 16'hF0AC;
defparam \RF1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneii_lcell_comb \RF1|Mux25~1 (
// Equation(s):
// \RF1|Mux25~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux25~0_combout  & ((\RF1|regS7 [6]))) # (!\RF1|Mux25~0_combout  & (\RF1|regS6 [6])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux25~0_combout ))))

	.dataa(\RF1|regS6 [6]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS7 [6]),
	.datad(\RF1|Mux25~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux25~1 .lut_mask = 16'hF388;
defparam \RF1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneii_lcell_comb \RF1|Mux25~4 (
// Equation(s):
// \RF1|Mux25~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regS2 [6]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regS0 [6] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regS2 [6]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS0 [6]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux25~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneii_lcell_comb \RF1|Mux25~5 (
// Equation(s):
// \RF1|Mux25~5_combout  = (\RF1|Mux25~4_combout  & (((\RF1|regS3 [6]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\RF1|Mux25~4_combout  & (\RF1|regS1 [6] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regS1 [6]),
	.datab(\RF1|regS3 [6]),
	.datac(\RF1|Mux25~4_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux25~5 .lut_mask = 16'hCAF0;
defparam \RF1|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N23
cycloneii_lcell_ff \RF1|regT3[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[6]~6_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [6]));

// Location: LCFF_X20_Y11_N21
cycloneii_lcell_ff \RF1|regT0[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[6]~6_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [6]));

// Location: LCCOMB_X21_Y8_N28
cycloneii_lcell_comb \RF1|Mux25~2 (
// Equation(s):
// \RF1|Mux25~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (\RF1|regT2 [6])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regT0 [6])))))

	.dataa(\RF1|regT2 [6]),
	.datab(\RF1|regT0 [6]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux25~2 .lut_mask = 16'hFA0C;
defparam \RF1|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneii_lcell_comb \RF1|Mux25~3 (
// Equation(s):
// \RF1|Mux25~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux25~2_combout  & ((\RF1|regT3 [6]))) # (!\RF1|Mux25~2_combout  & (\RF1|regT1 [6])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux25~2_combout ))))

	.dataa(\RF1|regT1 [6]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regT3 [6]),
	.datad(\RF1|Mux25~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux25~3 .lut_mask = 16'hF388;
defparam \RF1|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneii_lcell_comb \RF1|Mux25~6 (
// Equation(s):
// \RF1|Mux25~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ) # ((\RF1|Mux25~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & 
// (\RF1|Mux25~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux25~5_combout ),
	.datad(\RF1|Mux25~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux25~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneii_lcell_comb \RF1|Mux25~9 (
// Equation(s):
// \RF1|Mux25~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux25~6_combout  & (\RF1|Mux25~8_combout )) # (!\RF1|Mux25~6_combout  & ((\RF1|Mux25~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & 
// (((\RF1|Mux25~6_combout ))))

	.dataa(\RF1|Mux25~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux25~1_combout ),
	.datad(\RF1|Mux25~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux25~9 .lut_mask = 16'hBBC0;
defparam \RF1|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N1
cycloneii_lcell_ff \RF1|regsOutA[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux25~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [6]));

// Location: LCFF_X16_Y15_N11
cycloneii_lcell_ff \imm|regOut[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a6 ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [6]));

// Location: LCCOMB_X21_Y15_N6
cycloneii_lcell_comb \mux1|muxOut[6]~6 (
// Equation(s):
// \mux1|muxOut[6]~6_combout  = (\ctrR1|regOut [5] & ((\imm|regOut [6]))) # (!\ctrR1|regOut [5] & (\RF1|regsOutB [6]))

	.dataa(vcc),
	.datab(\RF1|regsOutB [6]),
	.datac(\ctrR1|regOut [5]),
	.datad(\imm|regOut [6]),
	.cin(gnd),
	.combout(\mux1|muxOut[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[6]~6 .lut_mask = 16'hFC0C;
defparam \mux1|muxOut[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N31
cycloneii_lcell_ff \alu1|multiplier_1|produto[6] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[7]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [6]));

// Location: LCCOMB_X16_Y17_N30
cycloneii_lcell_comb \alu1|ULAout[6]~20 (
// Equation(s):
// \alu1|ULAout[6]~20_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & ((\alu1|Add0~21_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|multiplier_1|produto [6])))) # (!\alu1|ULAout[8]~0_combout  & (\alu1|ULAout[8]~1_combout ))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|multiplier_1|produto [6]),
	.datad(\alu1|Add0~21_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[6]~20 .lut_mask = 16'hEC64;
defparam \alu1|ULAout[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneii_lcell_comb \alu1|ULAout[6]~21 (
// Equation(s):
// \alu1|ULAout[6]~21_combout  = (\ctrR1|regOut [2] & ((\RF1|regsOutA [6] & ((\mux1|muxOut[6]~6_combout ) # (\alu1|ULAout[6]~20_combout ))) # (!\RF1|regsOutA [6] & (\mux1|muxOut[6]~6_combout  & \alu1|ULAout[6]~20_combout )))) # (!\ctrR1|regOut [2] & 
// (((\alu1|ULAout[6]~20_combout ))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\RF1|regsOutA [6]),
	.datac(\mux1|muxOut[6]~6_combout ),
	.datad(\alu1|ULAout[6]~20_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[6]~21 .lut_mask = 16'hFD80;
defparam \alu1|ULAout[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneii_lcell_comb \alu1|ULAout[6]~22 (
// Equation(s):
// \alu1|ULAout[6]~22_combout  = (!\reset~combout  & (\alu1|ULAout[6]~21_combout  & ((!\ctrR1|regOut [1]) # (!\ctrR1|regOut [2]))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\ctrR1|regOut [1]),
	.datad(\alu1|ULAout[6]~21_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[6]~22 .lut_mask = 16'h1500;
defparam \alu1|ULAout[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N17
cycloneii_lcell_ff \D1|regOut[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[6]~22_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [6]));

// Location: LCCOMB_X15_Y19_N28
cycloneii_lcell_comb \ram1|ram~6feeder (
// Equation(s):
// \ram1|ram~6feeder_combout  = \B|regOut [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [5]),
	.cin(gnd),
	.combout(\ram1|ram~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~6feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N29
cycloneii_lcell_ff \ram1|ram~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~6feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~6_regout ));

// Location: LCCOMB_X16_Y19_N26
cycloneii_lcell_comb \ram1|ramOut[5]~5 (
// Equation(s):
// \ram1|ramOut[5]~5_combout  = (\ram1|ram~0_regout  & (\ram1|ram_rtl_0|auto_generated|ram_block1a5 )) # (!\ram1|ram~0_regout  & ((\ram1|ram~6_regout )))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(vcc),
	.datad(\ram1|ram~6_regout ),
	.cin(gnd),
	.combout(\ram1|ramOut[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[5]~5 .lut_mask = 16'hDD88;
defparam \ram1|ramOut[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[31]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[31]~feeder_combout  = \B|regOut [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [5]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[31]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N7
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [31]));

// Location: LCFF_X16_Y19_N27
cycloneii_lcell_ff \ram1|ramOut[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[5]~5_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [5]));

// Location: LCFF_X16_Y16_N9
cycloneii_lcell_ff \D2|regOut[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [5]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [5]));

// Location: LCCOMB_X16_Y16_N8
cycloneii_lcell_comb \mux2|muxOut[5]~5 (
// Equation(s):
// \mux2|muxOut[5]~5_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [5])) # (!\ctrR3|regOut [4] & ((\D2|regOut [5])))

	.dataa(vcc),
	.datab(\ram1|ramOut [5]),
	.datac(\D2|regOut [5]),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[5]~5 .lut_mask = 16'hCCF0;
defparam \mux2|muxOut[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneii_lcell_comb \RF1|regT6[5]~feeder (
// Equation(s):
// \RF1|regT6[5]~feeder_combout  = \mux2|muxOut[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[5]~5_combout ),
	.cin(gnd),
	.combout(\RF1|regT6[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT6[5]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT6[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N21
cycloneii_lcell_ff \RF1|regT6[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT6[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [5]));

// Location: LCFF_X25_Y12_N15
cycloneii_lcell_ff \RF1|regS6[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[5]~5_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [5]));

// Location: LCFF_X21_Y11_N7
cycloneii_lcell_ff \RF1|regS2[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[5]~5_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [5]));

// Location: LCCOMB_X21_Y11_N6
cycloneii_lcell_comb \RF1|Mux58~0 (
// Equation(s):
// \RF1|Mux58~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regT2 [5]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|regS2 [5] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|regT2 [5]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regS2 [5]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux58~0 .lut_mask = 16'hCCB8;
defparam \RF1|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneii_lcell_comb \RF1|Mux58~1 (
// Equation(s):
// \RF1|Mux58~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux58~0_combout  & (\RF1|regT6 [5])) # (!\RF1|Mux58~0_combout  & ((\RF1|regS6 [5]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux58~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regT6 [5]),
	.datac(\RF1|regS6 [5]),
	.datad(\RF1|Mux58~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux58~1 .lut_mask = 16'hDDA0;
defparam \RF1|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N11
cycloneii_lcell_ff \RF1|regT1[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[5]~5_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [5]));

// Location: LCCOMB_X18_Y8_N6
cycloneii_lcell_comb \RF1|regS1[5]~feeder (
// Equation(s):
// \RF1|regS1[5]~feeder_combout  = \mux2|muxOut[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[5]~5_combout ),
	.cin(gnd),
	.combout(\RF1|regS1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS1[5]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N7
cycloneii_lcell_ff \RF1|regS1[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS1[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [5]));

// Location: LCFF_X22_Y10_N17
cycloneii_lcell_ff \RF1|regS5[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[5]~5_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [5]));

// Location: LCCOMB_X22_Y10_N16
cycloneii_lcell_comb \RF1|Mux58~2 (
// Equation(s):
// \RF1|Mux58~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS5 [5]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS1 [5] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regS1 [5]),
	.datac(\RF1|regS5 [5]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux58~2 .lut_mask = 16'hAAE4;
defparam \RF1|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneii_lcell_comb \RF1|Mux58~3 (
// Equation(s):
// \RF1|Mux58~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux58~2_combout  & (\RF1|regT5 [5])) # (!\RF1|Mux58~2_combout  & ((\RF1|regT1 [5]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux58~2_combout ))))

	.dataa(\RF1|regT5 [5]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regT1 [5]),
	.datad(\RF1|Mux58~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux58~3 .lut_mask = 16'hBBC0;
defparam \RF1|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N23
cycloneii_lcell_ff \RF1|regT4[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[5]~5_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [5]));

// Location: LCFF_X19_Y10_N13
cycloneii_lcell_ff \RF1|regS4[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[5]~5_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [5]));

// Location: LCFF_X23_Y12_N9
cycloneii_lcell_ff \RF1|regT0[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[5]~5_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [5]));

// Location: LCFF_X19_Y10_N11
cycloneii_lcell_ff \RF1|regS0[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[5]~5_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [5]));

// Location: LCCOMB_X19_Y10_N10
cycloneii_lcell_comb \RF1|Mux58~4 (
// Equation(s):
// \RF1|Mux58~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT0 [5])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS0 [5])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regT0 [5]),
	.datac(\RF1|regS0 [5]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux58~4 .lut_mask = 16'hEE50;
defparam \RF1|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneii_lcell_comb \RF1|Mux58~5 (
// Equation(s):
// \RF1|Mux58~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux58~4_combout  & (\RF1|regT4 [5])) # (!\RF1|Mux58~4_combout  & ((\RF1|regS4 [5]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux58~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regT4 [5]),
	.datac(\RF1|regS4 [5]),
	.datad(\RF1|Mux58~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux58~5 .lut_mask = 16'hDDA0;
defparam \RF1|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneii_lcell_comb \RF1|Mux58~6 (
// Equation(s):
// \RF1|Mux58~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ) # ((\RF1|Mux58~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux58~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux58~3_combout ),
	.datad(\RF1|Mux58~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux58~6 .lut_mask = 16'hB9A8;
defparam \RF1|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneii_lcell_comb \RF1|Mux58~9 (
// Equation(s):
// \RF1|Mux58~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux58~6_combout  & (\RF1|Mux58~8_combout )) # (!\RF1|Mux58~6_combout  & ((\RF1|Mux58~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout 
//  & (((\RF1|Mux58~6_combout ))))

	.dataa(\RF1|Mux58~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux58~1_combout ),
	.datad(\RF1|Mux58~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux58~9 .lut_mask = 16'hBBC0;
defparam \RF1|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N21
cycloneii_lcell_ff \RF1|regsOutB[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux58~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [5]));

// Location: LCCOMB_X15_Y15_N6
cycloneii_lcell_comb \mux1|muxOut[5]~5 (
// Equation(s):
// \mux1|muxOut[5]~5_combout  = (\ctrR1|regOut [5] & (\imm|regOut [5])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [5])))

	.dataa(vcc),
	.datab(\ctrR1|regOut [5]),
	.datac(\imm|regOut [5]),
	.datad(\RF1|regsOutB [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[5]~5 .lut_mask = 16'hF3C0;
defparam \mux1|muxOut[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneii_lcell_comb \RF1|regT3[5]~feeder (
// Equation(s):
// \RF1|regT3[5]~feeder_combout  = \mux2|muxOut[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[5]~5_combout ),
	.cin(gnd),
	.combout(\RF1|regT3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT3[5]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N19
cycloneii_lcell_ff \RF1|regT3[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT3[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [5]));

// Location: LCCOMB_X25_Y13_N24
cycloneii_lcell_comb \RF1|regT7[5]~feeder (
// Equation(s):
// \RF1|regT7[5]~feeder_combout  = \mux2|muxOut[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[5]~5_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[5]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N25
cycloneii_lcell_ff \RF1|regT7[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [5]));

// Location: LCFF_X24_Y10_N29
cycloneii_lcell_ff \RF1|regS3[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[5]~5_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [5]));

// Location: LCCOMB_X25_Y14_N24
cycloneii_lcell_comb \RF1|Mux26~7 (
// Equation(s):
// \RF1|Mux26~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS7 [5])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS3 [5])))))

	.dataa(\RF1|regS7 [5]),
	.datab(\RF1|regS3 [5]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux26~7 .lut_mask = 16'hFA0C;
defparam \RF1|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneii_lcell_comb \RF1|Mux26~8 (
// Equation(s):
// \RF1|Mux26~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux26~7_combout  & ((\RF1|regT7 [5]))) # (!\RF1|Mux26~7_combout  & (\RF1|regT3 [5])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux26~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT3 [5]),
	.datac(\RF1|regT7 [5]),
	.datad(\RF1|Mux26~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux26~8 .lut_mask = 16'hF588;
defparam \RF1|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N25
cycloneii_lcell_ff \RF1|regT5[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[5]~5_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [5]));

// Location: LCCOMB_X23_Y11_N18
cycloneii_lcell_comb \RF1|Mux26~2 (
// Equation(s):
// \RF1|Mux26~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS5 [5]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS1 [5] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS1 [5]),
	.datab(\RF1|regS5 [5]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux26~2 .lut_mask = 16'hF0CA;
defparam \RF1|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneii_lcell_comb \RF1|Mux26~3 (
// Equation(s):
// \RF1|Mux26~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux26~2_combout  & ((\RF1|regT5 [5]))) # (!\RF1|Mux26~2_combout  & (\RF1|regT1 [5])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux26~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT1 [5]),
	.datac(\RF1|regT5 [5]),
	.datad(\RF1|Mux26~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux26~3 .lut_mask = 16'hF588;
defparam \RF1|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneii_lcell_comb \RF1|Mux26~4 (
// Equation(s):
// \RF1|Mux26~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT0 [5]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regS0 [5] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regT0 [5]),
	.datab(\RF1|regS0 [5]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux26~4 .lut_mask = 16'hF0AC;
defparam \RF1|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneii_lcell_comb \RF1|Mux26~5 (
// Equation(s):
// \RF1|Mux26~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux26~4_combout  & (\RF1|regT4 [5])) # (!\RF1|Mux26~4_combout  & ((\RF1|regS4 [5]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux26~4_combout ))))

	.dataa(\RF1|regT4 [5]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regS4 [5]),
	.datad(\RF1|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux26~5 .lut_mask = 16'hBBC0;
defparam \RF1|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneii_lcell_comb \RF1|Mux26~6 (
// Equation(s):
// \RF1|Mux26~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17 ) # ((\RF1|Mux26~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux26~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux26~3_combout ),
	.datad(\RF1|Mux26~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux26~6 .lut_mask = 16'hB9A8;
defparam \RF1|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneii_lcell_comb \RF1|Mux26~9 (
// Equation(s):
// \RF1|Mux26~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux26~6_combout  & ((\RF1|Mux26~8_combout ))) # (!\RF1|Mux26~6_combout  & (\RF1|Mux26~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (((\RF1|Mux26~6_combout ))))

	.dataa(\RF1|Mux26~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux26~8_combout ),
	.datad(\RF1|Mux26~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux26~9 .lut_mask = 16'hF388;
defparam \RF1|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N29
cycloneii_lcell_ff \RF1|regsOutA[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux26~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [5]));

// Location: LCFF_X16_Y16_N29
cycloneii_lcell_ff \alu1|multiplier_1|produto[5] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[6]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [5]));

// Location: LCCOMB_X16_Y16_N28
cycloneii_lcell_comb \alu1|ULAout[5]~17 (
// Equation(s):
// \alu1|ULAout[5]~17_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & (\alu1|Add0~18_combout )) # (!\alu1|ULAout[8]~1_combout  & ((\alu1|multiplier_1|produto [5]))))) # (!\alu1|ULAout[8]~0_combout  & (((\alu1|ULAout[8]~1_combout ))))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|Add0~18_combout ),
	.datac(\alu1|multiplier_1|produto [5]),
	.datad(\alu1|ULAout[8]~1_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[5]~17 .lut_mask = 16'hDDA0;
defparam \alu1|ULAout[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneii_lcell_comb \alu1|ULAout[5]~18 (
// Equation(s):
// \alu1|ULAout[5]~18_combout  = (\ctrR1|regOut [2] & ((\mux1|muxOut[5]~5_combout  & ((\RF1|regsOutA [5]) # (\alu1|ULAout[5]~17_combout ))) # (!\mux1|muxOut[5]~5_combout  & (\RF1|regsOutA [5] & \alu1|ULAout[5]~17_combout )))) # (!\ctrR1|regOut [2] & 
// (((\alu1|ULAout[5]~17_combout ))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\mux1|muxOut[5]~5_combout ),
	.datac(\RF1|regsOutA [5]),
	.datad(\alu1|ULAout[5]~17_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[5]~18 .lut_mask = 16'hFD80;
defparam \alu1|ULAout[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneii_lcell_comb \alu1|ULAout[5]~19 (
// Equation(s):
// \alu1|ULAout[5]~19_combout  = (!\reset~combout  & (\alu1|ULAout[5]~18_combout  & ((!\ctrR1|regOut [1]) # (!\ctrR1|regOut [2]))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\ctrR1|regOut [1]),
	.datad(\alu1|ULAout[5]~18_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[5]~19 .lut_mask = 16'h1500;
defparam \alu1|ULAout[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y16_N21
cycloneii_lcell_ff \D1|regOut[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[5]~19_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [5]));

// Location: LCCOMB_X18_Y20_N10
cycloneii_lcell_comb \B|regOut[2]~feeder (
// Equation(s):
// \B|regOut[2]~feeder_combout  = \RF1|regsOutB [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutB [2]),
	.cin(gnd),
	.combout(\B|regOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[2]~feeder .lut_mask = 16'hFF00;
defparam \B|regOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N11
cycloneii_lcell_ff \B|regOut[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [2]));

// Location: LCCOMB_X19_Y19_N26
cycloneii_lcell_comb \B|regOut[3]~feeder (
// Equation(s):
// \B|regOut[3]~feeder_combout  = \RF1|regsOutB [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutB [3]),
	.cin(gnd),
	.combout(\B|regOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[3]~feeder .lut_mask = 16'hFF00;
defparam \B|regOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N27
cycloneii_lcell_ff \B|regOut[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [3]));

// Location: LCCOMB_X18_Y20_N22
cycloneii_lcell_comb \ram1|ramOut[3]~3 (
// Equation(s):
// \ram1|ramOut[3]~3_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a3 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~4_regout ))

	.dataa(\ram1|ram~4_regout ),
	.datab(\ram1|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datac(vcc),
	.datad(\ram1|ram~0_regout ),
	.cin(gnd),
	.combout(\ram1|ramOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[3]~3 .lut_mask = 16'hCCAA;
defparam \ram1|ramOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[27]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[27]~feeder_combout  = \B|regOut [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\B|regOut [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[27]~feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N17
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [27]));

// Location: LCFF_X18_Y20_N23
cycloneii_lcell_ff \ram1|ramOut[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[3]~3_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [3]));

// Location: LCCOMB_X19_Y18_N28
cycloneii_lcell_comb \mux2|muxOut[3]~3 (
// Equation(s):
// \mux2|muxOut[3]~3_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [3]))) # (!\ctrR3|regOut [4] & (\D2|regOut [3]))

	.dataa(vcc),
	.datab(\ctrR3|regOut [4]),
	.datac(\D2|regOut [3]),
	.datad(\ram1|ramOut [3]),
	.cin(gnd),
	.combout(\mux2|muxOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[3]~3 .lut_mask = 16'hFC30;
defparam \mux2|muxOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneii_lcell_comb \RF1|regT5[3]~feeder (
// Equation(s):
// \RF1|regT5[3]~feeder_combout  = \mux2|muxOut[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[3]~3_combout ),
	.cin(gnd),
	.combout(\RF1|regT5[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT5[3]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT5[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N17
cycloneii_lcell_ff \RF1|regT5[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT5[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [3]));

// Location: LCFF_X22_Y10_N31
cycloneii_lcell_ff \RF1|regT1[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[3]~3_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [3]));

// Location: LCCOMB_X22_Y10_N0
cycloneii_lcell_comb \RF1|Mux60~0 (
// Equation(s):
// \RF1|Mux60~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regT1 [3]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|regS1 [3] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT1 [3]),
	.datac(\RF1|regS1 [3]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux60~0 .lut_mask = 16'hAAD8;
defparam \RF1|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneii_lcell_comb \RF1|Mux60~1 (
// Equation(s):
// \RF1|Mux60~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux60~0_combout  & ((\RF1|regT5 [3]))) # (!\RF1|Mux60~0_combout  & (\RF1|regS5 [3])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux60~0_combout ))))

	.dataa(\RF1|regS5 [3]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regT5 [3]),
	.datad(\RF1|Mux60~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux60~1 .lut_mask = 16'hF388;
defparam \RF1|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneii_lcell_comb \RF1|Mux60~7 (
// Equation(s):
// \RF1|Mux60~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT3 [3])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS3 [3])))))

	.dataa(\RF1|regT3 [3]),
	.datab(\RF1|regS3 [3]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux60~7 .lut_mask = 16'hFA0C;
defparam \RF1|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneii_lcell_comb \RF1|Mux60~8 (
// Equation(s):
// \RF1|Mux60~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux60~7_combout  & (\RF1|regT7 [3])) # (!\RF1|Mux60~7_combout  & ((\RF1|regS7 [3]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux60~7_combout ))))

	.dataa(\RF1|regT7 [3]),
	.datab(\RF1|regS7 [3]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\RF1|Mux60~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux60~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneii_lcell_comb \RF1|Mux60~2 (
// Equation(s):
// \RF1|Mux60~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS6 [3]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS2 [3]))))

	.dataa(\RF1|regS2 [3]),
	.datab(\RF1|regS6 [3]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux60~2 .lut_mask = 16'hFC0A;
defparam \RF1|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneii_lcell_comb \RF1|Mux60~3 (
// Equation(s):
// \RF1|Mux60~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux60~2_combout  & (\RF1|regT6 [3])) # (!\RF1|Mux60~2_combout  & ((\RF1|regT2 [3]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux60~2_combout ))))

	.dataa(\RF1|regT6 [3]),
	.datab(\RF1|regT2 [3]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\RF1|Mux60~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux60~3 .lut_mask = 16'hAFC0;
defparam \RF1|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N17
cycloneii_lcell_ff \RF1|regT4[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[3]~3_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [3]));

// Location: LCCOMB_X19_Y10_N4
cycloneii_lcell_comb \RF1|Mux60~4 (
// Equation(s):
// \RF1|Mux60~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS4 [3]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS0 [3] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regS0 [3]),
	.datac(\RF1|regS4 [3]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux60~4 .lut_mask = 16'hAAE4;
defparam \RF1|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
cycloneii_lcell_comb \RF1|Mux60~5 (
// Equation(s):
// \RF1|Mux60~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux60~4_combout  & (\RF1|regT4 [3])) # (!\RF1|Mux60~4_combout  & ((\RF1|regT0 [3]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux60~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT4 [3]),
	.datac(\RF1|regT0 [3]),
	.datad(\RF1|Mux60~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux60~5 .lut_mask = 16'hDDA0;
defparam \RF1|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneii_lcell_comb \RF1|Mux60~6 (
// Equation(s):
// \RF1|Mux60~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (\RF1|Mux60~3_combout )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux60~5_combout )))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|Mux60~3_combout ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux60~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux60~6 .lut_mask = 16'hE5E0;
defparam \RF1|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneii_lcell_comb \RF1|Mux60~9 (
// Equation(s):
// \RF1|Mux60~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux60~6_combout  & ((\RF1|Mux60~8_combout ))) # (!\RF1|Mux60~6_combout  & (\RF1|Mux60~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (((\RF1|Mux60~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|Mux60~1_combout ),
	.datac(\RF1|Mux60~8_combout ),
	.datad(\RF1|Mux60~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux60~9 .lut_mask = 16'hF588;
defparam \RF1|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N9
cycloneii_lcell_ff \RF1|regsOutB[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux60~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [3]));

// Location: LCFF_X16_Y15_N13
cycloneii_lcell_ff \imm|regOut[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a3 ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [3]));

// Location: LCCOMB_X21_Y15_N0
cycloneii_lcell_comb \mux1|muxOut[3]~3 (
// Equation(s):
// \mux1|muxOut[3]~3_combout  = (\ctrR1|regOut [5] & ((\imm|regOut [3]))) # (!\ctrR1|regOut [5] & (\RF1|regsOutB [3]))

	.dataa(vcc),
	.datab(\RF1|regsOutB [3]),
	.datac(\imm|regOut [3]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[3]~3 .lut_mask = 16'hF0CC;
defparam \mux1|muxOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y16_N11
cycloneii_lcell_ff \alu1|multiplier_1|produto[3] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[4]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [3]));

// Location: LCCOMB_X16_Y16_N10
cycloneii_lcell_comb \alu1|ULAout[3]~11 (
// Equation(s):
// \alu1|ULAout[3]~11_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & ((\alu1|Add0~12_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|multiplier_1|produto [3])))) # (!\alu1|ULAout[8]~0_combout  & (\alu1|ULAout[8]~1_combout ))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|multiplier_1|produto [3]),
	.datad(\alu1|Add0~12_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[3]~11 .lut_mask = 16'hEC64;
defparam \alu1|ULAout[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneii_lcell_comb \alu1|ULAout[3]~12 (
// Equation(s):
// \alu1|ULAout[3]~12_combout  = (\RF1|regsOutA [3] & ((\alu1|ULAout[3]~11_combout ) # ((\mux1|muxOut[3]~3_combout  & \ctrR1|regOut [2])))) # (!\RF1|regsOutA [3] & (\alu1|ULAout[3]~11_combout  & ((\mux1|muxOut[3]~3_combout ) # (!\ctrR1|regOut [2]))))

	.dataa(\RF1|regsOutA [3]),
	.datab(\mux1|muxOut[3]~3_combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[3]~11_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[3]~12 .lut_mask = 16'hEF80;
defparam \alu1|ULAout[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneii_lcell_comb \alu1|ULAout[3]~13 (
// Equation(s):
// \alu1|ULAout[3]~13_combout  = (!\reset~combout  & (\alu1|ULAout[3]~12_combout  & ((!\ctrR1|regOut [1]) # (!\ctrR1|regOut [2]))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\ctrR1|regOut [1]),
	.datad(\alu1|ULAout[3]~12_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[3]~13 .lut_mask = 16'h1500;
defparam \alu1|ULAout[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y16_N17
cycloneii_lcell_ff \D1|regOut[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[3]~13_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [3]));

// Location: LCCOMB_X16_Y19_N28
cycloneii_lcell_comb \ram1|ramOut[4]~4 (
// Equation(s):
// \ram1|ramOut[4]~4_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (!\ram1|ram~0_regout  & (\ram1|ram~5_regout ))

	.dataa(\ram1|ram~5_regout ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\ram1|ramOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[4]~4 .lut_mask = 16'hEE22;
defparam \ram1|ramOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[29]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[29]~feeder_combout  = \B|regOut [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [4]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N31
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [29]));

// Location: LCFF_X16_Y19_N29
cycloneii_lcell_ff \ram1|ramOut[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[4]~4_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [4]));

// Location: LCFF_X16_Y16_N15
cycloneii_lcell_ff \D2|regOut[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [4]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [4]));

// Location: LCCOMB_X16_Y16_N14
cycloneii_lcell_comb \mux2|muxOut[4]~4 (
// Equation(s):
// \mux2|muxOut[4]~4_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [4])) # (!\ctrR3|regOut [4] & ((\D2|regOut [4])))

	.dataa(vcc),
	.datab(\ram1|ramOut [4]),
	.datac(\D2|regOut [4]),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[4]~4 .lut_mask = 16'hCCF0;
defparam \mux2|muxOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
cycloneii_lcell_comb \RF1|regT7[4]~feeder (
// Equation(s):
// \RF1|regT7[4]~feeder_combout  = \mux2|muxOut[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[4]~4_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[4]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N9
cycloneii_lcell_ff \RF1|regT7[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [4]));

// Location: LCFF_X20_Y11_N19
cycloneii_lcell_ff \RF1|regT4[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[4]~4_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [4]));

// Location: LCCOMB_X20_Y11_N18
cycloneii_lcell_comb \RF1|Mux59~7 (
// Equation(s):
// \RF1|Mux59~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (\RF1|regT6 [4])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regT4 [4])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT6 [4]),
	.datac(\RF1|regT4 [4]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux59~7 .lut_mask = 16'hEE50;
defparam \RF1|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneii_lcell_comb \RF1|Mux59~8 (
// Equation(s):
// \RF1|Mux59~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux59~7_combout  & ((\RF1|regT7 [4]))) # (!\RF1|Mux59~7_combout  & (\RF1|regT5 [4])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux59~7_combout ))))

	.dataa(\RF1|regT5 [4]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regT7 [4]),
	.datad(\RF1|Mux59~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux59~8 .lut_mask = 16'hF388;
defparam \RF1|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N15
cycloneii_lcell_ff \RF1|regS0[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[4]~4_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [4]));

// Location: LCCOMB_X18_Y11_N14
cycloneii_lcell_comb \RF1|Mux59~4 (
// Equation(s):
// \RF1|Mux59~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regS1 [4]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regS0 [4] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regS1 [4]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS0 [4]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux59~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneii_lcell_comb \RF1|Mux59~5 (
// Equation(s):
// \RF1|Mux59~5_combout  = (\RF1|Mux59~4_combout  & ((\RF1|regS3 [4]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\RF1|Mux59~4_combout  & (((\RF1|regS2 [4] & \rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regS3 [4]),
	.datab(\RF1|Mux59~4_combout ),
	.datac(\RF1|regS2 [4]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux59~5 .lut_mask = 16'hB8CC;
defparam \RF1|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N25
cycloneii_lcell_ff \RF1|regS4[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[4]~4_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [4]));

// Location: LCCOMB_X20_Y10_N24
cycloneii_lcell_comb \RF1|Mux59~2 (
// Equation(s):
// \RF1|Mux59~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regS6 [4]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regS4 [4] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regS6 [4]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regS4 [4]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux59~2 .lut_mask = 16'hCCB8;
defparam \RF1|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneii_lcell_comb \RF1|Mux59~3 (
// Equation(s):
// \RF1|Mux59~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux59~2_combout  & (\RF1|regS7 [4])) # (!\RF1|Mux59~2_combout  & ((\RF1|regS5 [4]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux59~2_combout ))))

	.dataa(\RF1|regS7 [4]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS5 [4]),
	.datad(\RF1|Mux59~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux59~3 .lut_mask = 16'hBBC0;
defparam \RF1|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneii_lcell_comb \RF1|Mux59~6 (
// Equation(s):
// \RF1|Mux59~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 ) # ((\RF1|Mux59~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// (\RF1|Mux59~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|Mux59~5_combout ),
	.datad(\RF1|Mux59~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux59~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N11
cycloneii_lcell_ff \RF1|regT1[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[4]~4_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [4]));

// Location: LCCOMB_X21_Y8_N10
cycloneii_lcell_comb \RF1|Mux59~0 (
// Equation(s):
// \RF1|Mux59~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// ((\RF1|regT1 [4]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regT0 [4]))))

	.dataa(\RF1|regT0 [4]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regT1 [4]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux59~0 .lut_mask = 16'hFC22;
defparam \RF1|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneii_lcell_comb \RF1|Mux59~1 (
// Equation(s):
// \RF1|Mux59~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux59~0_combout  & ((\RF1|regT3 [4]))) # (!\RF1|Mux59~0_combout  & (\RF1|regT2 [4])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux59~0_combout ))))

	.dataa(\RF1|regT2 [4]),
	.datab(\RF1|regT3 [4]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux59~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux59~1 .lut_mask = 16'hCFA0;
defparam \RF1|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneii_lcell_comb \RF1|Mux59~9 (
// Equation(s):
// \RF1|Mux59~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux59~6_combout  & (\RF1|Mux59~8_combout )) # (!\RF1|Mux59~6_combout  & ((\RF1|Mux59~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// (((\RF1|Mux59~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|Mux59~8_combout ),
	.datac(\RF1|Mux59~6_combout ),
	.datad(\RF1|Mux59~1_combout ),
	.cin(gnd),
	.combout(\RF1|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux59~9 .lut_mask = 16'hDAD0;
defparam \RF1|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N23
cycloneii_lcell_ff \RF1|regsOutB[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux59~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [4]));

// Location: LCFF_X16_Y15_N7
cycloneii_lcell_ff \imm|regOut[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [4]));

// Location: LCCOMB_X22_Y15_N2
cycloneii_lcell_comb \mux1|muxOut[4]~4 (
// Equation(s):
// \mux1|muxOut[4]~4_combout  = (\ctrR1|regOut [5] & ((\imm|regOut [4]))) # (!\ctrR1|regOut [5] & (\RF1|regsOutB [4]))

	.dataa(vcc),
	.datab(\RF1|regsOutB [4]),
	.datac(\imm|regOut [4]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[4]~4 .lut_mask = 16'hF0CC;
defparam \mux1|muxOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y16_N1
cycloneii_lcell_ff \alu1|multiplier_1|produto[4] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[5]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [4]));

// Location: LCCOMB_X16_Y16_N0
cycloneii_lcell_comb \alu1|ULAout[4]~14 (
// Equation(s):
// \alu1|ULAout[4]~14_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & (\alu1|Add0~15_combout )) # (!\alu1|ULAout[8]~1_combout  & ((\alu1|multiplier_1|produto [4]))))) # (!\alu1|ULAout[8]~0_combout  & (((\alu1|ULAout[8]~1_combout ))))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|Add0~15_combout ),
	.datac(\alu1|multiplier_1|produto [4]),
	.datad(\alu1|ULAout[8]~1_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[4]~14 .lut_mask = 16'hDDA0;
defparam \alu1|ULAout[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneii_lcell_comb \alu1|ULAout[4]~15 (
// Equation(s):
// \alu1|ULAout[4]~15_combout  = (\ctrR1|regOut [2] & ((\mux1|muxOut[4]~4_combout  & ((\RF1|regsOutA [4]) # (\alu1|ULAout[4]~14_combout ))) # (!\mux1|muxOut[4]~4_combout  & (\RF1|regsOutA [4] & \alu1|ULAout[4]~14_combout )))) # (!\ctrR1|regOut [2] & 
// (((\alu1|ULAout[4]~14_combout ))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\mux1|muxOut[4]~4_combout ),
	.datac(\RF1|regsOutA [4]),
	.datad(\alu1|ULAout[4]~14_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[4]~15 .lut_mask = 16'hFD80;
defparam \alu1|ULAout[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneii_lcell_comb \alu1|ULAout[4]~16 (
// Equation(s):
// \alu1|ULAout[4]~16_combout  = (!\reset~combout  & (\alu1|ULAout[4]~15_combout  & ((!\ctrR1|regOut [1]) # (!\ctrR1|regOut [2]))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\ctrR1|regOut [1]),
	.datad(\alu1|ULAout[4]~15_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[4]~16 .lut_mask = 16'h1500;
defparam \alu1|ULAout[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y16_N5
cycloneii_lcell_ff \D1|regOut[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[4]~16_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [4]));

// Location: LCCOMB_X16_Y20_N22
cycloneii_lcell_comb \ram1|ram~40 (
// Equation(s):
// \ram1|ram~40_combout  = (!\D1|regOut [3] & (!\D1|regOut [4] & (!\D1|regOut [5] & !\D1|regOut [2])))

	.dataa(\D1|regOut [3]),
	.datab(\D1|regOut [4]),
	.datac(\D1|regOut [5]),
	.datad(\D1|regOut [2]),
	.cin(gnd),
	.combout(\ram1|ram~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~40 .lut_mask = 16'h0001;
defparam \ram1|ram~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneii_lcell_comb \ram1|ram~39 (
// Equation(s):
// \ram1|ram~39_combout  = (!\D1|regOut [6] & (!\D1|regOut [9] & (!\D1|regOut [7] & !\D1|regOut [8])))

	.dataa(\D1|regOut [6]),
	.datab(\D1|regOut [9]),
	.datac(\D1|regOut [7]),
	.datad(\D1|regOut [8]),
	.cin(gnd),
	.combout(\ram1|ram~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~39 .lut_mask = 16'h0001;
defparam \ram1|ram~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneii_lcell_comb \ram1|ram~42 (
// Equation(s):
// \ram1|ram~42_combout  = (\ram1|ram~41_combout  & (\ram1|ram~40_combout  & \ram1|ram~39_combout ))

	.dataa(vcc),
	.datab(\ram1|ram~41_combout ),
	.datac(\ram1|ram~40_combout ),
	.datad(\ram1|ram~39_combout ),
	.cin(gnd),
	.combout(\ram1|ram~42_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~42 .lut_mask = 16'hC000;
defparam \ram1|ram~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N25
cycloneii_lcell_ff \ram1|ram~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~2_regout ));

// Location: LCCOMB_X18_Y20_N2
cycloneii_lcell_comb \ram1|ramOut[1]~1 (
// Equation(s):
// \ram1|ramOut[1]~1_combout  = (\ram1|ram~0_regout  & (\ram1|ram_rtl_0|auto_generated|ram_block1a1 )) # (!\ram1|ram~0_regout  & ((\ram1|ram~2_regout )))

	.dataa(\ram1|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram~2_regout ),
	.cin(gnd),
	.combout(\ram1|ramOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[1]~1 .lut_mask = 16'hBB88;
defparam \ram1|ramOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[23]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[23]~feeder_combout  = \B|regOut [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [1]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N9
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [23]));

// Location: LCFF_X18_Y20_N3
cycloneii_lcell_ff \ram1|ramOut[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[1]~1_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [1]));

// Location: LCCOMB_X19_Y18_N18
cycloneii_lcell_comb \mux2|muxOut[1]~1 (
// Equation(s):
// \mux2|muxOut[1]~1_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [1]))) # (!\ctrR3|regOut [4] & (\D2|regOut [1]))

	.dataa(vcc),
	.datab(\ctrR3|regOut [4]),
	.datac(\D2|regOut [1]),
	.datad(\ram1|ramOut [1]),
	.cin(gnd),
	.combout(\mux2|muxOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[1]~1 .lut_mask = 16'hFC30;
defparam \mux2|muxOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N31
cycloneii_lcell_ff \RF1|regT4[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[1]~1_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [1]));

// Location: LCFF_X23_Y12_N5
cycloneii_lcell_ff \RF1|regT0[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[1]~1_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [1]));

// Location: LCCOMB_X23_Y12_N16
cycloneii_lcell_comb \RF1|Mux30~4 (
// Equation(s):
// \RF1|Mux30~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regT0 [1]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS0 [1] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS0 [1]),
	.datab(\RF1|regT0 [1]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux30~4 .lut_mask = 16'hF0CA;
defparam \RF1|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneii_lcell_comb \RF1|Mux30~5 (
// Equation(s):
// \RF1|Mux30~5_combout  = (\RF1|Mux30~4_combout  & (((\RF1|regT4 [1]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\RF1|Mux30~4_combout  & (\RF1|regS4 [1] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS4 [1]),
	.datab(\RF1|regT4 [1]),
	.datac(\RF1|Mux30~4_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux30~5 .lut_mask = 16'hCAF0;
defparam \RF1|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneii_lcell_comb \RF1|regT1[1]~feeder (
// Equation(s):
// \RF1|regT1[1]~feeder_combout  = \mux2|muxOut[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\RF1|regT1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT1[1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N9
cycloneii_lcell_ff \RF1|regT1[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT1[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [1]));

// Location: LCCOMB_X25_Y14_N0
cycloneii_lcell_comb \RF1|Mux30~2 (
// Equation(s):
// \RF1|Mux30~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS5 [1]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS1 [1] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS1 [1]),
	.datab(\RF1|regS5 [1]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux30~2 .lut_mask = 16'hF0CA;
defparam \RF1|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneii_lcell_comb \RF1|Mux30~3 (
// Equation(s):
// \RF1|Mux30~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux30~2_combout  & (\RF1|regT5 [1])) # (!\RF1|Mux30~2_combout  & ((\RF1|regT1 [1]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux30~2_combout ))))

	.dataa(\RF1|regT5 [1]),
	.datab(\RF1|regT1 [1]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\RF1|Mux30~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux30~3 .lut_mask = 16'hAFC0;
defparam \RF1|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneii_lcell_comb \RF1|Mux30~6 (
// Equation(s):
// \RF1|Mux30~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17 ) # ((\RF1|Mux30~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|Mux30~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux30~5_combout ),
	.datad(\RF1|Mux30~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux30~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneii_lcell_comb \RF1|Mux30~0 (
// Equation(s):
// \RF1|Mux30~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regT2 [1]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS2 [1] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS2 [1]),
	.datab(\RF1|regT2 [1]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux30~0 .lut_mask = 16'hF0CA;
defparam \RF1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneii_lcell_comb \RF1|Mux30~1 (
// Equation(s):
// \RF1|Mux30~1_combout  = (\RF1|Mux30~0_combout  & (((\RF1|regT6 [1]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\RF1|Mux30~0_combout  & (\RF1|regS6 [1] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS6 [1]),
	.datab(\RF1|regT6 [1]),
	.datac(\RF1|Mux30~0_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux30~1 .lut_mask = 16'hCAF0;
defparam \RF1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneii_lcell_comb \RF1|Mux30~9 (
// Equation(s):
// \RF1|Mux30~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux30~6_combout  & (\RF1|Mux30~8_combout )) # (!\RF1|Mux30~6_combout  & ((\RF1|Mux30~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (((\RF1|Mux30~6_combout ))))

	.dataa(\RF1|Mux30~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux30~6_combout ),
	.datad(\RF1|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RF1|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux30~9 .lut_mask = 16'hBCB0;
defparam \RF1|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N9
cycloneii_lcell_ff \RF1|regsOutA[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux30~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [1]));

// Location: LCCOMB_X20_Y8_N10
cycloneii_lcell_comb \RF1|Mux31~7 (
// Equation(s):
// \RF1|Mux31~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (\RF1|regT6 [0])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regT4 [0])))))

	.dataa(\RF1|regT6 [0]),
	.datab(\RF1|regT4 [0]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux31~7 .lut_mask = 16'hFA0C;
defparam \RF1|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
cycloneii_lcell_comb \RF1|Mux31~8 (
// Equation(s):
// \RF1|Mux31~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux31~7_combout  & (\RF1|regT7 [0])) # (!\RF1|Mux31~7_combout  & ((\RF1|regT5 [0]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux31~7_combout ))))

	.dataa(\RF1|regT7 [0]),
	.datab(\RF1|regT5 [0]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\RF1|Mux31~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux31~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N15
cycloneii_lcell_ff \RF1|regS6[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[0]~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [0]));

// Location: LCCOMB_X20_Y10_N14
cycloneii_lcell_comb \RF1|Mux31~2 (
// Equation(s):
// \RF1|Mux31~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regS6 [0]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|regS4 [0] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regS4 [0]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS6 [0]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux31~2 .lut_mask = 16'hCCE2;
defparam \RF1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneii_lcell_comb \RF1|Mux31~3 (
// Equation(s):
// \RF1|Mux31~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux31~2_combout  & ((\RF1|regS7 [0]))) # (!\RF1|Mux31~2_combout  & (\RF1|regS5 [0])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux31~2_combout ))))

	.dataa(\RF1|regS5 [0]),
	.datab(\RF1|regS7 [0]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\RF1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux31~3 .lut_mask = 16'hCFA0;
defparam \RF1|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneii_lcell_comb \RF1|Mux31~6 (
// Equation(s):
// \RF1|Mux31~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux31~3_combout ) # (\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|Mux31~5_combout  & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|Mux31~5_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux31~3_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux31~6 .lut_mask = 16'hCCE2;
defparam \RF1|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneii_lcell_comb \RF1|regT2[0]~feeder (
// Equation(s):
// \RF1|regT2[0]~feeder_combout  = \mux2|muxOut[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[0]~0_combout ),
	.cin(gnd),
	.combout(\RF1|regT2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT2[0]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N25
cycloneii_lcell_ff \RF1|regT2[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT2[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [0]));

// Location: LCFF_X21_Y8_N13
cycloneii_lcell_ff \RF1|regT1[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[0]~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [0]));

// Location: LCCOMB_X21_Y8_N12
cycloneii_lcell_comb \RF1|Mux31~0 (
// Equation(s):
// \RF1|Mux31~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regT1 [0]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regT0 [0] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regT0 [0]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regT1 [0]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux31~0 .lut_mask = 16'hCCE2;
defparam \RF1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneii_lcell_comb \RF1|Mux31~1 (
// Equation(s):
// \RF1|Mux31~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux31~0_combout  & (\RF1|regT3 [0])) # (!\RF1|Mux31~0_combout  & ((\RF1|regT2 [0]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux31~0_combout ))))

	.dataa(\RF1|regT3 [0]),
	.datab(\RF1|regT2 [0]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\RF1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux31~1 .lut_mask = 16'hAFC0;
defparam \RF1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneii_lcell_comb \RF1|Mux31~9 (
// Equation(s):
// \RF1|Mux31~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux31~6_combout  & (\RF1|Mux31~8_combout )) # (!\RF1|Mux31~6_combout  & ((\RF1|Mux31~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & 
// (((\RF1|Mux31~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|Mux31~8_combout ),
	.datac(\RF1|Mux31~6_combout ),
	.datad(\RF1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RF1|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux31~9 .lut_mask = 16'hDAD0;
defparam \RF1|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N13
cycloneii_lcell_ff \RF1|regsOutA[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux31~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [0]));

// Location: LCCOMB_X21_Y17_N16
cycloneii_lcell_comb \alu1|multiplier_1|Add0~0 (
// Equation(s):
// \alu1|multiplier_1|Add0~0_combout  = (\alu1|multiplier_1|register~36_combout  & (\RF1|regsOutA [0] $ (VCC))) # (!\alu1|multiplier_1|register~36_combout  & (\RF1|regsOutA [0] & VCC))
// \alu1|multiplier_1|Add0~1  = CARRY((\alu1|multiplier_1|register~36_combout  & \RF1|regsOutA [0]))

	.dataa(\alu1|multiplier_1|register~36_combout ),
	.datab(\RF1|regsOutA [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu1|multiplier_1|Add0~0_combout ),
	.cout(\alu1|multiplier_1|Add0~1 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~0 .lut_mask = 16'h6688;
defparam \alu1|multiplier_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneii_lcell_comb \alu1|multiplier_1|Add0~2 (
// Equation(s):
// \alu1|multiplier_1|Add0~2_combout  = (\alu1|multiplier_1|register~38_combout  & ((\RF1|regsOutA [1] & (\alu1|multiplier_1|Add0~1  & VCC)) # (!\RF1|regsOutA [1] & (!\alu1|multiplier_1|Add0~1 )))) # (!\alu1|multiplier_1|register~38_combout  & 
// ((\RF1|regsOutA [1] & (!\alu1|multiplier_1|Add0~1 )) # (!\RF1|regsOutA [1] & ((\alu1|multiplier_1|Add0~1 ) # (GND)))))
// \alu1|multiplier_1|Add0~3  = CARRY((\alu1|multiplier_1|register~38_combout  & (!\RF1|regsOutA [1] & !\alu1|multiplier_1|Add0~1 )) # (!\alu1|multiplier_1|register~38_combout  & ((!\alu1|multiplier_1|Add0~1 ) # (!\RF1|regsOutA [1]))))

	.dataa(\alu1|multiplier_1|register~38_combout ),
	.datab(\RF1|regsOutA [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~1 ),
	.combout(\alu1|multiplier_1|Add0~2_combout ),
	.cout(\alu1|multiplier_1|Add0~3 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~2 .lut_mask = 16'h9617;
defparam \alu1|multiplier_1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneii_lcell_comb \alu1|multiplier_1|register[17]~17 (
// Equation(s):
// \alu1|multiplier_1|register[17]~17_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~38_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~2_combout )))

	.dataa(\alu1|multiplier_1|register~37_combout ),
	.datab(\alu1|multiplier_1|register~38_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add0~2_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[17]~17 .lut_mask = 16'hDD88;
defparam \alu1|multiplier_1|register[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N15
cycloneii_lcell_ff \alu1|multiplier_1|register[16] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[16]~15_combout ),
	.sdata(\alu1|multiplier_1|register[17]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [16]));

// Location: LCCOMB_X20_Y17_N14
cycloneii_lcell_comb \alu1|multiplier_1|register~36 (
// Equation(s):
// \alu1|multiplier_1|register~36_combout  = (\alu1|multiplier_1|register [16] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|estado [1]),
	.datab(\alu1|multiplier_1|register [16]),
	.datac(\alu1|multiplier_1|load~regout ),
	.datad(\alu1|start~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~36 .lut_mask = 16'h888C;
defparam \alu1|multiplier_1|register~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneii_lcell_comb \alu1|multiplier_1|register[16]~15 (
// Equation(s):
// \alu1|multiplier_1|register[16]~15_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~36_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~0_combout )))

	.dataa(\alu1|multiplier_1|register~37_combout ),
	.datab(\alu1|multiplier_1|register~36_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add0~0_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[16]~15 .lut_mask = 16'hDD88;
defparam \alu1|multiplier_1|register[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N21
cycloneii_lcell_ff \alu1|multiplier_1|register[15] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[15]~feeder_combout ),
	.sdata(\alu1|multiplier_1|register[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [15]));

// Location: LCCOMB_X18_Y17_N4
cycloneii_lcell_comb \alu1|multiplier_1|register[15]~14 (
// Equation(s):
// \alu1|multiplier_1|register[15]~14_combout  = (\alu1|multiplier_1|Equal1~0_combout  & (\mux1|muxOut[15]~15_combout )) # (!\alu1|multiplier_1|Equal1~0_combout  & ((\alu1|multiplier_1|register [15])))

	.dataa(\mux1|muxOut[15]~15_combout ),
	.datab(\alu1|multiplier_1|register [15]),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[15]~14 .lut_mask = 16'hAACC;
defparam \alu1|multiplier_1|register[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N15
cycloneii_lcell_ff \alu1|multiplier_1|register[14] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[14]~13_combout ),
	.sdata(\alu1|multiplier_1|register[15]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [14]));

// Location: LCFF_X18_Y12_N7
cycloneii_lcell_ff \RF1|regS4[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[14]~14_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [14]));

// Location: LCCOMB_X25_Y12_N10
cycloneii_lcell_comb \RF1|Mux17~0 (
// Equation(s):
// \RF1|Mux17~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regS5 [14]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regS4 [14] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regS5 [14]),
	.datab(\RF1|regS4 [14]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux17~0 .lut_mask = 16'hF0AC;
defparam \RF1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneii_lcell_comb \RF1|Mux17~1 (
// Equation(s):
// \RF1|Mux17~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux17~0_combout  & (\RF1|regS7 [14])) # (!\RF1|Mux17~0_combout  & ((\RF1|regS6 [14]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux17~0_combout ))))

	.dataa(\RF1|regS7 [14]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS6 [14]),
	.datad(\RF1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux17~1 .lut_mask = 16'hBBC0;
defparam \RF1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N19
cycloneii_lcell_ff \RF1|regT6[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[14]~14_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [14]));

// Location: LCFF_X16_Y12_N3
cycloneii_lcell_ff \RF1|regT4[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[14]~14_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [14]));

// Location: LCCOMB_X16_Y12_N2
cycloneii_lcell_comb \RF1|Mux17~7 (
// Equation(s):
// \RF1|Mux17~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (\RF1|regT5 [14])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regT4 [14])))))

	.dataa(\RF1|regT5 [14]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regT4 [14]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux17~7 .lut_mask = 16'hEE30;
defparam \RF1|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneii_lcell_comb \RF1|Mux17~8 (
// Equation(s):
// \RF1|Mux17~8_combout  = (\RF1|Mux17~7_combout  & ((\RF1|regT7 [14]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\RF1|Mux17~7_combout  & (((\RF1|regT6 [14] & \rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regT7 [14]),
	.datab(\RF1|regT6 [14]),
	.datac(\RF1|Mux17~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux17~8 .lut_mask = 16'hACF0;
defparam \RF1|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneii_lcell_comb \RF1|regS3[14]~feeder (
// Equation(s):
// \RF1|regS3[14]~feeder_combout  = \mux2|muxOut[14]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[14]~14_combout ),
	.cin(gnd),
	.combout(\RF1|regS3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS3[14]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N23
cycloneii_lcell_ff \RF1|regS3[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS3[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [14]));

// Location: LCFF_X16_Y12_N1
cycloneii_lcell_ff \RF1|regS0[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[14]~14_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [14]));

// Location: LCCOMB_X22_Y13_N12
cycloneii_lcell_comb \RF1|Mux17~4 (
// Equation(s):
// \RF1|Mux17~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (\RF1|regS2 [14])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regS0 [14])))))

	.dataa(\RF1|regS2 [14]),
	.datab(\RF1|regS0 [14]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux17~4 .lut_mask = 16'hFA0C;
defparam \RF1|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneii_lcell_comb \RF1|Mux17~5 (
// Equation(s):
// \RF1|Mux17~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux17~4_combout  & ((\RF1|regS3 [14]))) # (!\RF1|Mux17~4_combout  & (\RF1|regS1 [14])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux17~4_combout ))))

	.dataa(\RF1|regS1 [14]),
	.datab(\RF1|regS3 [14]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\RF1|Mux17~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux17~5 .lut_mask = 16'hCFA0;
defparam \RF1|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneii_lcell_comb \RF1|regT3[14]~feeder (
// Equation(s):
// \RF1|regT3[14]~feeder_combout  = \mux2|muxOut[14]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[14]~14_combout ),
	.cin(gnd),
	.combout(\RF1|regT3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT3[14]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N19
cycloneii_lcell_ff \RF1|regT3[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT3[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [14]));

// Location: LCFF_X18_Y12_N3
cycloneii_lcell_ff \RF1|regT0[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[14]~14_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [14]));

// Location: LCCOMB_X18_Y12_N2
cycloneii_lcell_comb \RF1|Mux17~2 (
// Equation(s):
// \RF1|Mux17~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (\RF1|regT2 [14])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regT0 [14])))))

	.dataa(\RF1|regT2 [14]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regT0 [14]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux17~2 .lut_mask = 16'hEE30;
defparam \RF1|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneii_lcell_comb \RF1|Mux17~3 (
// Equation(s):
// \RF1|Mux17~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux17~2_combout  & ((\RF1|regT3 [14]))) # (!\RF1|Mux17~2_combout  & (\RF1|regT1 [14])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux17~2_combout ))))

	.dataa(\RF1|regT1 [14]),
	.datab(\RF1|regT3 [14]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\RF1|Mux17~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux17~3 .lut_mask = 16'hCFA0;
defparam \RF1|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneii_lcell_comb \RF1|Mux17~6 (
// Equation(s):
// \RF1|Mux17~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ) # ((\RF1|Mux17~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & 
// (\RF1|Mux17~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux17~5_combout ),
	.datad(\RF1|Mux17~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux17~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneii_lcell_comb \RF1|Mux17~9 (
// Equation(s):
// \RF1|Mux17~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux17~6_combout  & ((\RF1|Mux17~8_combout ))) # (!\RF1|Mux17~6_combout  & (\RF1|Mux17~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & 
// (((\RF1|Mux17~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|Mux17~1_combout ),
	.datac(\RF1|Mux17~8_combout ),
	.datad(\RF1|Mux17~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux17~9 .lut_mask = 16'hF588;
defparam \RF1|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N11
cycloneii_lcell_ff \RF1|regsOutA[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux17~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [14]));

// Location: LCFF_X18_Y17_N13
cycloneii_lcell_ff \alu1|multiplier_1|produto[14] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[15]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [14]));

// Location: LCFF_X15_Y14_N9
cycloneii_lcell_ff \imm|regOut[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [12]));

// Location: LCCOMB_X15_Y12_N6
cycloneii_lcell_comb \mux1|muxOut[12]~12 (
// Equation(s):
// \mux1|muxOut[12]~12_combout  = (\ctrR1|regOut [5] & (\imm|regOut [12])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [12])))

	.dataa(vcc),
	.datab(\ctrR1|regOut [5]),
	.datac(\imm|regOut [12]),
	.datad(\RF1|regsOutB [12]),
	.cin(gnd),
	.combout(\mux1|muxOut[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[12]~12 .lut_mask = 16'hF3C0;
defparam \mux1|muxOut[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneii_lcell_comb \RF1|regT7[12]~feeder (
// Equation(s):
// \RF1|regT7[12]~feeder_combout  = \mux2|muxOut[12]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[12]~12_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[12]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N31
cycloneii_lcell_ff \RF1|regT7[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [12]));

// Location: LCFF_X22_Y11_N1
cycloneii_lcell_ff \RF1|regT6[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[12]~12_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [12]));

// Location: LCCOMB_X25_Y12_N4
cycloneii_lcell_comb \RF1|Mux19~7 (
// Equation(s):
// \RF1|Mux19~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// ((\RF1|regT6 [12]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|regT4 [12]))))

	.dataa(\RF1|regT4 [12]),
	.datab(\RF1|regT6 [12]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux19~7 .lut_mask = 16'hFC0A;
defparam \RF1|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneii_lcell_comb \RF1|Mux19~8 (
// Equation(s):
// \RF1|Mux19~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux19~7_combout  & ((\RF1|regT7 [12]))) # (!\RF1|Mux19~7_combout  & (\RF1|regT5 [12])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux19~7_combout ))))

	.dataa(\RF1|regT5 [12]),
	.datab(\RF1|regT7 [12]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\RF1|Mux19~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux19~8 .lut_mask = 16'hCFA0;
defparam \RF1|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneii_lcell_comb \RF1|regS3[12]~feeder (
// Equation(s):
// \RF1|regS3[12]~feeder_combout  = \mux2|muxOut[12]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[12]~12_combout ),
	.cin(gnd),
	.combout(\RF1|regS3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS3[12]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N25
cycloneii_lcell_ff \RF1|regS3[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS3[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [12]));

// Location: LCCOMB_X22_Y13_N2
cycloneii_lcell_comb \RF1|regS1[12]~feeder (
// Equation(s):
// \RF1|regS1[12]~feeder_combout  = \mux2|muxOut[12]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[12]~12_combout ),
	.cin(gnd),
	.combout(\RF1|regS1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS1[12]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N3
cycloneii_lcell_ff \RF1|regS1[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS1[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [12]));

// Location: LCCOMB_X22_Y13_N18
cycloneii_lcell_comb \RF1|Mux19~4 (
// Equation(s):
// \RF1|Mux19~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regS1 [12]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regS0 [12] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regS0 [12]),
	.datab(\RF1|regS1 [12]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux19~4 .lut_mask = 16'hF0CA;
defparam \RF1|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneii_lcell_comb \RF1|Mux19~5 (
// Equation(s):
// \RF1|Mux19~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux19~4_combout  & ((\RF1|regS3 [12]))) # (!\RF1|Mux19~4_combout  & (\RF1|regS2 [12])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux19~4_combout ))))

	.dataa(\RF1|regS2 [12]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS3 [12]),
	.datad(\RF1|Mux19~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux19~5 .lut_mask = 16'hF388;
defparam \RF1|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N23
cycloneii_lcell_ff \RF1|regS7[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[12]~12_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [12]));

// Location: LCFF_X20_Y10_N29
cycloneii_lcell_ff \RF1|regS6[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[12]~12_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [12]));

// Location: LCCOMB_X20_Y10_N28
cycloneii_lcell_comb \RF1|Mux19~2 (
// Equation(s):
// \RF1|Mux19~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regS6 [12]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|regS4 [12] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regS4 [12]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS6 [12]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux19~2 .lut_mask = 16'hCCE2;
defparam \RF1|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneii_lcell_comb \RF1|Mux19~3 (
// Equation(s):
// \RF1|Mux19~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux19~2_combout  & ((\RF1|regS7 [12]))) # (!\RF1|Mux19~2_combout  & (\RF1|regS5 [12])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux19~2_combout ))))

	.dataa(\RF1|regS5 [12]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regS7 [12]),
	.datad(\RF1|Mux19~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux19~3 .lut_mask = 16'hF388;
defparam \RF1|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneii_lcell_comb \RF1|Mux19~6 (
// Equation(s):
// \RF1|Mux19~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux19~3_combout ))) 
// # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|Mux19~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|Mux19~5_combout ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\RF1|Mux19~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux19~6 .lut_mask = 16'hF4A4;
defparam \RF1|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneii_lcell_comb \RF1|Mux19~9 (
// Equation(s):
// \RF1|Mux19~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux19~6_combout  & ((\RF1|Mux19~8_combout ))) # (!\RF1|Mux19~6_combout  & (\RF1|Mux19~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & 
// (((\RF1|Mux19~6_combout ))))

	.dataa(\RF1|Mux19~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|Mux19~8_combout ),
	.datad(\RF1|Mux19~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux19~9 .lut_mask = 16'hF388;
defparam \RF1|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N9
cycloneii_lcell_ff \RF1|regsOutA[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux19~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [12]));

// Location: LCFF_X18_Y16_N31
cycloneii_lcell_ff \alu1|multiplier_1|produto[12] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[13]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [12]));

// Location: LCCOMB_X15_Y14_N22
cycloneii_lcell_comb \alu1|Add0~38 (
// Equation(s):
// \alu1|Add0~38_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & (\imm|regOut [12])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [12])))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\imm|regOut [12]),
	.datac(\RF1|regsOutB [12]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\alu1|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~38 .lut_mask = 16'h665A;
defparam \alu1|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N25
cycloneii_lcell_ff \imm|regOut[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [11]));

// Location: LCCOMB_X15_Y13_N24
cycloneii_lcell_comb \alu1|Add0~35 (
// Equation(s):
// \alu1|Add0~35_combout  = \ctrR1|regOut [1] $ (((\ctrR1|regOut [5] & ((\imm|regOut [11]))) # (!\ctrR1|regOut [5] & (\RF1|regsOutB [11]))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\RF1|regsOutB [11]),
	.datac(\imm|regOut [11]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\alu1|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~35 .lut_mask = 16'h5A66;
defparam \alu1|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneii_lcell_comb \alu1|Add0~39 (
// Equation(s):
// \alu1|Add0~39_combout  = (\RF1|regsOutA [12] & ((\alu1|Add0~38_combout  & (\alu1|Add0~37  & VCC)) # (!\alu1|Add0~38_combout  & (!\alu1|Add0~37 )))) # (!\RF1|regsOutA [12] & ((\alu1|Add0~38_combout  & (!\alu1|Add0~37 )) # (!\alu1|Add0~38_combout  & 
// ((\alu1|Add0~37 ) # (GND)))))
// \alu1|Add0~40  = CARRY((\RF1|regsOutA [12] & (!\alu1|Add0~38_combout  & !\alu1|Add0~37 )) # (!\RF1|regsOutA [12] & ((!\alu1|Add0~37 ) # (!\alu1|Add0~38_combout ))))

	.dataa(\RF1|regsOutA [12]),
	.datab(\alu1|Add0~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~37 ),
	.combout(\alu1|Add0~39_combout ),
	.cout(\alu1|Add0~40 ));
// synopsys translate_off
defparam \alu1|Add0~39 .lut_mask = 16'h9617;
defparam \alu1|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneii_lcell_comb \alu1|ULAout[12]~38 (
// Equation(s):
// \alu1|ULAout[12]~38_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & ((\alu1|Add0~39_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|multiplier_1|produto [12])))) # (!\alu1|ULAout[8]~0_combout  & (\alu1|ULAout[8]~1_combout ))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|multiplier_1|produto [12]),
	.datad(\alu1|Add0~39_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[12]~38 .lut_mask = 16'hEC64;
defparam \alu1|ULAout[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneii_lcell_comb \alu1|ULAout[12]~39 (
// Equation(s):
// \alu1|ULAout[12]~39_combout  = (\ctrR1|regOut [2] & ((\mux1|muxOut[12]~12_combout  & ((\RF1|regsOutA [12]) # (\alu1|ULAout[12]~38_combout ))) # (!\mux1|muxOut[12]~12_combout  & (\RF1|regsOutA [12] & \alu1|ULAout[12]~38_combout )))) # (!\ctrR1|regOut [2] & 
// (((\alu1|ULAout[12]~38_combout ))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\mux1|muxOut[12]~12_combout ),
	.datac(\RF1|regsOutA [12]),
	.datad(\alu1|ULAout[12]~38_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[12]~39 .lut_mask = 16'hFD80;
defparam \alu1|ULAout[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneii_lcell_comb \alu1|ULAout[12]~40 (
// Equation(s):
// \alu1|ULAout[12]~40_combout  = (!\reset~combout  & (\alu1|ULAout[12]~39_combout  & ((!\ctrR1|regOut [1]) # (!\ctrR1|regOut [2]))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\reset~combout ),
	.datac(\ctrR1|regOut [1]),
	.datad(\alu1|ULAout[12]~39_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[12]~40 .lut_mask = 16'h1300;
defparam \alu1|ULAout[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N27
cycloneii_lcell_ff \D1|regOut[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[12]~40_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [12]));

// Location: LCCOMB_X18_Y16_N4
cycloneii_lcell_comb \D2|regOut[12]~feeder (
// Equation(s):
// \D2|regOut[12]~feeder_combout  = \D1|regOut [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\D1|regOut [12]),
	.cin(gnd),
	.combout(\D2|regOut[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D2|regOut[12]~feeder .lut_mask = 16'hFF00;
defparam \D2|regOut[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N5
cycloneii_lcell_ff \D2|regOut[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\D2|regOut[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [12]));

// Location: LCCOMB_X20_Y10_N16
cycloneii_lcell_comb \mux2|muxOut[12]~12 (
// Equation(s):
// \mux2|muxOut[12]~12_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [12])) # (!\ctrR3|regOut [4] & ((\D2|regOut [12])))

	.dataa(\ram1|ramOut [12]),
	.datab(\ctrR3|regOut [4]),
	.datac(vcc),
	.datad(\D2|regOut [12]),
	.cin(gnd),
	.combout(\mux2|muxOut[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[12]~12 .lut_mask = 16'hBB88;
defparam \mux2|muxOut[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneii_lcell_comb \RF1|regT5[12]~feeder (
// Equation(s):
// \RF1|regT5[12]~feeder_combout  = \mux2|muxOut[12]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[12]~12_combout ),
	.cin(gnd),
	.combout(\RF1|regT5[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT5[12]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT5[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N27
cycloneii_lcell_ff \RF1|regT5[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT5[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [12]));

// Location: LCFF_X16_Y12_N23
cycloneii_lcell_ff \RF1|regT4[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[12]~12_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [12]));

// Location: LCCOMB_X16_Y12_N20
cycloneii_lcell_comb \RF1|Mux51~7 (
// Equation(s):
// \RF1|Mux51~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regT6 [12]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regT4 [12] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regT6 [12]),
	.datab(\RF1|regT4 [12]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux51~7 .lut_mask = 16'hF0AC;
defparam \RF1|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneii_lcell_comb \RF1|Mux51~8 (
// Equation(s):
// \RF1|Mux51~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux51~7_combout  & (\RF1|regT7 [12])) # (!\RF1|Mux51~7_combout  & ((\RF1|regT5 [12]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux51~7_combout ))))

	.dataa(\RF1|regT7 [12]),
	.datab(\RF1|regT5 [12]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\RF1|Mux51~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux51~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N1
cycloneii_lcell_ff \RF1|regS2[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[12]~12_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [12]));

// Location: LCFF_X18_Y11_N31
cycloneii_lcell_ff \RF1|regS0[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[12]~12_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [12]));

// Location: LCCOMB_X18_Y11_N30
cycloneii_lcell_comb \RF1|Mux51~4 (
// Equation(s):
// \RF1|Mux51~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regS1 [12]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regS0 [12] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regS1 [12]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS0 [12]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux51~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneii_lcell_comb \RF1|Mux51~5 (
// Equation(s):
// \RF1|Mux51~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux51~4_combout  & (\RF1|regS3 [12])) # (!\RF1|Mux51~4_combout  & ((\RF1|regS2 [12]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux51~4_combout ))))

	.dataa(\RF1|regS3 [12]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regS2 [12]),
	.datad(\RF1|Mux51~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux51~5 .lut_mask = 16'hBBC0;
defparam \RF1|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N5
cycloneii_lcell_ff \RF1|regS5[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[12]~12_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [12]));

// Location: LCFF_X20_Y10_N19
cycloneii_lcell_ff \RF1|regS4[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[12]~12_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [12]));

// Location: LCCOMB_X20_Y10_N18
cycloneii_lcell_comb \RF1|Mux51~2 (
// Equation(s):
// \RF1|Mux51~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regS6 [12]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regS4 [12] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|regS6 [12]),
	.datac(\RF1|regS4 [12]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux51~2 .lut_mask = 16'hAAD8;
defparam \RF1|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneii_lcell_comb \RF1|Mux51~3 (
// Equation(s):
// \RF1|Mux51~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux51~2_combout  & (\RF1|regS7 [12])) # (!\RF1|Mux51~2_combout  & ((\RF1|regS5 [12]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux51~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regS7 [12]),
	.datac(\RF1|regS5 [12]),
	.datad(\RF1|Mux51~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux51~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N22
cycloneii_lcell_comb \RF1|Mux51~6 (
// Equation(s):
// \RF1|Mux51~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 ) # ((\RF1|Mux51~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// (\RF1|Mux51~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|Mux51~5_combout ),
	.datad(\RF1|Mux51~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux51~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
cycloneii_lcell_comb \RF1|Mux51~9 (
// Equation(s):
// \RF1|Mux51~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux51~6_combout  & ((\RF1|Mux51~8_combout ))) # (!\RF1|Mux51~6_combout  & (\RF1|Mux51~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// (((\RF1|Mux51~6_combout ))))

	.dataa(\RF1|Mux51~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|Mux51~8_combout ),
	.datad(\RF1|Mux51~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux51~9 .lut_mask = 16'hF388;
defparam \RF1|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y12_N3
cycloneii_lcell_ff \RF1|regsOutB[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux51~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [12]));

// Location: LCFF_X15_Y14_N23
cycloneii_lcell_ff \B|regOut[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [12]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [12]));

// Location: LCFF_X19_Y14_N21
cycloneii_lcell_ff \RF1|regT2[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [13]));

// Location: LCCOMB_X16_Y10_N14
cycloneii_lcell_comb \RF1|Mux50~0 (
// Equation(s):
// \RF1|Mux50~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|regT2 [13]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regS2 [13] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|regS2 [13]),
	.datab(\RF1|regT2 [13]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux50~0 .lut_mask = 16'hF0CA;
defparam \RF1|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
cycloneii_lcell_comb \RF1|Mux50~1 (
// Equation(s):
// \RF1|Mux50~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux50~0_combout  & (\RF1|regT6 [13])) # (!\RF1|Mux50~0_combout  & ((\RF1|regS6 [13]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux50~0_combout ))))

	.dataa(\RF1|regT6 [13]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS6 [13]),
	.datad(\RF1|Mux50~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux50~1 .lut_mask = 16'hBBC0;
defparam \RF1|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N15
cycloneii_lcell_ff \RF1|regT5[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [13]));

// Location: LCFF_X19_Y12_N9
cycloneii_lcell_ff \RF1|regT1[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [13]));

// Location: LCFF_X22_Y12_N7
cycloneii_lcell_ff \RF1|regS5[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [13]));

// Location: LCFF_X18_Y10_N25
cycloneii_lcell_ff \RF1|regS1[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [13]));

// Location: LCCOMB_X18_Y10_N24
cycloneii_lcell_comb \RF1|Mux50~2 (
// Equation(s):
// \RF1|Mux50~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS5 [13]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS1 [13] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regS5 [13]),
	.datac(\RF1|regS1 [13]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux50~2 .lut_mask = 16'hAAD8;
defparam \RF1|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneii_lcell_comb \RF1|Mux50~3 (
// Equation(s):
// \RF1|Mux50~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux50~2_combout  & (\RF1|regT5 [13])) # (!\RF1|Mux50~2_combout  & ((\RF1|regT1 [13]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux50~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT5 [13]),
	.datac(\RF1|regT1 [13]),
	.datad(\RF1|Mux50~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux50~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N31
cycloneii_lcell_ff \RF1|regS4[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [13]));

// Location: LCFF_X20_Y12_N21
cycloneii_lcell_ff \RF1|regS0[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [13]));

// Location: LCCOMB_X20_Y12_N20
cycloneii_lcell_comb \RF1|Mux50~4 (
// Equation(s):
// \RF1|Mux50~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regT0 [13]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|regS0 [13] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|regT0 [13]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regS0 [13]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux50~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
cycloneii_lcell_comb \RF1|Mux50~5 (
// Equation(s):
// \RF1|Mux50~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux50~4_combout  & (\RF1|regT4 [13])) # (!\RF1|Mux50~4_combout  & ((\RF1|regS4 [13]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux50~4_combout ))))

	.dataa(\RF1|regT4 [13]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS4 [13]),
	.datad(\RF1|Mux50~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux50~5 .lut_mask = 16'hBBC0;
defparam \RF1|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneii_lcell_comb \RF1|Mux50~6 (
// Equation(s):
// \RF1|Mux50~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ) # ((\RF1|Mux50~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux50~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux50~3_combout ),
	.datad(\RF1|Mux50~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux50~6 .lut_mask = 16'hB9A8;
defparam \RF1|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneii_lcell_comb \RF1|Mux50~9 (
// Equation(s):
// \RF1|Mux50~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux50~6_combout  & (\RF1|Mux50~8_combout )) # (!\RF1|Mux50~6_combout  & ((\RF1|Mux50~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout 
//  & (((\RF1|Mux50~6_combout ))))

	.dataa(\RF1|Mux50~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux50~1_combout ),
	.datad(\RF1|Mux50~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux50~9 .lut_mask = 16'hBBC0;
defparam \RF1|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N27
cycloneii_lcell_ff \RF1|regsOutB[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux50~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [13]));

// Location: LCFF_X15_Y14_N31
cycloneii_lcell_ff \B|regOut[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [13]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [13]));

// Location: LCCOMB_X15_Y13_N20
cycloneii_lcell_comb \B|regOut[14]~feeder (
// Equation(s):
// \B|regOut[14]~feeder_combout  = \RF1|regsOutB [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutB [14]),
	.cin(gnd),
	.combout(\B|regOut[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[14]~feeder .lut_mask = 16'hFF00;
defparam \B|regOut[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N21
cycloneii_lcell_ff \B|regOut[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [14]));

// Location: LCCOMB_X19_Y19_N30
cycloneii_lcell_comb \ram1|ram~16feeder (
// Equation(s):
// \ram1|ram~16feeder_combout  = \B|regOut [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [15]),
	.cin(gnd),
	.combout(\ram1|ram~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~16feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N31
cycloneii_lcell_ff \ram1|ram~16 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~16feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~16_regout ));

// Location: LCCOMB_X18_Y19_N0
cycloneii_lcell_comb \ram1|ramOut[15]~15 (
// Equation(s):
// \ram1|ramOut[15]~15_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a15 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~16_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~16_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\ram1|ramOut[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[15]~15 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[51]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[51]~feeder_combout  = \B|regOut [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(\B|regOut [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[51]~feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram_rtl_0_bypass[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N5
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[51] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[51]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [51]));

// Location: LCFF_X18_Y19_N1
cycloneii_lcell_ff \ram1|ramOut[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[15]~15_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [51]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [15]));

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \RF1|regT7[15]~feeder (
// Equation(s):
// \RF1|regT7[15]~feeder_combout  = \mux2|muxOut[15]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[15]~15_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[15]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N19
cycloneii_lcell_ff \RF1|regT7[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [15]));

// Location: LCFF_X25_Y12_N3
cycloneii_lcell_ff \RF1|regT3[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [15]));

// Location: LCFF_X24_Y10_N5
cycloneii_lcell_ff \RF1|regS3[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [15]));

// Location: LCCOMB_X24_Y10_N4
cycloneii_lcell_comb \RF1|Mux16~7 (
// Equation(s):
// \RF1|Mux16~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT3 [15]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regS3 [15] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT3 [15]),
	.datac(\RF1|regS3 [15]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux16~7 .lut_mask = 16'hAAD8;
defparam \RF1|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneii_lcell_comb \RF1|Mux16~8 (
// Equation(s):
// \RF1|Mux16~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux16~7_combout  & ((\RF1|regT7 [15]))) # (!\RF1|Mux16~7_combout  & (\RF1|regS7 [15])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux16~7_combout ))))

	.dataa(\RF1|regS7 [15]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regT7 [15]),
	.datad(\RF1|Mux16~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux16~8 .lut_mask = 16'hF388;
defparam \RF1|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y12_N31
cycloneii_lcell_ff \RF1|regT4[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [15]));

// Location: LCFF_X16_Y12_N29
cycloneii_lcell_ff \RF1|regS0[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [15]));

// Location: LCCOMB_X16_Y12_N28
cycloneii_lcell_comb \RF1|Mux16~4 (
// Equation(s):
// \RF1|Mux16~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS4 [15]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS0 [15] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS4 [15]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regS0 [15]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux16~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneii_lcell_comb \RF1|Mux16~5 (
// Equation(s):
// \RF1|Mux16~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux16~4_combout  & ((\RF1|regT4 [15]))) # (!\RF1|Mux16~4_combout  & (\RF1|regT0 [15])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux16~4_combout ))))

	.dataa(\RF1|regT0 [15]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT4 [15]),
	.datad(\RF1|Mux16~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux16~5 .lut_mask = 16'hF388;
defparam \RF1|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N5
cycloneii_lcell_ff \RF1|regT6[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [15]));

// Location: LCFF_X18_Y14_N15
cycloneii_lcell_ff \RF1|regS6[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [15]));

// Location: LCCOMB_X18_Y14_N14
cycloneii_lcell_comb \RF1|Mux16~2 (
// Equation(s):
// \RF1|Mux16~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS6 [15]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS2 [15] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS2 [15]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regS6 [15]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux16~2 .lut_mask = 16'hCCE2;
defparam \RF1|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneii_lcell_comb \RF1|Mux16~3 (
// Equation(s):
// \RF1|Mux16~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux16~2_combout  & ((\RF1|regT6 [15]))) # (!\RF1|Mux16~2_combout  & (\RF1|regT2 [15])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux16~2_combout ))))

	.dataa(\RF1|regT2 [15]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT6 [15]),
	.datad(\RF1|Mux16~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux16~3 .lut_mask = 16'hF388;
defparam \RF1|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneii_lcell_comb \RF1|Mux16~6 (
// Equation(s):
// \RF1|Mux16~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ) # ((\RF1|Mux16~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|Mux16~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|Mux16~5_combout ),
	.datad(\RF1|Mux16~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux16~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneii_lcell_comb \RF1|Mux16~9 (
// Equation(s):
// \RF1|Mux16~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux16~6_combout  & ((\RF1|Mux16~8_combout ))) # (!\RF1|Mux16~6_combout  & (\RF1|Mux16~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout 
//  & (((\RF1|Mux16~6_combout ))))

	.dataa(\RF1|Mux16~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|Mux16~8_combout ),
	.datad(\RF1|Mux16~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux16~9 .lut_mask = 16'hF388;
defparam \RF1|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N17
cycloneii_lcell_ff \RF1|regsOutA[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux16~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [15]));

// Location: LCCOMB_X15_Y13_N22
cycloneii_lcell_comb \mux1|muxOut[15]~15 (
// Equation(s):
// \mux1|muxOut[15]~15_combout  = (\ctrR1|regOut [5] & (\imm|regOut [15])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [15])))

	.dataa(\imm|regOut [15]),
	.datab(vcc),
	.datac(\RF1|regsOutB [15]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[15]~15 .lut_mask = 16'hAAF0;
defparam \mux1|muxOut[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N3
cycloneii_lcell_ff \alu1|multiplier_1|produto[15] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [15]));

// Location: LCCOMB_X16_Y14_N14
cycloneii_lcell_comb \alu1|Add0~45 (
// Equation(s):
// \alu1|Add0~45_combout  = (\alu1|Add0~44_combout  & ((\RF1|regsOutA [14] & (\alu1|Add0~43  & VCC)) # (!\RF1|regsOutA [14] & (!\alu1|Add0~43 )))) # (!\alu1|Add0~44_combout  & ((\RF1|regsOutA [14] & (!\alu1|Add0~43 )) # (!\RF1|regsOutA [14] & ((\alu1|Add0~43 
// ) # (GND)))))
// \alu1|Add0~46  = CARRY((\alu1|Add0~44_combout  & (!\RF1|regsOutA [14] & !\alu1|Add0~43 )) # (!\alu1|Add0~44_combout  & ((!\alu1|Add0~43 ) # (!\RF1|regsOutA [14]))))

	.dataa(\alu1|Add0~44_combout ),
	.datab(\RF1|regsOutA [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~43 ),
	.combout(\alu1|Add0~45_combout ),
	.cout(\alu1|Add0~46 ));
// synopsys translate_off
defparam \alu1|Add0~45 .lut_mask = 16'h9617;
defparam \alu1|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneii_lcell_comb \alu1|Add0~48 (
// Equation(s):
// \alu1|Add0~48_combout  = ((\alu1|Add0~47_combout  $ (\RF1|regsOutA [15] $ (!\alu1|Add0~46 )))) # (GND)
// \alu1|Add0~49  = CARRY((\alu1|Add0~47_combout  & ((\RF1|regsOutA [15]) # (!\alu1|Add0~46 ))) # (!\alu1|Add0~47_combout  & (\RF1|regsOutA [15] & !\alu1|Add0~46 )))

	.dataa(\alu1|Add0~47_combout ),
	.datab(\RF1|regsOutA [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~46 ),
	.combout(\alu1|Add0~48_combout ),
	.cout(\alu1|Add0~49 ));
// synopsys translate_off
defparam \alu1|Add0~48 .lut_mask = 16'h698E;
defparam \alu1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneii_lcell_comb \alu1|ULAout[15]~47 (
// Equation(s):
// \alu1|ULAout[15]~47_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~48_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & (\alu1|multiplier_1|produto [15])))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|multiplier_1|produto [15]),
	.datad(\alu1|Add0~48_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[15]~47 .lut_mask = 16'hEA62;
defparam \alu1|ULAout[15]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneii_lcell_comb \alu1|ULAout[15]~48 (
// Equation(s):
// \alu1|ULAout[15]~48_combout  = (\ctrR1|regOut [2] & ((\RF1|regsOutA [15] & ((\mux1|muxOut[15]~15_combout ) # (\alu1|ULAout[15]~47_combout ))) # (!\RF1|regsOutA [15] & (\mux1|muxOut[15]~15_combout  & \alu1|ULAout[15]~47_combout )))) # (!\ctrR1|regOut [2] & 
// (((\alu1|ULAout[15]~47_combout ))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\RF1|regsOutA [15]),
	.datac(\mux1|muxOut[15]~15_combout ),
	.datad(\alu1|ULAout[15]~47_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[15]~48 .lut_mask = 16'hFD80;
defparam \alu1|ULAout[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneii_lcell_comb \alu1|ULAout[15]~49 (
// Equation(s):
// \alu1|ULAout[15]~49_combout  = (!\reset~combout  & (\alu1|ULAout[15]~48_combout  & ((!\ctrR1|regOut [2]) # (!\ctrR1|regOut [1]))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\reset~combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[15]~48_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[15]~49 .lut_mask = 16'h1300;
defparam \alu1|ULAout[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N15
cycloneii_lcell_ff \D1|regOut[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[15]~49_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [15]));

// Location: LCFF_X18_Y17_N5
cycloneii_lcell_ff \D2|regOut[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [15]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [15]));

// Location: LCCOMB_X19_Y18_N4
cycloneii_lcell_comb \mux2|muxOut[15]~15 (
// Equation(s):
// \mux2|muxOut[15]~15_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [15])) # (!\ctrR3|regOut [4] & ((\D2|regOut [15])))

	.dataa(vcc),
	.datab(\ctrR3|regOut [4]),
	.datac(\ram1|ramOut [15]),
	.datad(\D2|regOut [15]),
	.cin(gnd),
	.combout(\mux2|muxOut[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[15]~15 .lut_mask = 16'hF3C0;
defparam \mux2|muxOut[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N7
cycloneii_lcell_ff \RF1|regS1[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [15]));

// Location: LCFF_X22_Y10_N5
cycloneii_lcell_ff \RF1|regT1[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [15]));

// Location: LCCOMB_X22_Y10_N4
cycloneii_lcell_comb \RF1|Mux48~0 (
// Equation(s):
// \RF1|Mux48~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regT1 [15]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regS1 [15]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regS1 [15]),
	.datac(\RF1|regT1 [15]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux48~0 .lut_mask = 16'hFA44;
defparam \RF1|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N7
cycloneii_lcell_ff \RF1|regS5[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [15]));

// Location: LCFF_X23_Y10_N31
cycloneii_lcell_ff \RF1|regT5[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [15]));

// Location: LCCOMB_X22_Y10_N6
cycloneii_lcell_comb \RF1|Mux48~1 (
// Equation(s):
// \RF1|Mux48~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux48~0_combout  & ((\RF1|regT5 [15]))) # (!\RF1|Mux48~0_combout  & (\RF1|regS5 [15])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|Mux48~0_combout ))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|Mux48~0_combout ),
	.datac(\RF1|regS5 [15]),
	.datad(\RF1|regT5 [15]),
	.cin(gnd),
	.combout(\RF1|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux48~1 .lut_mask = 16'hEC64;
defparam \RF1|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N11
cycloneii_lcell_ff \RF1|regT2[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [15]));

// Location: LCCOMB_X18_Y10_N12
cycloneii_lcell_comb \RF1|Mux48~2 (
// Equation(s):
// \RF1|Mux48~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS6 [15]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS2 [15] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regS2 [15]),
	.datab(\RF1|regS6 [15]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux48~2 .lut_mask = 16'hF0CA;
defparam \RF1|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneii_lcell_comb \RF1|Mux48~3 (
// Equation(s):
// \RF1|Mux48~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux48~2_combout  & (\RF1|regT6 [15])) # (!\RF1|Mux48~2_combout  & ((\RF1|regT2 [15]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux48~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT6 [15]),
	.datac(\RF1|regT2 [15]),
	.datad(\RF1|Mux48~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux48~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N23
cycloneii_lcell_ff \RF1|regT0[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [15]));

// Location: LCFF_X18_Y12_N9
cycloneii_lcell_ff \RF1|regS4[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[15]~15_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [15]));

// Location: LCCOMB_X18_Y12_N12
cycloneii_lcell_comb \RF1|Mux48~4 (
// Equation(s):
// \RF1|Mux48~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS4 [15]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS0 [15]))))

	.dataa(\RF1|regS0 [15]),
	.datab(\RF1|regS4 [15]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux48~4 .lut_mask = 16'hFC0A;
defparam \RF1|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneii_lcell_comb \RF1|Mux48~5 (
// Equation(s):
// \RF1|Mux48~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux48~4_combout  & (\RF1|regT4 [15])) # (!\RF1|Mux48~4_combout  & ((\RF1|regT0 [15]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux48~4_combout ))))

	.dataa(\RF1|regT4 [15]),
	.datab(\RF1|regT0 [15]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\RF1|Mux48~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux48~5 .lut_mask = 16'hAFC0;
defparam \RF1|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneii_lcell_comb \RF1|Mux48~6 (
// Equation(s):
// \RF1|Mux48~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (\RF1|Mux48~3_combout )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux48~5_combout )))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux48~3_combout ),
	.datad(\RF1|Mux48~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux48~6 .lut_mask = 16'hD9C8;
defparam \RF1|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneii_lcell_comb \RF1|Mux48~7 (
// Equation(s):
// \RF1|Mux48~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regT3 [15]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|regS3 [15] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|regT3 [15]),
	.datab(\RF1|regS3 [15]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux48~7 .lut_mask = 16'hF0AC;
defparam \RF1|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneii_lcell_comb \RF1|Mux48~8 (
// Equation(s):
// \RF1|Mux48~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux48~7_combout  & ((\RF1|regT7 [15]))) # (!\RF1|Mux48~7_combout  & (\RF1|regS7 [15])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux48~7_combout ))))

	.dataa(\RF1|regS7 [15]),
	.datab(\RF1|regT7 [15]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\RF1|Mux48~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux48~8 .lut_mask = 16'hCFA0;
defparam \RF1|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneii_lcell_comb \RF1|Mux48~9 (
// Equation(s):
// \RF1|Mux48~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux48~6_combout  & ((\RF1|Mux48~8_combout ))) # (!\RF1|Mux48~6_combout  & (\RF1|Mux48~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (((\RF1|Mux48~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|Mux48~1_combout ),
	.datac(\RF1|Mux48~6_combout ),
	.datad(\RF1|Mux48~8_combout ),
	.cin(gnd),
	.combout(\RF1|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux48~9 .lut_mask = 16'hF858;
defparam \RF1|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N13
cycloneii_lcell_ff \RF1|regsOutB[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux48~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [15]));

// Location: LCCOMB_X19_Y13_N16
cycloneii_lcell_comb \B|regOut[15]~feeder (
// Equation(s):
// \B|regOut[15]~feeder_combout  = \RF1|regsOutB [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutB [15]),
	.cin(gnd),
	.combout(\B|regOut[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[15]~feeder .lut_mask = 16'hFF00;
defparam \B|regOut[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N17
cycloneii_lcell_ff \B|regOut[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [15]));

// Location: LCCOMB_X16_Y19_N20
cycloneii_lcell_comb \ram1|ramOut[13]~13 (
// Equation(s):
// \ram1|ramOut[13]~13_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a13 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~14_regout ))

	.dataa(\ram1|ram~14_regout ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\ram1|ramOut[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[13]~13 .lut_mask = 16'hEE22;
defparam \ram1|ramOut[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[47]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[47]~feeder_combout  = \B|regOut [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(\B|regOut [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[47]~feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram_rtl_0_bypass[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N11
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[47] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[47]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [47]));

// Location: LCFF_X16_Y19_N21
cycloneii_lcell_ff \ram1|ramOut[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[13]~13_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [47]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [13]));

// Location: LCFF_X15_Y14_N25
cycloneii_lcell_ff \imm|regOut[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [13]));

// Location: LCCOMB_X15_Y12_N20
cycloneii_lcell_comb \mux1|muxOut[13]~13 (
// Equation(s):
// \mux1|muxOut[13]~13_combout  = (\ctrR1|regOut [5] & (\imm|regOut [13])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [13])))

	.dataa(vcc),
	.datab(\ctrR1|regOut [5]),
	.datac(\imm|regOut [13]),
	.datad(\RF1|regsOutB [13]),
	.cin(gnd),
	.combout(\mux1|muxOut[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[13]~13 .lut_mask = 16'hF3C0;
defparam \mux1|muxOut[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneii_lcell_comb \alu1|Add0~42 (
// Equation(s):
// \alu1|Add0~42_combout  = ((\alu1|Add0~41_combout  $ (\RF1|regsOutA [13] $ (!\alu1|Add0~40 )))) # (GND)
// \alu1|Add0~43  = CARRY((\alu1|Add0~41_combout  & ((\RF1|regsOutA [13]) # (!\alu1|Add0~40 ))) # (!\alu1|Add0~41_combout  & (\RF1|regsOutA [13] & !\alu1|Add0~40 )))

	.dataa(\alu1|Add0~41_combout ),
	.datab(\RF1|regsOutA [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~40 ),
	.combout(\alu1|Add0~42_combout ),
	.cout(\alu1|Add0~43 ));
// synopsys translate_off
defparam \alu1|Add0~42 .lut_mask = 16'h698E;
defparam \alu1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y16_N3
cycloneii_lcell_ff \alu1|multiplier_1|produto[13] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[14]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [13]));

// Location: LCCOMB_X15_Y16_N2
cycloneii_lcell_comb \alu1|ULAout[13]~41 (
// Equation(s):
// \alu1|ULAout[13]~41_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & (\alu1|Add0~42_combout )) # (!\alu1|ULAout[8]~1_combout  & ((\alu1|multiplier_1|produto [13]))))) # (!\alu1|ULAout[8]~0_combout  & (((\alu1|ULAout[8]~1_combout 
// ))))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|Add0~42_combout ),
	.datac(\alu1|multiplier_1|produto [13]),
	.datad(\alu1|ULAout[8]~1_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[13]~41 .lut_mask = 16'hDDA0;
defparam \alu1|ULAout[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N10
cycloneii_lcell_comb \alu1|ULAout[13]~42 (
// Equation(s):
// \alu1|ULAout[13]~42_combout  = (\RF1|regsOutA [13] & ((\alu1|ULAout[13]~41_combout ) # ((\ctrR1|regOut [2] & \mux1|muxOut[13]~13_combout )))) # (!\RF1|regsOutA [13] & (\alu1|ULAout[13]~41_combout  & ((\mux1|muxOut[13]~13_combout ) # (!\ctrR1|regOut 
// [2]))))

	.dataa(\RF1|regsOutA [13]),
	.datab(\ctrR1|regOut [2]),
	.datac(\mux1|muxOut[13]~13_combout ),
	.datad(\alu1|ULAout[13]~41_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[13]~42 .lut_mask = 16'hFB80;
defparam \alu1|ULAout[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N20
cycloneii_lcell_comb \alu1|ULAout[13]~43 (
// Equation(s):
// \alu1|ULAout[13]~43_combout  = (!\reset~combout  & (\alu1|ULAout[13]~42_combout  & ((!\ctrR1|regOut [1]) # (!\ctrR1|regOut [2]))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\ctrR1|regOut [1]),
	.datad(\alu1|ULAout[13]~42_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[13]~43 .lut_mask = 16'h1500;
defparam \alu1|ULAout[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y16_N21
cycloneii_lcell_ff \D1|regOut[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[13]~43_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [13]));

// Location: LCFF_X15_Y16_N29
cycloneii_lcell_ff \D2|regOut[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [13]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [13]));

// Location: LCCOMB_X15_Y16_N28
cycloneii_lcell_comb \mux2|muxOut[13]~13 (
// Equation(s):
// \mux2|muxOut[13]~13_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [13])) # (!\ctrR3|regOut [4] & ((\D2|regOut [13])))

	.dataa(vcc),
	.datab(\ram1|ramOut [13]),
	.datac(\D2|regOut [13]),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[13]~13 .lut_mask = 16'hCCF0;
defparam \mux2|muxOut[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N9
cycloneii_lcell_ff \RF1|regS6[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [13]));

// Location: LCFF_X18_Y13_N29
cycloneii_lcell_ff \RF1|regT6[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [13]));

// Location: LCCOMB_X19_Y14_N20
cycloneii_lcell_comb \RF1|Mux18~0 (
// Equation(s):
// \RF1|Mux18~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regT2 [13]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS2 [13] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS2 [13]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT2 [13]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux18~0 .lut_mask = 16'hCCE2;
defparam \RF1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneii_lcell_comb \RF1|Mux18~1 (
// Equation(s):
// \RF1|Mux18~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux18~0_combout  & ((\RF1|regT6 [13]))) # (!\RF1|Mux18~0_combout  & (\RF1|regS6 [13])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux18~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|regS6 [13]),
	.datac(\RF1|regT6 [13]),
	.datad(\RF1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux18~1 .lut_mask = 16'hF588;
defparam \RF1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N27
cycloneii_lcell_ff \RF1|regT4[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [13]));

// Location: LCFF_X23_Y12_N13
cycloneii_lcell_ff \RF1|regT0[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[13]~13_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [13]));

// Location: LCCOMB_X23_Y12_N12
cycloneii_lcell_comb \RF1|Mux18~4 (
// Equation(s):
// \RF1|Mux18~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regT0 [13]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS0 [13] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS0 [13]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT0 [13]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux18~4 .lut_mask = 16'hCCE2;
defparam \RF1|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneii_lcell_comb \RF1|Mux18~5 (
// Equation(s):
// \RF1|Mux18~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux18~4_combout  & ((\RF1|regT4 [13]))) # (!\RF1|Mux18~4_combout  & (\RF1|regS4 [13])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux18~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|regS4 [13]),
	.datac(\RF1|regT4 [13]),
	.datad(\RF1|Mux18~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux18~5 .lut_mask = 16'hF588;
defparam \RF1|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneii_lcell_comb \RF1|Mux18~2 (
// Equation(s):
// \RF1|Mux18~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS5 [13]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS1 [13] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS5 [13]),
	.datab(\RF1|regS1 [13]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux18~2 .lut_mask = 16'hF0AC;
defparam \RF1|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneii_lcell_comb \RF1|Mux18~3 (
// Equation(s):
// \RF1|Mux18~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux18~2_combout  & (\RF1|regT5 [13])) # (!\RF1|Mux18~2_combout  & ((\RF1|regT1 [13]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux18~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT5 [13]),
	.datac(\RF1|regT1 [13]),
	.datad(\RF1|Mux18~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux18~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneii_lcell_comb \RF1|Mux18~6 (
// Equation(s):
// \RF1|Mux18~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ((\RF1|Mux18~3_combout ))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|Mux18~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|Mux18~5_combout ),
	.datad(\RF1|Mux18~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux18~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneii_lcell_comb \RF1|Mux18~9 (
// Equation(s):
// \RF1|Mux18~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux18~6_combout  & (\RF1|Mux18~8_combout )) # (!\RF1|Mux18~6_combout  & ((\RF1|Mux18~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (((\RF1|Mux18~6_combout ))))

	.dataa(\RF1|Mux18~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux18~1_combout ),
	.datad(\RF1|Mux18~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux18~9 .lut_mask = 16'hBBC0;
defparam \RF1|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N25
cycloneii_lcell_ff \RF1|regsOutA[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux18~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [13]));

// Location: LCCOMB_X18_Y17_N12
cycloneii_lcell_comb \alu1|ULAout[14]~44 (
// Equation(s):
// \alu1|ULAout[14]~44_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~45_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & (\alu1|multiplier_1|produto [14])))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|multiplier_1|produto [14]),
	.datad(\alu1|Add0~45_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[14]~44 .lut_mask = 16'hEA62;
defparam \alu1|ULAout[14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneii_lcell_comb \alu1|ULAout[14]~45 (
// Equation(s):
// \alu1|ULAout[14]~45_combout  = (\ctrR1|regOut [2] & ((\mux1|muxOut[14]~14_combout  & ((\RF1|regsOutA [14]) # (\alu1|ULAout[14]~44_combout ))) # (!\mux1|muxOut[14]~14_combout  & (\RF1|regsOutA [14] & \alu1|ULAout[14]~44_combout )))) # (!\ctrR1|regOut [2] & 
// (((\alu1|ULAout[14]~44_combout ))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\mux1|muxOut[14]~14_combout ),
	.datac(\RF1|regsOutA [14]),
	.datad(\alu1|ULAout[14]~44_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[14]~45 .lut_mask = 16'hFD80;
defparam \alu1|ULAout[14]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneii_lcell_comb \alu1|ULAout[14]~46 (
// Equation(s):
// \alu1|ULAout[14]~46_combout  = (!\reset~combout  & (\alu1|ULAout[14]~45_combout  & ((!\ctrR1|regOut [2]) # (!\ctrR1|regOut [1]))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\reset~combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[14]~45_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[14]~46 .lut_mask = 16'h1300;
defparam \alu1|ULAout[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N9
cycloneii_lcell_ff \D1|regOut[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[14]~46_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [14]));

// Location: LCCOMB_X15_Y15_N20
cycloneii_lcell_comb \D2|regOut[14]~feeder (
// Equation(s):
// \D2|regOut[14]~feeder_combout  = \D1|regOut [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\D1|regOut [14]),
	.cin(gnd),
	.combout(\D2|regOut[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D2|regOut[14]~feeder .lut_mask = 16'hFF00;
defparam \D2|regOut[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y15_N21
cycloneii_lcell_ff \D2|regOut[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\D2|regOut[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [14]));

// Location: LCCOMB_X19_Y19_N10
cycloneii_lcell_comb \ram1|ram~15feeder (
// Equation(s):
// \ram1|ram~15feeder_combout  = \B|regOut [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [14]),
	.cin(gnd),
	.combout(\ram1|ram~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~15feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N11
cycloneii_lcell_ff \ram1|ram~15 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~15feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~15_regout ));

// Location: LCCOMB_X18_Y19_N2
cycloneii_lcell_comb \ram1|ramOut[14]~14 (
// Equation(s):
// \ram1|ramOut[14]~14_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a14 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~15_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~15_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\ram1|ramOut[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[14]~14 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[49]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[49]~feeder_combout  = \B|regOut [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [14]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[49]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N9
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[49] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[49]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [49]));

// Location: LCFF_X18_Y19_N3
cycloneii_lcell_ff \ram1|ramOut[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[14]~14_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [49]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [14]));

// Location: LCCOMB_X14_Y12_N24
cycloneii_lcell_comb \mux2|muxOut[14]~14 (
// Equation(s):
// \mux2|muxOut[14]~14_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [14]))) # (!\ctrR3|regOut [4] & (\D2|regOut [14]))

	.dataa(\ctrR3|regOut [4]),
	.datab(\D2|regOut [14]),
	.datac(vcc),
	.datad(\ram1|ramOut [14]),
	.cin(gnd),
	.combout(\mux2|muxOut[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[14]~14 .lut_mask = 16'hEE44;
defparam \mux2|muxOut[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneii_lcell_comb \RF1|regS6[14]~feeder (
// Equation(s):
// \RF1|regS6[14]~feeder_combout  = \mux2|muxOut[14]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[14]~14_combout ),
	.cin(gnd),
	.combout(\RF1|regS6[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS6[14]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS6[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N25
cycloneii_lcell_ff \RF1|regS6[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS6[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [14]));

// Location: LCFF_X22_Y12_N21
cycloneii_lcell_ff \RF1|regS5[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[14]~14_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [14]));

// Location: LCCOMB_X18_Y12_N24
cycloneii_lcell_comb \RF1|Mux49~0 (
// Equation(s):
// \RF1|Mux49~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regS5 [14]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regS4 [14] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regS4 [14]),
	.datab(\RF1|regS5 [14]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux49~0 .lut_mask = 16'hF0CA;
defparam \RF1|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneii_lcell_comb \RF1|Mux49~1 (
// Equation(s):
// \RF1|Mux49~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux49~0_combout  & (\RF1|regS7 [14])) # (!\RF1|Mux49~0_combout  & ((\RF1|regS6 [14]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux49~0_combout ))))

	.dataa(\RF1|regS7 [14]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regS6 [14]),
	.datad(\RF1|Mux49~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux49~1 .lut_mask = 16'hBBC0;
defparam \RF1|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N15
cycloneii_lcell_ff \RF1|regS1[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[14]~14_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [14]));

// Location: LCFF_X14_Y12_N1
cycloneii_lcell_ff \RF1|regS2[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[14]~14_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [14]));

// Location: LCCOMB_X14_Y12_N0
cycloneii_lcell_comb \RF1|Mux49~4 (
// Equation(s):
// \RF1|Mux49~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regS2 [14]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|regS0 [14] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regS0 [14]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regS2 [14]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux49~4 .lut_mask = 16'hCCE2;
defparam \RF1|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneii_lcell_comb \RF1|Mux49~5 (
// Equation(s):
// \RF1|Mux49~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux49~4_combout  & (\RF1|regS3 [14])) # (!\RF1|Mux49~4_combout  & ((\RF1|regS1 [14]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux49~4_combout ))))

	.dataa(\RF1|regS3 [14]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS1 [14]),
	.datad(\RF1|Mux49~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux49~5 .lut_mask = 16'hBBC0;
defparam \RF1|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N13
cycloneii_lcell_ff \RF1|regT1[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[14]~14_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [14]));

// Location: LCCOMB_X21_Y11_N16
cycloneii_lcell_comb \RF1|regT2[14]~feeder (
// Equation(s):
// \RF1|regT2[14]~feeder_combout  = \mux2|muxOut[14]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[14]~14_combout ),
	.cin(gnd),
	.combout(\RF1|regT2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT2[14]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N17
cycloneii_lcell_ff \RF1|regT2[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT2[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [14]));

// Location: LCCOMB_X18_Y12_N28
cycloneii_lcell_comb \RF1|Mux49~2 (
// Equation(s):
// \RF1|Mux49~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// ((\RF1|regT2 [14]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|regT0 [14]))))

	.dataa(\RF1|regT0 [14]),
	.datab(\RF1|regT2 [14]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux49~2 .lut_mask = 16'hFC0A;
defparam \RF1|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneii_lcell_comb \RF1|Mux49~3 (
// Equation(s):
// \RF1|Mux49~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux49~2_combout  & (\RF1|regT3 [14])) # (!\RF1|Mux49~2_combout  & ((\RF1|regT1 [14]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux49~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT3 [14]),
	.datac(\RF1|regT1 [14]),
	.datad(\RF1|Mux49~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux49~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneii_lcell_comb \RF1|Mux49~6 (
// Equation(s):
// \RF1|Mux49~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux49~3_combout ))) 
// # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|Mux49~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|Mux49~5_combout ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\RF1|Mux49~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux49~6 .lut_mask = 16'hF4A4;
defparam \RF1|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneii_lcell_comb \RF1|Mux49~7 (
// Equation(s):
// \RF1|Mux49~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regT5 [14]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regT4 [14] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regT5 [14]),
	.datab(\RF1|regT4 [14]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux49~7 .lut_mask = 16'hF0AC;
defparam \RF1|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneii_lcell_comb \RF1|Mux49~8 (
// Equation(s):
// \RF1|Mux49~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux49~7_combout  & (\RF1|regT7 [14])) # (!\RF1|Mux49~7_combout  & ((\RF1|regT6 [14]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux49~7_combout ))))

	.dataa(\RF1|regT7 [14]),
	.datab(\RF1|regT6 [14]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux49~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux49~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N0
cycloneii_lcell_comb \RF1|Mux49~9 (
// Equation(s):
// \RF1|Mux49~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux49~6_combout  & ((\RF1|Mux49~8_combout ))) # (!\RF1|Mux49~6_combout  & (\RF1|Mux49~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & 
// (((\RF1|Mux49~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|Mux49~1_combout ),
	.datac(\RF1|Mux49~6_combout ),
	.datad(\RF1|Mux49~8_combout ),
	.cin(gnd),
	.combout(\RF1|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux49~9 .lut_mask = 16'hF858;
defparam \RF1|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y12_N1
cycloneii_lcell_ff \RF1|regsOutB[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux49~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [14]));

// Location: LCCOMB_X15_Y13_N10
cycloneii_lcell_comb \mux1|muxOut[14]~14 (
// Equation(s):
// \mux1|muxOut[14]~14_combout  = (\ctrR1|regOut [5] & (\imm|regOut [14])) # (!\ctrR1|regOut [5] & ((\RF1|regsOutB [14])))

	.dataa(\imm|regOut [14]),
	.datab(\RF1|regsOutB [14]),
	.datac(vcc),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[14]~14 .lut_mask = 16'hAACC;
defparam \mux1|muxOut[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneii_lcell_comb \alu1|multiplier_1|register[14]~13 (
// Equation(s):
// \alu1|multiplier_1|register[14]~13_combout  = (\alu1|multiplier_1|Equal1~0_combout  & ((\mux1|muxOut[14]~14_combout ))) # (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|register [14]))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(\alu1|multiplier_1|register [14]),
	.datad(\mux1|muxOut[14]~14_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[14]~13 .lut_mask = 16'hFC30;
defparam \alu1|multiplier_1|register[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N25
cycloneii_lcell_ff \alu1|multiplier_1|register[13] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[13]~12_combout ),
	.sdata(\alu1|multiplier_1|register[14]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [13]));

// Location: LCCOMB_X16_Y18_N24
cycloneii_lcell_comb \alu1|multiplier_1|register[13]~12 (
// Equation(s):
// \alu1|multiplier_1|register[13]~12_combout  = (\alu1|multiplier_1|Equal1~0_combout  & (\mux1|muxOut[13]~13_combout )) # (!\alu1|multiplier_1|Equal1~0_combout  & ((\alu1|multiplier_1|register [13])))

	.dataa(\mux1|muxOut[13]~13_combout ),
	.datab(vcc),
	.datac(\alu1|multiplier_1|register [13]),
	.datad(\alu1|multiplier_1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[13]~12 .lut_mask = 16'hAAF0;
defparam \alu1|multiplier_1|register[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N19
cycloneii_lcell_ff \alu1|multiplier_1|register[12] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[12]~11_combout ),
	.sdata(\alu1|multiplier_1|register[13]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [12]));

// Location: LCCOMB_X16_Y18_N18
cycloneii_lcell_comb \alu1|multiplier_1|register[12]~11 (
// Equation(s):
// \alu1|multiplier_1|register[12]~11_combout  = (\alu1|multiplier_1|Equal1~0_combout  & ((\mux1|muxOut[12]~12_combout ))) # (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|register [12]))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(\alu1|multiplier_1|register [12]),
	.datad(\mux1|muxOut[12]~12_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[12]~11 .lut_mask = 16'hFC30;
defparam \alu1|multiplier_1|register[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N21
cycloneii_lcell_ff \alu1|multiplier_1|register[11] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[11]~10_combout ),
	.sdata(\alu1|multiplier_1|register[12]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [11]));

// Location: LCCOMB_X16_Y18_N20
cycloneii_lcell_comb \alu1|multiplier_1|register[11]~10 (
// Equation(s):
// \alu1|multiplier_1|register[11]~10_combout  = (\alu1|multiplier_1|Equal1~0_combout  & ((\mux1|muxOut[11]~11_combout ))) # (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|register [11]))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(\alu1|multiplier_1|register [11]),
	.datad(\mux1|muxOut[11]~11_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[11]~10 .lut_mask = 16'hFC30;
defparam \alu1|multiplier_1|register[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N11
cycloneii_lcell_ff \alu1|multiplier_1|register[10] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[10]~9_combout ),
	.sdata(\alu1|multiplier_1|register[11]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [10]));

// Location: LCCOMB_X16_Y18_N10
cycloneii_lcell_comb \alu1|multiplier_1|register[10]~9 (
// Equation(s):
// \alu1|multiplier_1|register[10]~9_combout  = (\alu1|multiplier_1|Equal1~0_combout  & ((\mux1|muxOut[10]~10_combout ))) # (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|register [10]))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(\alu1|multiplier_1|register [10]),
	.datad(\mux1|muxOut[10]~10_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[10]~9 .lut_mask = 16'hFC30;
defparam \alu1|multiplier_1|register[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N5
cycloneii_lcell_ff \alu1|multiplier_1|register[9] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[9]~8_combout ),
	.sdata(\alu1|multiplier_1|register[10]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [9]));

// Location: LCCOMB_X16_Y18_N4
cycloneii_lcell_comb \alu1|multiplier_1|register[9]~8 (
// Equation(s):
// \alu1|multiplier_1|register[9]~8_combout  = (\alu1|multiplier_1|Equal1~0_combout  & (\mux1|muxOut[9]~9_combout )) # (!\alu1|multiplier_1|Equal1~0_combout  & ((\alu1|multiplier_1|register [9])))

	.dataa(vcc),
	.datab(\mux1|muxOut[9]~9_combout ),
	.datac(\alu1|multiplier_1|register [9]),
	.datad(\alu1|multiplier_1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[9]~8 .lut_mask = 16'hCCF0;
defparam \alu1|multiplier_1|register[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N3
cycloneii_lcell_ff \alu1|multiplier_1|register[8] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[8]~7_combout ),
	.sdata(\alu1|multiplier_1|register[9]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [8]));

// Location: LCCOMB_X16_Y18_N2
cycloneii_lcell_comb \alu1|multiplier_1|register[8]~7 (
// Equation(s):
// \alu1|multiplier_1|register[8]~7_combout  = (\alu1|multiplier_1|Equal1~0_combout  & ((\mux1|muxOut[8]~8_combout ))) # (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|register [8]))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(\alu1|multiplier_1|register [8]),
	.datad(\mux1|muxOut[8]~8_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[8]~7 .lut_mask = 16'hFC30;
defparam \alu1|multiplier_1|register[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N17
cycloneii_lcell_ff \alu1|multiplier_1|register[7] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[7]~6_combout ),
	.sdata(\alu1|multiplier_1|register[8]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [7]));

// Location: LCCOMB_X16_Y18_N16
cycloneii_lcell_comb \alu1|multiplier_1|register[7]~6 (
// Equation(s):
// \alu1|multiplier_1|register[7]~6_combout  = (\alu1|multiplier_1|Equal1~0_combout  & (\mux1|muxOut[7]~7_combout )) # (!\alu1|multiplier_1|Equal1~0_combout  & ((\alu1|multiplier_1|register [7])))

	.dataa(\mux1|muxOut[7]~7_combout ),
	.datab(vcc),
	.datac(\alu1|multiplier_1|register [7]),
	.datad(\alu1|multiplier_1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[7]~6 .lut_mask = 16'hAAF0;
defparam \alu1|multiplier_1|register[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N23
cycloneii_lcell_ff \alu1|multiplier_1|register[6] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[6]~5_combout ),
	.sdata(\alu1|multiplier_1|register[7]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [6]));

// Location: LCCOMB_X16_Y18_N22
cycloneii_lcell_comb \alu1|multiplier_1|register[6]~5 (
// Equation(s):
// \alu1|multiplier_1|register[6]~5_combout  = (\alu1|multiplier_1|Equal1~0_combout  & ((\mux1|muxOut[6]~6_combout ))) # (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|register [6]))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(\alu1|multiplier_1|register [6]),
	.datad(\mux1|muxOut[6]~6_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[6]~5 .lut_mask = 16'hFC30;
defparam \alu1|multiplier_1|register[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N9
cycloneii_lcell_ff \alu1|multiplier_1|register[5] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[5]~4_combout ),
	.sdata(\alu1|multiplier_1|register[6]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [5]));

// Location: LCCOMB_X16_Y18_N8
cycloneii_lcell_comb \alu1|multiplier_1|register[5]~4 (
// Equation(s):
// \alu1|multiplier_1|register[5]~4_combout  = (\alu1|multiplier_1|Equal1~0_combout  & ((\mux1|muxOut[5]~5_combout ))) # (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|register [5]))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(\alu1|multiplier_1|register [5]),
	.datad(\mux1|muxOut[5]~5_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[5]~4 .lut_mask = 16'hFC30;
defparam \alu1|multiplier_1|register[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N27
cycloneii_lcell_ff \alu1|multiplier_1|register[4] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[4]~3_combout ),
	.sdata(\alu1|multiplier_1|register[5]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [4]));

// Location: LCCOMB_X16_Y18_N26
cycloneii_lcell_comb \alu1|multiplier_1|register[4]~3 (
// Equation(s):
// \alu1|multiplier_1|register[4]~3_combout  = (\alu1|multiplier_1|Equal1~0_combout  & ((\mux1|muxOut[4]~4_combout ))) # (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|register [4]))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(\alu1|multiplier_1|register [4]),
	.datad(\mux1|muxOut[4]~4_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[4]~3 .lut_mask = 16'hFC30;
defparam \alu1|multiplier_1|register[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N29
cycloneii_lcell_ff \alu1|multiplier_1|register[3] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[3]~2_combout ),
	.sdata(\alu1|multiplier_1|register[4]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [3]));

// Location: LCCOMB_X16_Y18_N28
cycloneii_lcell_comb \alu1|multiplier_1|register[3]~2 (
// Equation(s):
// \alu1|multiplier_1|register[3]~2_combout  = (\alu1|multiplier_1|Equal1~0_combout  & ((\mux1|muxOut[3]~3_combout ))) # (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|register [3]))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(\alu1|multiplier_1|register [3]),
	.datad(\mux1|muxOut[3]~3_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[3]~2 .lut_mask = 16'hFC30;
defparam \alu1|multiplier_1|register[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y16_N3
cycloneii_lcell_ff \alu1|multiplier_1|produto[2] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[3]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [2]));

// Location: LCCOMB_X16_Y16_N2
cycloneii_lcell_comb \alu1|ULAout[2]~8 (
// Equation(s):
// \alu1|ULAout[2]~8_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & ((\alu1|Add0~9_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|multiplier_1|produto [2])))) # (!\alu1|ULAout[8]~0_combout  & (\alu1|ULAout[8]~1_combout ))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|multiplier_1|produto [2]),
	.datad(\alu1|Add0~9_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[2]~8 .lut_mask = 16'hEC64;
defparam \alu1|ULAout[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneii_lcell_comb \alu1|ULAout[2]~9 (
// Equation(s):
// \alu1|ULAout[2]~9_combout  = (\ctrR1|regOut [2] & ((\RF1|regsOutA [2] & ((\mux1|muxOut[2]~2_combout ) # (\alu1|ULAout[2]~8_combout ))) # (!\RF1|regsOutA [2] & (\mux1|muxOut[2]~2_combout  & \alu1|ULAout[2]~8_combout )))) # (!\ctrR1|regOut [2] & 
// (((\alu1|ULAout[2]~8_combout ))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\RF1|regsOutA [2]),
	.datac(\mux1|muxOut[2]~2_combout ),
	.datad(\alu1|ULAout[2]~8_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[2]~9 .lut_mask = 16'hFD80;
defparam \alu1|ULAout[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneii_lcell_comb \alu1|ULAout[2]~10 (
// Equation(s):
// \alu1|ULAout[2]~10_combout  = (!\reset~combout  & (\alu1|ULAout[2]~9_combout  & ((!\ctrR1|regOut [1]) # (!\ctrR1|regOut [2]))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\ctrR1|regOut [1]),
	.datad(\alu1|ULAout[2]~9_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[2]~10 .lut_mask = 16'h1500;
defparam \alu1|ULAout[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y16_N27
cycloneii_lcell_ff \D1|regOut[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[2]~10_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [2]));

// Location: LCFF_X16_Y14_N13
cycloneii_lcell_ff \D2|regOut[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [2]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [2]));

// Location: LCCOMB_X18_Y12_N8
cycloneii_lcell_comb \mux2|muxOut[2]~2 (
// Equation(s):
// \mux2|muxOut[2]~2_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [2])) # (!\ctrR3|regOut [4] & ((\D2|regOut [2])))

	.dataa(\ram1|ramOut [2]),
	.datab(\D2|regOut [2]),
	.datac(vcc),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[2]~2 .lut_mask = 16'hAACC;
defparam \mux2|muxOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N19
cycloneii_lcell_ff \RF1|regT7[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [2]));

// Location: LCCOMB_X23_Y11_N30
cycloneii_lcell_comb \RF1|Mux29~7 (
// Equation(s):
// \RF1|Mux29~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ((\RF1|regT5 [2]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regT4 [2]))))

	.dataa(\RF1|regT4 [2]),
	.datab(\RF1|regT5 [2]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux29~7 .lut_mask = 16'hFC0A;
defparam \RF1|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneii_lcell_comb \RF1|Mux29~8 (
// Equation(s):
// \RF1|Mux29~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux29~7_combout  & ((\RF1|regT7 [2]))) # (!\RF1|Mux29~7_combout  & (\RF1|regT6 [2])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux29~7_combout ))))

	.dataa(\RF1|regT6 [2]),
	.datab(\RF1|regT7 [2]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\RF1|Mux29~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux29~8 .lut_mask = 16'hCFA0;
defparam \RF1|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N11
cycloneii_lcell_ff \RF1|regS3[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [2]));

// Location: LCCOMB_X21_Y14_N16
cycloneii_lcell_comb \RF1|Mux29~4 (
// Equation(s):
// \RF1|Mux29~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regS2 [2]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regS0 [2] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regS2 [2]),
	.datab(\RF1|regS0 [2]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux29~4 .lut_mask = 16'hF0AC;
defparam \RF1|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneii_lcell_comb \RF1|Mux29~5 (
// Equation(s):
// \RF1|Mux29~5_combout  = (\RF1|Mux29~4_combout  & (((\RF1|regS3 [2]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\RF1|Mux29~4_combout  & (\RF1|regS1 [2] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regS1 [2]),
	.datab(\RF1|regS3 [2]),
	.datac(\RF1|Mux29~4_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux29~5 .lut_mask = 16'hCAF0;
defparam \RF1|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N29
cycloneii_lcell_ff \RF1|regT3[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[2]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [2]));

// Location: LCCOMB_X21_Y11_N14
cycloneii_lcell_comb \RF1|Mux29~2 (
// Equation(s):
// \RF1|Mux29~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regT2 [2]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regT0 [2] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regT2 [2]),
	.datab(\RF1|regT0 [2]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux29~2 .lut_mask = 16'hF0AC;
defparam \RF1|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneii_lcell_comb \RF1|Mux29~3 (
// Equation(s):
// \RF1|Mux29~3_combout  = (\RF1|Mux29~2_combout  & (((\RF1|regT3 [2]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\RF1|Mux29~2_combout  & (\RF1|regT1 [2] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regT1 [2]),
	.datab(\RF1|regT3 [2]),
	.datac(\RF1|Mux29~2_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux29~3 .lut_mask = 16'hCAF0;
defparam \RF1|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneii_lcell_comb \RF1|Mux29~6 (
// Equation(s):
// \RF1|Mux29~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ) # ((\RF1|Mux29~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & 
// (\RF1|Mux29~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux29~5_combout ),
	.datad(\RF1|Mux29~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux29~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneii_lcell_comb \RF1|Mux29~9 (
// Equation(s):
// \RF1|Mux29~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux29~6_combout  & ((\RF1|Mux29~8_combout ))) # (!\RF1|Mux29~6_combout  & (\RF1|Mux29~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & 
// (((\RF1|Mux29~6_combout ))))

	.dataa(\RF1|Mux29~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux29~8_combout ),
	.datad(\RF1|Mux29~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux29~9 .lut_mask = 16'hF388;
defparam \RF1|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N11
cycloneii_lcell_ff \RF1|regsOutA[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux29~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [2]));

// Location: LCCOMB_X21_Y17_N20
cycloneii_lcell_comb \alu1|multiplier_1|Add0~4 (
// Equation(s):
// \alu1|multiplier_1|Add0~4_combout  = ((\alu1|multiplier_1|register~39_combout  $ (\RF1|regsOutA [2] $ (!\alu1|multiplier_1|Add0~3 )))) # (GND)
// \alu1|multiplier_1|Add0~5  = CARRY((\alu1|multiplier_1|register~39_combout  & ((\RF1|regsOutA [2]) # (!\alu1|multiplier_1|Add0~3 ))) # (!\alu1|multiplier_1|register~39_combout  & (\RF1|regsOutA [2] & !\alu1|multiplier_1|Add0~3 )))

	.dataa(\alu1|multiplier_1|register~39_combout ),
	.datab(\RF1|regsOutA [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~3 ),
	.combout(\alu1|multiplier_1|Add0~4_combout ),
	.cout(\alu1|multiplier_1|Add0~5 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~4 .lut_mask = 16'h698E;
defparam \alu1|multiplier_1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cycloneii_lcell_comb \alu1|multiplier_1|register[18]~18 (
// Equation(s):
// \alu1|multiplier_1|register[18]~18_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~39_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~4_combout )))

	.dataa(\alu1|multiplier_1|register~37_combout ),
	.datab(\alu1|multiplier_1|register~39_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[18]~18 .lut_mask = 16'hDD88;
defparam \alu1|multiplier_1|register[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N25
cycloneii_lcell_ff \alu1|multiplier_1|produto[17] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[18]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [17]));

// Location: LCFF_X18_Y13_N5
cycloneii_lcell_ff \RF1|regT6[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[17]~17_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [17]));

// Location: LCFF_X16_Y9_N15
cycloneii_lcell_ff \RF1|regT2[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[17]~17_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [17]));

// Location: LCFF_X18_Y13_N17
cycloneii_lcell_ff \RF1|regS2[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[17]~17_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [17]));

// Location: LCCOMB_X18_Y13_N14
cycloneii_lcell_comb \RF1|Mux14~0 (
// Equation(s):
// \RF1|Mux14~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT2 [17]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regS2 [17] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT2 [17]),
	.datac(\RF1|regS2 [17]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux14~0 .lut_mask = 16'hAAD8;
defparam \RF1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneii_lcell_comb \RF1|Mux14~1 (
// Equation(s):
// \RF1|Mux14~1_combout  = (\RF1|Mux14~0_combout  & (((\RF1|regT6 [17]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\RF1|Mux14~0_combout  & (\RF1|regS6 [17] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS6 [17]),
	.datab(\RF1|regT6 [17]),
	.datac(\RF1|Mux14~0_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux14~1 .lut_mask = 16'hCAF0;
defparam \RF1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N15
cycloneii_lcell_ff \RF1|regT4[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[17]~17_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [17]));

// Location: LCFF_X21_Y12_N23
cycloneii_lcell_ff \RF1|regS4[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[17]~17_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [17]));

// Location: LCFF_X20_Y12_N27
cycloneii_lcell_ff \RF1|regS0[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[17]~17_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [17]));

// Location: LCCOMB_X20_Y12_N26
cycloneii_lcell_comb \RF1|Mux14~4 (
// Equation(s):
// \RF1|Mux14~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT0 [17]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regS0 [17] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regT0 [17]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regS0 [17]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux14~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneii_lcell_comb \RF1|Mux14~5 (
// Equation(s):
// \RF1|Mux14~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux14~4_combout  & (\RF1|regT4 [17])) # (!\RF1|Mux14~4_combout  & ((\RF1|regS4 [17]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux14~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|regT4 [17]),
	.datac(\RF1|regS4 [17]),
	.datad(\RF1|Mux14~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux14~5 .lut_mask = 16'hDDA0;
defparam \RF1|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N19
cycloneii_lcell_ff \RF1|regT1[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[17]~17_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [17]));

// Location: LCFF_X19_Y12_N25
cycloneii_lcell_ff \RF1|regT5[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[17]~17_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [17]));

// Location: LCFF_X19_Y9_N3
cycloneii_lcell_ff \RF1|regS5[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[17]~17_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [17]));

// Location: LCCOMB_X19_Y12_N6
cycloneii_lcell_comb \RF1|Mux14~2 (
// Equation(s):
// \RF1|Mux14~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS5 [17]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS1 [17]))))

	.dataa(\RF1|regS1 [17]),
	.datab(\RF1|regS5 [17]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux14~2 .lut_mask = 16'hFC0A;
defparam \RF1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneii_lcell_comb \RF1|Mux14~3 (
// Equation(s):
// \RF1|Mux14~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux14~2_combout  & ((\RF1|regT5 [17]))) # (!\RF1|Mux14~2_combout  & (\RF1|regT1 [17])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux14~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT1 [17]),
	.datac(\RF1|regT5 [17]),
	.datad(\RF1|Mux14~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux14~3 .lut_mask = 16'hF588;
defparam \RF1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneii_lcell_comb \RF1|Mux14~6 (
// Equation(s):
// \RF1|Mux14~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ((\RF1|Mux14~3_combout ))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|Mux14~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|Mux14~5_combout ),
	.datad(\RF1|Mux14~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux14~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneii_lcell_comb \RF1|Mux14~9 (
// Equation(s):
// \RF1|Mux14~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux14~6_combout  & (\RF1|Mux14~8_combout )) # (!\RF1|Mux14~6_combout  & ((\RF1|Mux14~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (((\RF1|Mux14~6_combout ))))

	.dataa(\RF1|Mux14~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux14~1_combout ),
	.datad(\RF1|Mux14~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux14~9 .lut_mask = 16'hBBC0;
defparam \RF1|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N19
cycloneii_lcell_ff \RF1|regsOutA[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux14~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [17]));

// Location: LCFF_X24_Y9_N11
cycloneii_lcell_ff \RF1|regT5[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[16]~16_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [16]));

// Location: LCCOMB_X25_Y9_N24
cycloneii_lcell_comb \RF1|regT4[16]~feeder (
// Equation(s):
// \RF1|regT4[16]~feeder_combout  = \mux2|muxOut[16]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[16]~16_combout ),
	.cin(gnd),
	.combout(\RF1|regT4[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT4[16]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT4[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y9_N25
cycloneii_lcell_ff \RF1|regT4[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT4[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [16]));

// Location: LCCOMB_X24_Y9_N24
cycloneii_lcell_comb \RF1|Mux47~7 (
// Equation(s):
// \RF1|Mux47~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (\RF1|regT6 [16])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regT4 [16])))))

	.dataa(\RF1|regT6 [16]),
	.datab(\RF1|regT4 [16]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux47~7 .lut_mask = 16'hFA0C;
defparam \RF1|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneii_lcell_comb \RF1|Mux47~8 (
// Equation(s):
// \RF1|Mux47~8_combout  = (\RF1|Mux47~7_combout  & ((\RF1|regT7 [16]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\RF1|Mux47~7_combout  & (((\RF1|regT5 [16] & \rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regT7 [16]),
	.datab(\RF1|regT5 [16]),
	.datac(\RF1|Mux47~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux47~8 .lut_mask = 16'hACF0;
defparam \RF1|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N29
cycloneii_lcell_ff \RF1|regS2[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[16]~16_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [16]));

// Location: LCFF_X18_Y11_N11
cycloneii_lcell_ff \RF1|regS0[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[16]~16_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [16]));

// Location: LCCOMB_X18_Y11_N10
cycloneii_lcell_comb \RF1|Mux47~4 (
// Equation(s):
// \RF1|Mux47~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regS1 [16]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regS0 [16] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regS1 [16]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS0 [16]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux47~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneii_lcell_comb \RF1|Mux47~5 (
// Equation(s):
// \RF1|Mux47~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux47~4_combout  & (\RF1|regS3 [16])) # (!\RF1|Mux47~4_combout  & ((\RF1|regS2 [16]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux47~4_combout ))))

	.dataa(\RF1|regS3 [16]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regS2 [16]),
	.datad(\RF1|Mux47~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux47~5 .lut_mask = 16'hBBC0;
defparam \RF1|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneii_lcell_comb \RF1|regS5[16]~feeder (
// Equation(s):
// \RF1|regS5[16]~feeder_combout  = \mux2|muxOut[16]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[16]~16_combout ),
	.cin(gnd),
	.combout(\RF1|regS5[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS5[16]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS5[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N3
cycloneii_lcell_ff \RF1|regS5[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS5[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [16]));

// Location: LCFF_X18_Y12_N21
cycloneii_lcell_ff \RF1|regS4[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[16]~16_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [16]));

// Location: LCCOMB_X18_Y12_N20
cycloneii_lcell_comb \RF1|Mux47~2 (
// Equation(s):
// \RF1|Mux47~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (\RF1|regS6 [16])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regS4 [16])))))

	.dataa(\RF1|regS6 [16]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS4 [16]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux47~2 .lut_mask = 16'hEE30;
defparam \RF1|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneii_lcell_comb \RF1|Mux47~3 (
// Equation(s):
// \RF1|Mux47~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux47~2_combout  & (\RF1|regS7 [16])) # (!\RF1|Mux47~2_combout  & ((\RF1|regS5 [16]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux47~2_combout ))))

	.dataa(\RF1|regS7 [16]),
	.datab(\RF1|regS5 [16]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\RF1|Mux47~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux47~3 .lut_mask = 16'hAFC0;
defparam \RF1|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneii_lcell_comb \RF1|Mux47~6 (
// Equation(s):
// \RF1|Mux47~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 ) # ((\RF1|Mux47~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// (\RF1|Mux47~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|Mux47~5_combout ),
	.datad(\RF1|Mux47~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux47~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N9
cycloneii_lcell_ff \RF1|regT2[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[16]~16_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [16]));

// Location: LCFF_X21_Y8_N15
cycloneii_lcell_ff \RF1|regT1[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[16]~16_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [16]));

// Location: LCCOMB_X21_Y8_N14
cycloneii_lcell_comb \RF1|Mux47~0 (
// Equation(s):
// \RF1|Mux47~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regT1 [16]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regT0 [16] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regT0 [16]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regT1 [16]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux47~0 .lut_mask = 16'hCCE2;
defparam \RF1|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneii_lcell_comb \RF1|Mux47~1 (
// Equation(s):
// \RF1|Mux47~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux47~0_combout  & (\RF1|regT3 [16])) # (!\RF1|Mux47~0_combout  & ((\RF1|regT2 [16]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux47~0_combout ))))

	.dataa(\RF1|regT3 [16]),
	.datab(\RF1|regT2 [16]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux47~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux47~1 .lut_mask = 16'hAFC0;
defparam \RF1|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneii_lcell_comb \RF1|Mux47~9 (
// Equation(s):
// \RF1|Mux47~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux47~6_combout  & (\RF1|Mux47~8_combout )) # (!\RF1|Mux47~6_combout  & ((\RF1|Mux47~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// (((\RF1|Mux47~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|Mux47~8_combout ),
	.datac(\RF1|Mux47~6_combout ),
	.datad(\RF1|Mux47~1_combout ),
	.cin(gnd),
	.combout(\RF1|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux47~9 .lut_mask = 16'hDAD0;
defparam \RF1|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N27
cycloneii_lcell_ff \RF1|regsOutB[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux47~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [16]));

// Location: LCCOMB_X19_Y16_N8
cycloneii_lcell_comb \mux1|muxOut[16]~16 (
// Equation(s):
// \mux1|muxOut[16]~16_combout  = (\RF1|regsOutB [16] & !\ctrR1|regOut [5])

	.dataa(vcc),
	.datab(\RF1|regsOutB [16]),
	.datac(vcc),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[16]~16 .lut_mask = 16'h00CC;
defparam \mux1|muxOut[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N7
cycloneii_lcell_ff \alu1|multiplier_1|produto[16] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[17]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [16]));

// Location: LCCOMB_X16_Y14_N18
cycloneii_lcell_comb \alu1|Add0~51 (
// Equation(s):
// \alu1|Add0~51_combout  = (\alu1|Add0~50_combout  & ((\RF1|regsOutA [16] & (\alu1|Add0~49  & VCC)) # (!\RF1|regsOutA [16] & (!\alu1|Add0~49 )))) # (!\alu1|Add0~50_combout  & ((\RF1|regsOutA [16] & (!\alu1|Add0~49 )) # (!\RF1|regsOutA [16] & ((\alu1|Add0~49 
// ) # (GND)))))
// \alu1|Add0~52  = CARRY((\alu1|Add0~50_combout  & (!\RF1|regsOutA [16] & !\alu1|Add0~49 )) # (!\alu1|Add0~50_combout  & ((!\alu1|Add0~49 ) # (!\RF1|regsOutA [16]))))

	.dataa(\alu1|Add0~50_combout ),
	.datab(\RF1|regsOutA [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~49 ),
	.combout(\alu1|Add0~51_combout ),
	.cout(\alu1|Add0~52 ));
// synopsys translate_off
defparam \alu1|Add0~51 .lut_mask = 16'h9617;
defparam \alu1|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneii_lcell_comb \alu1|ULAout[16]~50 (
// Equation(s):
// \alu1|ULAout[16]~50_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~51_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & (\alu1|multiplier_1|produto [16])))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|multiplier_1|produto [16]),
	.datad(\alu1|Add0~51_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[16]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[16]~50 .lut_mask = 16'hEA62;
defparam \alu1|ULAout[16]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneii_lcell_comb \alu1|ULAout[16]~51 (
// Equation(s):
// \alu1|ULAout[16]~51_combout  = (\RF1|regsOutA [16] & ((\alu1|ULAout[16]~50_combout ) # ((\mux1|muxOut[16]~16_combout  & \ctrR1|regOut [2])))) # (!\RF1|regsOutA [16] & (\alu1|ULAout[16]~50_combout  & ((\mux1|muxOut[16]~16_combout ) # (!\ctrR1|regOut 
// [2]))))

	.dataa(\RF1|regsOutA [16]),
	.datab(\mux1|muxOut[16]~16_combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[16]~50_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[16]~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[16]~51 .lut_mask = 16'hEF80;
defparam \alu1|ULAout[16]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneii_lcell_comb \alu1|ULAout[16]~52 (
// Equation(s):
// \alu1|ULAout[16]~52_combout  = (!\reset~combout  & (\alu1|ULAout[16]~51_combout  & ((!\ctrR1|regOut [2]) # (!\ctrR1|regOut [1]))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [1]),
	.datac(\alu1|ULAout[16]~51_combout ),
	.datad(\ctrR1|regOut [2]),
	.cin(gnd),
	.combout(\alu1|ULAout[16]~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[16]~52 .lut_mask = 16'h1050;
defparam \alu1|ULAout[16]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N15
cycloneii_lcell_ff \D1|regOut[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[16]~52_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [16]));

// Location: LCCOMB_X19_Y18_N22
cycloneii_lcell_comb \D2|regOut[16]~feeder (
// Equation(s):
// \D2|regOut[16]~feeder_combout  = \D1|regOut [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\D1|regOut [16]),
	.cin(gnd),
	.combout(\D2|regOut[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D2|regOut[16]~feeder .lut_mask = 16'hFF00;
defparam \D2|regOut[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N23
cycloneii_lcell_ff \D2|regOut[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\D2|regOut[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [16]));

// Location: LCCOMB_X18_Y13_N16
cycloneii_lcell_comb \mux2|muxOut[16]~16 (
// Equation(s):
// \mux2|muxOut[16]~16_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [16])) # (!\ctrR3|regOut [4] & ((\D2|regOut [16])))

	.dataa(\ram1|ramOut [16]),
	.datab(\ctrR3|regOut [4]),
	.datac(vcc),
	.datad(\D2|regOut [16]),
	.cin(gnd),
	.combout(\mux2|muxOut[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[16]~16 .lut_mask = 16'hBB88;
defparam \mux2|muxOut[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N9
cycloneii_lcell_ff \RF1|regT7[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[16]~16_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [16]));

// Location: LCCOMB_X24_Y12_N2
cycloneii_lcell_comb \RF1|Mux15~7 (
// Equation(s):
// \RF1|Mux15~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (\RF1|regT6 [16])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regT4 [16])))))

	.dataa(\RF1|regT6 [16]),
	.datab(\RF1|regT4 [16]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux15~7 .lut_mask = 16'hFA0C;
defparam \RF1|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneii_lcell_comb \RF1|Mux15~8 (
// Equation(s):
// \RF1|Mux15~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux15~7_combout  & ((\RF1|regT7 [16]))) # (!\RF1|Mux15~7_combout  & (\RF1|regT5 [16])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux15~7_combout ))))

	.dataa(\RF1|regT5 [16]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regT7 [16]),
	.datad(\RF1|Mux15~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux15~8 .lut_mask = 16'hF388;
defparam \RF1|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneii_lcell_comb \RF1|Mux15~0 (
// Equation(s):
// \RF1|Mux15~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regT1 [16]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regT0 [16] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regT0 [16]),
	.datab(\RF1|regT1 [16]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux15~0 .lut_mask = 16'hF0CA;
defparam \RF1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneii_lcell_comb \RF1|Mux15~1 (
// Equation(s):
// \RF1|Mux15~1_combout  = (\RF1|Mux15~0_combout  & ((\RF1|regT3 [16]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\RF1|Mux15~0_combout  & (((\RF1|regT2 [16] & \rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regT3 [16]),
	.datab(\RF1|regT2 [16]),
	.datac(\RF1|Mux15~0_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux15~1 .lut_mask = 16'hACF0;
defparam \RF1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneii_lcell_comb \RF1|regS1[16]~feeder (
// Equation(s):
// \RF1|regS1[16]~feeder_combout  = \mux2|muxOut[16]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[16]~16_combout ),
	.cin(gnd),
	.combout(\RF1|regS1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS1[16]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N31
cycloneii_lcell_ff \RF1|regS1[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS1[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [16]));

// Location: LCCOMB_X19_Y11_N14
cycloneii_lcell_comb \RF1|Mux15~4 (
// Equation(s):
// \RF1|Mux15~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regS1 [16]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regS0 [16] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regS0 [16]),
	.datab(\RF1|regS1 [16]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux15~4 .lut_mask = 16'hF0CA;
defparam \RF1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneii_lcell_comb \RF1|Mux15~5 (
// Equation(s):
// \RF1|Mux15~5_combout  = (\RF1|Mux15~4_combout  & ((\RF1|regS3 [16]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\RF1|Mux15~4_combout  & (((\RF1|regS2 [16] & \rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regS3 [16]),
	.datab(\RF1|regS2 [16]),
	.datac(\RF1|Mux15~4_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux15~5 .lut_mask = 16'hACF0;
defparam \RF1|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneii_lcell_comb \RF1|Mux15~2 (
// Equation(s):
// \RF1|Mux15~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regS6 [16]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regS4 [16] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regS6 [16]),
	.datab(\RF1|regS4 [16]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux15~2 .lut_mask = 16'hF0AC;
defparam \RF1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneii_lcell_comb \RF1|Mux15~3 (
// Equation(s):
// \RF1|Mux15~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux15~2_combout  & (\RF1|regS7 [16])) # (!\RF1|Mux15~2_combout  & ((\RF1|regS5 [16]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux15~2_combout ))))

	.dataa(\RF1|regS7 [16]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regS5 [16]),
	.datad(\RF1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux15~3 .lut_mask = 16'hBBC0;
defparam \RF1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneii_lcell_comb \RF1|Mux15~6 (
// Equation(s):
// \RF1|Mux15~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux15~3_combout ))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|Mux15~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux15~5_combout ),
	.datad(\RF1|Mux15~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux15~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneii_lcell_comb \RF1|Mux15~9 (
// Equation(s):
// \RF1|Mux15~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux15~6_combout  & (\RF1|Mux15~8_combout )) # (!\RF1|Mux15~6_combout  & ((\RF1|Mux15~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & 
// (((\RF1|Mux15~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|Mux15~8_combout ),
	.datac(\RF1|Mux15~1_combout ),
	.datad(\RF1|Mux15~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux15~9 .lut_mask = 16'hDDA0;
defparam \RF1|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N31
cycloneii_lcell_ff \RF1|regsOutA[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux15~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [16]));

// Location: LCCOMB_X16_Y14_N20
cycloneii_lcell_comb \alu1|Add0~54 (
// Equation(s):
// \alu1|Add0~54_combout  = ((\alu1|Add0~53_combout  $ (\RF1|regsOutA [17] $ (!\alu1|Add0~52 )))) # (GND)
// \alu1|Add0~55  = CARRY((\alu1|Add0~53_combout  & ((\RF1|regsOutA [17]) # (!\alu1|Add0~52 ))) # (!\alu1|Add0~53_combout  & (\RF1|regsOutA [17] & !\alu1|Add0~52 )))

	.dataa(\alu1|Add0~53_combout ),
	.datab(\RF1|regsOutA [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~52 ),
	.combout(\alu1|Add0~54_combout ),
	.cout(\alu1|Add0~55 ));
// synopsys translate_off
defparam \alu1|Add0~54 .lut_mask = 16'h698E;
defparam \alu1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneii_lcell_comb \alu1|ULAout[17]~53 (
// Equation(s):
// \alu1|ULAout[17]~53_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~54_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & (\alu1|multiplier_1|produto [17])))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|multiplier_1|produto [17]),
	.datad(\alu1|Add0~54_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[17]~53 .lut_mask = 16'hEA62;
defparam \alu1|ULAout[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneii_lcell_comb \alu1|ULAout[17]~54 (
// Equation(s):
// \alu1|ULAout[17]~54_combout  = (\RF1|regsOutA [17] & ((\alu1|ULAout[17]~53_combout ) # ((\mux1|muxOut[17]~17_combout  & \ctrR1|regOut [2])))) # (!\RF1|regsOutA [17] & (\alu1|ULAout[17]~53_combout  & ((\mux1|muxOut[17]~17_combout ) # (!\ctrR1|regOut 
// [2]))))

	.dataa(\RF1|regsOutA [17]),
	.datab(\mux1|muxOut[17]~17_combout ),
	.datac(\alu1|ULAout[17]~53_combout ),
	.datad(\ctrR1|regOut [2]),
	.cin(gnd),
	.combout(\alu1|ULAout[17]~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[17]~54 .lut_mask = 16'hE8F0;
defparam \alu1|ULAout[17]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneii_lcell_comb \alu1|ULAout[17]~55 (
// Equation(s):
// \alu1|ULAout[17]~55_combout  = (!\reset~combout  & (\alu1|ULAout[17]~54_combout  & ((!\ctrR1|regOut [2]) # (!\ctrR1|regOut [1]))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [1]),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[17]~54_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[17]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[17]~55 .lut_mask = 16'h1500;
defparam \alu1|ULAout[17]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N9
cycloneii_lcell_ff \D1|regOut[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[17]~55_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [17]));

// Location: LCFF_X19_Y18_N25
cycloneii_lcell_ff \D2|regOut[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [17]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [17]));

// Location: LCCOMB_X19_Y18_N24
cycloneii_lcell_comb \mux2|muxOut[17]~17 (
// Equation(s):
// \mux2|muxOut[17]~17_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [17])) # (!\ctrR3|regOut [4] & ((\D2|regOut [17])))

	.dataa(\ram1|ramOut [17]),
	.datab(\ctrR3|regOut [4]),
	.datac(\D2|regOut [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\mux2|muxOut[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[17]~17 .lut_mask = 16'hB8B8;
defparam \mux2|muxOut[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneii_lcell_comb \RF1|regT7[17]~feeder (
// Equation(s):
// \RF1|regT7[17]~feeder_combout  = \mux2|muxOut[17]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[17]~17_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[17]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N31
cycloneii_lcell_ff \RF1|regT7[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [17]));

// Location: LCCOMB_X21_Y9_N0
cycloneii_lcell_comb \RF1|regS7[17]~feeder (
// Equation(s):
// \RF1|regS7[17]~feeder_combout  = \mux2|muxOut[17]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[17]~17_combout ),
	.cin(gnd),
	.combout(\RF1|regS7[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS7[17]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS7[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N1
cycloneii_lcell_ff \RF1|regS7[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS7[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [17]));

// Location: LCFF_X18_Y10_N1
cycloneii_lcell_ff \RF1|regS3[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[17]~17_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [17]));

// Location: LCCOMB_X18_Y10_N0
cycloneii_lcell_comb \RF1|Mux46~7 (
// Equation(s):
// \RF1|Mux46~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS7 [17])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS3 [17])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regS7 [17]),
	.datac(\RF1|regS3 [17]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux46~7 .lut_mask = 16'hEE50;
defparam \RF1|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneii_lcell_comb \RF1|Mux46~8 (
// Equation(s):
// \RF1|Mux46~8_combout  = (\RF1|Mux46~7_combout  & (((\RF1|regT7 [17]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\RF1|Mux46~7_combout  & (\RF1|regT3 [17] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regT3 [17]),
	.datab(\RF1|regT7 [17]),
	.datac(\RF1|Mux46~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux46~8 .lut_mask = 16'hCAF0;
defparam \RF1|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneii_lcell_comb \RF1|regS6[17]~feeder (
// Equation(s):
// \RF1|regS6[17]~feeder_combout  = \mux2|muxOut[17]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[17]~17_combout ),
	.cin(gnd),
	.combout(\RF1|regS6[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS6[17]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS6[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N5
cycloneii_lcell_ff \RF1|regS6[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS6[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [17]));

// Location: LCCOMB_X21_Y9_N14
cycloneii_lcell_comb \RF1|Mux46~0 (
// Equation(s):
// \RF1|Mux46~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|regT2 [17]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regS2 [17] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|regS2 [17]),
	.datab(\RF1|regT2 [17]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux46~0 .lut_mask = 16'hF0CA;
defparam \RF1|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneii_lcell_comb \RF1|Mux46~1 (
// Equation(s):
// \RF1|Mux46~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux46~0_combout  & (\RF1|regT6 [17])) # (!\RF1|Mux46~0_combout  & ((\RF1|regS6 [17]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux46~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regT6 [17]),
	.datac(\RF1|regS6 [17]),
	.datad(\RF1|Mux46~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux46~1 .lut_mask = 16'hDDA0;
defparam \RF1|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneii_lcell_comb \RF1|Mux46~4 (
// Equation(s):
// \RF1|Mux46~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regT0 [17]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|regS0 [17] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|regT0 [17]),
	.datab(\RF1|regS0 [17]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux46~4 .lut_mask = 16'hF0AC;
defparam \RF1|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneii_lcell_comb \RF1|Mux46~5 (
// Equation(s):
// \RF1|Mux46~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux46~4_combout  & ((\RF1|regT4 [17]))) # (!\RF1|Mux46~4_combout  & (\RF1|regS4 [17])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux46~4_combout ))))

	.dataa(\RF1|regS4 [17]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regT4 [17]),
	.datad(\RF1|Mux46~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux46~5 .lut_mask = 16'hF388;
defparam \RF1|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N15
cycloneii_lcell_ff \RF1|regS1[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[17]~17_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [17]));

// Location: LCCOMB_X18_Y10_N14
cycloneii_lcell_comb \RF1|Mux46~2 (
// Equation(s):
// \RF1|Mux46~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS5 [17])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS1 [17])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regS5 [17]),
	.datac(\RF1|regS1 [17]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux46~2 .lut_mask = 16'hEE50;
defparam \RF1|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneii_lcell_comb \RF1|Mux46~3 (
// Equation(s):
// \RF1|Mux46~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux46~2_combout  & (\RF1|regT5 [17])) # (!\RF1|Mux46~2_combout  & ((\RF1|regT1 [17]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux46~2_combout ))))

	.dataa(\RF1|regT5 [17]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regT1 [17]),
	.datad(\RF1|Mux46~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux46~3 .lut_mask = 16'hBBC0;
defparam \RF1|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneii_lcell_comb \RF1|Mux46~6 (
// Equation(s):
// \RF1|Mux46~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ) # ((\RF1|Mux46~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|Mux46~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux46~5_combout ),
	.datad(\RF1|Mux46~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux46~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneii_lcell_comb \RF1|Mux46~9 (
// Equation(s):
// \RF1|Mux46~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux46~6_combout  & (\RF1|Mux46~8_combout )) # (!\RF1|Mux46~6_combout  & ((\RF1|Mux46~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout 
//  & (((\RF1|Mux46~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|Mux46~8_combout ),
	.datac(\RF1|Mux46~1_combout ),
	.datad(\RF1|Mux46~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux46~9 .lut_mask = 16'hDDA0;
defparam \RF1|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N5
cycloneii_lcell_ff \RF1|regsOutB[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux46~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [17]));

// Location: LCCOMB_X19_Y16_N30
cycloneii_lcell_comb \mux1|muxOut[17]~17 (
// Equation(s):
// \mux1|muxOut[17]~17_combout  = (\RF1|regsOutB [17] & !\ctrR1|regOut [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF1|regsOutB [17]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[17]~17 .lut_mask = 16'h00F0;
defparam \mux1|muxOut[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N31
cycloneii_lcell_ff \alu1|oldULAb[17] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\mux1|muxOut[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [17]));

// Location: LCFF_X20_Y13_N21
cycloneii_lcell_ff \RF1|regS6[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[18]~18_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [18]));

// Location: LCFF_X18_Y12_N15
cycloneii_lcell_ff \RF1|regS4[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[18]~18_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [18]));

// Location: LCCOMB_X24_Y12_N6
cycloneii_lcell_comb \RF1|Mux13~0 (
// Equation(s):
// \RF1|Mux13~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regS5 [18]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regS4 [18] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regS5 [18]),
	.datab(\RF1|regS4 [18]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux13~0 .lut_mask = 16'hF0AC;
defparam \RF1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cycloneii_lcell_comb \RF1|Mux13~1 (
// Equation(s):
// \RF1|Mux13~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux13~0_combout  & (\RF1|regS7 [18])) # (!\RF1|Mux13~0_combout  & ((\RF1|regS6 [18]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux13~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regS7 [18]),
	.datac(\RF1|regS6 [18]),
	.datad(\RF1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux13~1 .lut_mask = 16'hDDA0;
defparam \RF1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N23
cycloneii_lcell_ff \RF1|regT3[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[18]~18_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [18]));

// Location: LCFF_X18_Y12_N1
cycloneii_lcell_ff \RF1|regT0[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[18]~18_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [18]));

// Location: LCCOMB_X18_Y12_N0
cycloneii_lcell_comb \RF1|Mux13~2 (
// Equation(s):
// \RF1|Mux13~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (\RF1|regT2 [18])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regT0 [18])))))

	.dataa(\RF1|regT2 [18]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regT0 [18]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux13~2 .lut_mask = 16'hEE30;
defparam \RF1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cycloneii_lcell_comb \RF1|Mux13~3 (
// Equation(s):
// \RF1|Mux13~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux13~2_combout  & ((\RF1|regT3 [18]))) # (!\RF1|Mux13~2_combout  & (\RF1|regT1 [18])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux13~2_combout ))))

	.dataa(\RF1|regT1 [18]),
	.datab(\RF1|regT3 [18]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\RF1|Mux13~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux13~3 .lut_mask = 16'hCFA0;
defparam \RF1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneii_lcell_comb \RF1|regS1[18]~feeder (
// Equation(s):
// \RF1|regS1[18]~feeder_combout  = \mux2|muxOut[18]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[18]~18_combout ),
	.cin(gnd),
	.combout(\RF1|regS1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS1[18]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N27
cycloneii_lcell_ff \RF1|regS1[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS1[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [18]));

// Location: LCFF_X21_Y14_N13
cycloneii_lcell_ff \RF1|regS3[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[18]~18_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [18]));

// Location: LCFF_X21_Y14_N3
cycloneii_lcell_ff \RF1|regS0[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[18]~18_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [18]));

// Location: LCCOMB_X21_Y14_N2
cycloneii_lcell_comb \RF1|Mux13~4 (
// Equation(s):
// \RF1|Mux13~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (\RF1|regS2 [18])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regS0 [18])))))

	.dataa(\RF1|regS2 [18]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regS0 [18]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux13~4 .lut_mask = 16'hEE30;
defparam \RF1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneii_lcell_comb \RF1|Mux13~5 (
// Equation(s):
// \RF1|Mux13~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux13~4_combout  & ((\RF1|regS3 [18]))) # (!\RF1|Mux13~4_combout  & (\RF1|regS1 [18])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux13~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\RF1|regS1 [18]),
	.datac(\RF1|regS3 [18]),
	.datad(\RF1|Mux13~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux13~5 .lut_mask = 16'hF588;
defparam \RF1|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneii_lcell_comb \RF1|Mux13~6 (
// Equation(s):
// \RF1|Mux13~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ) # ((\RF1|Mux13~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & 
// ((\RF1|Mux13~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux13~3_combout ),
	.datad(\RF1|Mux13~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux13~6 .lut_mask = 16'hB9A8;
defparam \RF1|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneii_lcell_comb \RF1|Mux13~9 (
// Equation(s):
// \RF1|Mux13~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux13~6_combout  & (\RF1|Mux13~8_combout )) # (!\RF1|Mux13~6_combout  & ((\RF1|Mux13~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & 
// (((\RF1|Mux13~6_combout ))))

	.dataa(\RF1|Mux13~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux13~1_combout ),
	.datad(\RF1|Mux13~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux13~9 .lut_mask = 16'hBBC0;
defparam \RF1|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N25
cycloneii_lcell_ff \RF1|regsOutA[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux13~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [18]));

// Location: LCCOMB_X21_Y17_N2
cycloneii_lcell_comb \alu1|multiplier_1|register~41 (
// Equation(s):
// \alu1|multiplier_1|register~41_combout  = (\alu1|multiplier_1|register [20] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|register [20]),
	.datab(\alu1|multiplier_1|estado [1]),
	.datac(\alu1|multiplier_1|load~regout ),
	.datad(\alu1|start~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~41 .lut_mask = 16'h888A;
defparam \alu1|multiplier_1|register~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N13
cycloneii_lcell_ff \alu1|multiplier_1|register[0] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[0]~16_combout ),
	.sdata(\alu1|multiplier_1|register[1]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [0]));

// Location: LCCOMB_X20_Y17_N12
cycloneii_lcell_comb \alu1|multiplier_1|register[0]~16 (
// Equation(s):
// \alu1|multiplier_1|register[0]~16_combout  = (\alu1|multiplier_1|Equal1~0_combout  & ((\mux1|muxOut[0]~0_combout ))) # (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|register [0]))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(\alu1|multiplier_1|register [0]),
	.datad(\mux1|muxOut[0]~0_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[0]~16 .lut_mask = 16'hFC30;
defparam \alu1|multiplier_1|register[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneii_lcell_comb \alu1|multiplier_1|register~37 (
// Equation(s):
// \alu1|multiplier_1|register~37_combout  = ((!\alu1|start~regout  & !\alu1|multiplier_1|load~regout )) # (!\alu1|multiplier_1|register[0]~16_combout )

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|load~regout ),
	.datad(\alu1|multiplier_1|register[0]~16_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~37 .lut_mask = 16'h03FF;
defparam \alu1|multiplier_1|register~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneii_lcell_comb \alu1|multiplier_1|register[20]~20 (
// Equation(s):
// \alu1|multiplier_1|register[20]~20_combout  = (\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|register~41_combout ))) # (!\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|Add0~8_combout ))

	.dataa(\alu1|multiplier_1|Add0~8_combout ),
	.datab(\alu1|multiplier_1|register~41_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|register~37_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[20]~20 .lut_mask = 16'hCCAA;
defparam \alu1|multiplier_1|register[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N1
cycloneii_lcell_ff \alu1|multiplier_1|register[19] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[19]~19_combout ),
	.sdata(\alu1|multiplier_1|register[20]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [19]));

// Location: LCCOMB_X21_Y17_N4
cycloneii_lcell_comb \alu1|multiplier_1|register~40 (
// Equation(s):
// \alu1|multiplier_1|register~40_combout  = (\alu1|multiplier_1|register [19] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(\alu1|multiplier_1|register [19]),
	.datac(\alu1|multiplier_1|estado [1]),
	.datad(\alu1|start~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~40 .lut_mask = 16'hC0C4;
defparam \alu1|multiplier_1|register~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneii_lcell_comb \alu1|multiplier_1|register[19]~19 (
// Equation(s):
// \alu1|multiplier_1|register[19]~19_combout  = (\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|register~40_combout ))) # (!\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|Add0~6_combout ))

	.dataa(\alu1|multiplier_1|Add0~6_combout ),
	.datab(\alu1|multiplier_1|register~40_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|register~37_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[19]~19 .lut_mask = 16'hCCAA;
defparam \alu1|multiplier_1|register[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N19
cycloneii_lcell_ff \alu1|multiplier_1|produto[18] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [18]));

// Location: LCCOMB_X15_Y14_N26
cycloneii_lcell_comb \alu1|Add0~56 (
// Equation(s):
// \alu1|Add0~56_combout  = \ctrR1|regOut [1] $ (((\RF1|regsOutB [18] & !\ctrR1|regOut [5])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\RF1|regsOutB [18]),
	.datac(vcc),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\alu1|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~56 .lut_mask = 16'hAA66;
defparam \alu1|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneii_lcell_comb \alu1|Add0~57 (
// Equation(s):
// \alu1|Add0~57_combout  = (\RF1|regsOutA [18] & ((\alu1|Add0~56_combout  & (\alu1|Add0~55  & VCC)) # (!\alu1|Add0~56_combout  & (!\alu1|Add0~55 )))) # (!\RF1|regsOutA [18] & ((\alu1|Add0~56_combout  & (!\alu1|Add0~55 )) # (!\alu1|Add0~56_combout  & 
// ((\alu1|Add0~55 ) # (GND)))))
// \alu1|Add0~58  = CARRY((\RF1|regsOutA [18] & (!\alu1|Add0~56_combout  & !\alu1|Add0~55 )) # (!\RF1|regsOutA [18] & ((!\alu1|Add0~55 ) # (!\alu1|Add0~56_combout ))))

	.dataa(\RF1|regsOutA [18]),
	.datab(\alu1|Add0~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~55 ),
	.combout(\alu1|Add0~57_combout ),
	.cout(\alu1|Add0~58 ));
// synopsys translate_off
defparam \alu1|Add0~57 .lut_mask = 16'h9617;
defparam \alu1|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneii_lcell_comb \alu1|ULAout[18]~56 (
// Equation(s):
// \alu1|ULAout[18]~56_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~57_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & (\alu1|multiplier_1|produto [18])))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|multiplier_1|produto [18]),
	.datad(\alu1|Add0~57_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[18]~56 .lut_mask = 16'hEA62;
defparam \alu1|ULAout[18]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneii_lcell_comb \alu1|ULAout[18]~57 (
// Equation(s):
// \alu1|ULAout[18]~57_combout  = (\mux1|muxOut[18]~18_combout  & ((\alu1|ULAout[18]~56_combout ) # ((\ctrR1|regOut [2] & \RF1|regsOutA [18])))) # (!\mux1|muxOut[18]~18_combout  & (\alu1|ULAout[18]~56_combout  & ((\RF1|regsOutA [18]) # (!\ctrR1|regOut 
// [2]))))

	.dataa(\mux1|muxOut[18]~18_combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\RF1|regsOutA [18]),
	.datad(\alu1|ULAout[18]~56_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[18]~57 .lut_mask = 16'hFB80;
defparam \alu1|ULAout[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneii_lcell_comb \alu1|ULAout[18]~58 (
// Equation(s):
// \alu1|ULAout[18]~58_combout  = (!\reset~combout  & (\alu1|ULAout[18]~57_combout  & ((!\ctrR1|regOut [2]) # (!\ctrR1|regOut [1]))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [1]),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[18]~57_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[18]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[18]~58 .lut_mask = 16'h1500;
defparam \alu1|ULAout[18]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N31
cycloneii_lcell_ff \D1|regOut[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[18]~58_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [18]));

// Location: LCFF_X19_Y18_N7
cycloneii_lcell_ff \D2|regOut[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [18]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [18]));

// Location: LCCOMB_X23_Y15_N24
cycloneii_lcell_comb \B|regOut[16]~feeder (
// Equation(s):
// \B|regOut[16]~feeder_combout  = \RF1|regsOutB [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutB [16]),
	.cin(gnd),
	.combout(\B|regOut[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[16]~feeder .lut_mask = 16'hFF00;
defparam \B|regOut[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N25
cycloneii_lcell_ff \B|regOut[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [16]));

// Location: LCCOMB_X19_Y19_N20
cycloneii_lcell_comb \B|regOut[17]~feeder (
// Equation(s):
// \B|regOut[17]~feeder_combout  = \RF1|regsOutB [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutB [17]),
	.cin(gnd),
	.combout(\B|regOut[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[17]~feeder .lut_mask = 16'hFF00;
defparam \B|regOut[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N21
cycloneii_lcell_ff \B|regOut[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [17]));

// Location: LCCOMB_X15_Y14_N0
cycloneii_lcell_comb \B|regOut[18]~feeder (
// Equation(s):
// \B|regOut[18]~feeder_combout  = \RF1|regsOutB [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutB [18]),
	.cin(gnd),
	.combout(\B|regOut[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[18]~feeder .lut_mask = 16'hFF00;
defparam \B|regOut[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N1
cycloneii_lcell_ff \B|regOut[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [18]));

// Location: LCFF_X18_Y18_N29
cycloneii_lcell_ff \alu1|multiplier_1|produto[19] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[20]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [19]));

// Location: LCCOMB_X15_Y15_N22
cycloneii_lcell_comb \alu1|Add0~59 (
// Equation(s):
// \alu1|Add0~59_combout  = \ctrR1|regOut [1] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [19])))

	.dataa(vcc),
	.datab(\ctrR1|regOut [5]),
	.datac(\RF1|regsOutB [19]),
	.datad(\ctrR1|regOut [1]),
	.cin(gnd),
	.combout(\alu1|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~59 .lut_mask = 16'hCF30;
defparam \alu1|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneii_lcell_comb \alu1|Add0~60 (
// Equation(s):
// \alu1|Add0~60_combout  = ((\RF1|regsOutA [19] $ (\alu1|Add0~59_combout  $ (!\alu1|Add0~58 )))) # (GND)
// \alu1|Add0~61  = CARRY((\RF1|regsOutA [19] & ((\alu1|Add0~59_combout ) # (!\alu1|Add0~58 ))) # (!\RF1|regsOutA [19] & (\alu1|Add0~59_combout  & !\alu1|Add0~58 )))

	.dataa(\RF1|regsOutA [19]),
	.datab(\alu1|Add0~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~58 ),
	.combout(\alu1|Add0~60_combout ),
	.cout(\alu1|Add0~61 ));
// synopsys translate_off
defparam \alu1|Add0~60 .lut_mask = 16'h698E;
defparam \alu1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneii_lcell_comb \alu1|ULAout[19]~59 (
// Equation(s):
// \alu1|ULAout[19]~59_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~60_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & (\alu1|multiplier_1|produto [19])))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|multiplier_1|produto [19]),
	.datad(\alu1|Add0~60_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[19]~59 .lut_mask = 16'hEA62;
defparam \alu1|ULAout[19]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N15
cycloneii_lcell_ff \RF1|regS1[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[19]~19_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [19]));

// Location: LCCOMB_X24_Y10_N14
cycloneii_lcell_comb \RF1|Mux12~0 (
// Equation(s):
// \RF1|Mux12~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regT1 [19])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regS1 [19])))))

	.dataa(\RF1|regT1 [19]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regS1 [19]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux12~0 .lut_mask = 16'hEE30;
defparam \RF1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneii_lcell_comb \RF1|Mux12~1 (
// Equation(s):
// \RF1|Mux12~1_combout  = (\RF1|Mux12~0_combout  & (((\RF1|regT5 [19]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\RF1|Mux12~0_combout  & (\RF1|regS5 [19] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS5 [19]),
	.datab(\RF1|regT5 [19]),
	.datac(\RF1|Mux12~0_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux12~1 .lut_mask = 16'hCAF0;
defparam \RF1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N25
cycloneii_lcell_ff \RF1|regT0[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[19]~19_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [19]));

// Location: LCFF_X21_Y12_N19
cycloneii_lcell_ff \RF1|regT4[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[19]~19_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [19]));

// Location: LCFF_X21_Y12_N1
cycloneii_lcell_ff \RF1|regS4[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[19]~19_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [19]));

// Location: LCCOMB_X21_Y12_N0
cycloneii_lcell_comb \RF1|Mux12~4 (
// Equation(s):
// \RF1|Mux12~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS4 [19]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS0 [19]))))

	.dataa(\RF1|regS0 [19]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regS4 [19]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux12~4 .lut_mask = 16'hFC22;
defparam \RF1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneii_lcell_comb \RF1|Mux12~5 (
// Equation(s):
// \RF1|Mux12~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux12~4_combout  & ((\RF1|regT4 [19]))) # (!\RF1|Mux12~4_combout  & (\RF1|regT0 [19])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux12~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT0 [19]),
	.datac(\RF1|regT4 [19]),
	.datad(\RF1|Mux12~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux12~5 .lut_mask = 16'hF588;
defparam \RF1|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N19
cycloneii_lcell_ff \RF1|regT2[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[19]~19_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [19]));

// Location: LCFF_X19_Y14_N1
cycloneii_lcell_ff \RF1|regT6[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[19]~19_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [19]));

// Location: LCFF_X18_Y14_N29
cycloneii_lcell_ff \RF1|regS6[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[19]~19_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [19]));

// Location: LCCOMB_X18_Y14_N10
cycloneii_lcell_comb \RF1|Mux12~2 (
// Equation(s):
// \RF1|Mux12~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS6 [19]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS2 [19] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS2 [19]),
	.datab(\RF1|regS6 [19]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux12~2 .lut_mask = 16'hF0CA;
defparam \RF1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneii_lcell_comb \RF1|Mux12~3 (
// Equation(s):
// \RF1|Mux12~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux12~2_combout  & ((\RF1|regT6 [19]))) # (!\RF1|Mux12~2_combout  & (\RF1|regT2 [19])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux12~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT2 [19]),
	.datac(\RF1|regT6 [19]),
	.datad(\RF1|Mux12~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux12~3 .lut_mask = 16'hF588;
defparam \RF1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneii_lcell_comb \RF1|Mux12~6 (
// Equation(s):
// \RF1|Mux12~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\rom1|rom_rtl_0|auto_generated|ram_block1a17 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// ((\RF1|Mux12~3_combout ))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|Mux12~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux12~5_combout ),
	.datad(\RF1|Mux12~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux12~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneii_lcell_comb \RF1|Mux12~9 (
// Equation(s):
// \RF1|Mux12~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux12~6_combout  & (\RF1|Mux12~8_combout )) # (!\RF1|Mux12~6_combout  & ((\RF1|Mux12~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout 
//  & (((\RF1|Mux12~6_combout ))))

	.dataa(\RF1|Mux12~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|Mux12~1_combout ),
	.datad(\RF1|Mux12~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux12~9 .lut_mask = 16'hBBC0;
defparam \RF1|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N19
cycloneii_lcell_ff \RF1|regsOutA[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux12~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [19]));

// Location: LCCOMB_X18_Y18_N2
cycloneii_lcell_comb \alu1|ULAout[19]~60 (
// Equation(s):
// \alu1|ULAout[19]~60_combout  = (!\ctrR1|regOut [1] & ((\mux1|muxOut[19]~19_combout  & ((\RF1|regsOutA [19]) # (\alu1|ULAout[19]~59_combout ))) # (!\mux1|muxOut[19]~19_combout  & (\RF1|regsOutA [19] & \alu1|ULAout[19]~59_combout ))))

	.dataa(\mux1|muxOut[19]~19_combout ),
	.datab(\ctrR1|regOut [1]),
	.datac(\RF1|regsOutA [19]),
	.datad(\alu1|ULAout[19]~59_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[19]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[19]~60 .lut_mask = 16'h3220;
defparam \alu1|ULAout[19]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneii_lcell_comb \alu1|ULAout[19]~61 (
// Equation(s):
// \alu1|ULAout[19]~61_combout  = (!\reset~combout  & ((\ctrR1|regOut [2] & ((\alu1|ULAout[19]~60_combout ))) # (!\ctrR1|regOut [2] & (\alu1|ULAout[19]~59_combout ))))

	.dataa(\reset~combout ),
	.datab(\alu1|ULAout[19]~59_combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[19]~60_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[19]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[19]~61 .lut_mask = 16'h5404;
defparam \alu1|ULAout[19]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N5
cycloneii_lcell_ff \D1|regOut[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[19]~61_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [19]));

// Location: LCFF_X19_Y18_N13
cycloneii_lcell_ff \D2|regOut[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [19]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [19]));

// Location: LCCOMB_X19_Y19_N12
cycloneii_lcell_comb \ram1|ram~20feeder (
// Equation(s):
// \ram1|ram~20feeder_combout  = \B|regOut [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [19]),
	.cin(gnd),
	.combout(\ram1|ram~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~20feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N13
cycloneii_lcell_ff \ram1|ram~20 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~20feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~20_regout ));

// Location: LCCOMB_X18_Y19_N18
cycloneii_lcell_comb \ram1|ramOut[19]~19 (
// Equation(s):
// \ram1|ramOut[19]~19_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a19 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~20_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~20_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\ram1|ramOut[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[19]~19 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[59]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[59]~feeder_combout  = \B|regOut [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [19]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[59]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N15
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[59] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[59]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [59]));

// Location: LCFF_X18_Y19_N19
cycloneii_lcell_ff \ram1|ramOut[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[19]~19_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [59]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [19]));

// Location: LCCOMB_X19_Y18_N12
cycloneii_lcell_comb \mux2|muxOut[19]~19 (
// Equation(s):
// \mux2|muxOut[19]~19_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [19]))) # (!\ctrR3|regOut [4] & (\D2|regOut [19]))

	.dataa(vcc),
	.datab(\ctrR3|regOut [4]),
	.datac(\D2|regOut [19]),
	.datad(\ram1|ramOut [19]),
	.cin(gnd),
	.combout(\mux2|muxOut[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[19]~19 .lut_mask = 16'hFC30;
defparam \mux2|muxOut[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneii_lcell_comb \RF1|regT5[19]~feeder (
// Equation(s):
// \RF1|regT5[19]~feeder_combout  = \mux2|muxOut[19]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[19]~19_combout ),
	.cin(gnd),
	.combout(\RF1|regT5[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT5[19]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT5[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N25
cycloneii_lcell_ff \RF1|regT5[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT5[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [19]));

// Location: LCFF_X22_Y10_N19
cycloneii_lcell_ff \RF1|regS5[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[19]~19_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [19]));

// Location: LCCOMB_X22_Y10_N18
cycloneii_lcell_comb \RF1|Mux44~1 (
// Equation(s):
// \RF1|Mux44~1_combout  = (\RF1|Mux44~0_combout  & ((\RF1|regT5 [19]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\RF1|Mux44~0_combout  & (((\RF1|regS5 [19] & \rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|Mux44~0_combout ),
	.datab(\RF1|regT5 [19]),
	.datac(\RF1|regS5 [19]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux44~1 .lut_mask = 16'hD8AA;
defparam \RF1|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N19
cycloneii_lcell_ff \RF1|regS0[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[19]~19_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [19]));

// Location: LCCOMB_X20_Y12_N18
cycloneii_lcell_comb \RF1|Mux44~4 (
// Equation(s):
// \RF1|Mux44~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS4 [19])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS0 [19])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regS4 [19]),
	.datac(\RF1|regS0 [19]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux44~4 .lut_mask = 16'hEE50;
defparam \RF1|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
cycloneii_lcell_comb \RF1|Mux44~5 (
// Equation(s):
// \RF1|Mux44~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux44~4_combout  & (\RF1|regT4 [19])) # (!\RF1|Mux44~4_combout  & ((\RF1|regT0 [19]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux44~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT4 [19]),
	.datac(\RF1|regT0 [19]),
	.datad(\RF1|Mux44~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux44~5 .lut_mask = 16'hDDA0;
defparam \RF1|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N3
cycloneii_lcell_ff \RF1|regS2[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[19]~19_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [19]));

// Location: LCCOMB_X18_Y14_N28
cycloneii_lcell_comb \RF1|Mux44~2 (
// Equation(s):
// \RF1|Mux44~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS6 [19]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS2 [19] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regS2 [19]),
	.datac(\RF1|regS6 [19]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux44~2 .lut_mask = 16'hAAE4;
defparam \RF1|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneii_lcell_comb \RF1|Mux44~3 (
// Equation(s):
// \RF1|Mux44~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux44~2_combout  & (\RF1|regT6 [19])) # (!\RF1|Mux44~2_combout  & ((\RF1|regT2 [19]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux44~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT6 [19]),
	.datac(\RF1|regT2 [19]),
	.datad(\RF1|Mux44~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux44~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneii_lcell_comb \RF1|Mux44~6 (
// Equation(s):
// \RF1|Mux44~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// ((\RF1|Mux44~3_combout ))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|Mux44~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|Mux44~5_combout ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux44~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux44~6 .lut_mask = 16'hF4A4;
defparam \RF1|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneii_lcell_comb \RF1|regS7[19]~feeder (
// Equation(s):
// \RF1|regS7[19]~feeder_combout  = \mux2|muxOut[19]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[19]~19_combout ),
	.cin(gnd),
	.combout(\RF1|regS7[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS7[19]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS7[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N15
cycloneii_lcell_ff \RF1|regS7[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS7[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [19]));

// Location: LCFF_X24_Y10_N1
cycloneii_lcell_ff \RF1|regS3[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[19]~19_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [19]));

// Location: LCFF_X20_Y13_N31
cycloneii_lcell_ff \RF1|regT3[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[19]~19_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [19]));

// Location: LCCOMB_X21_Y15_N24
cycloneii_lcell_comb \RF1|Mux44~7 (
// Equation(s):
// \RF1|Mux44~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regT3 [19]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regS3 [19]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regS3 [19]),
	.datac(\RF1|regT3 [19]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux44~7 .lut_mask = 16'hFA44;
defparam \RF1|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneii_lcell_comb \RF1|Mux44~8 (
// Equation(s):
// \RF1|Mux44~8_combout  = (\RF1|Mux44~7_combout  & ((\RF1|regT7 [19]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\RF1|Mux44~7_combout  & (((\RF1|regS7 [19] & \rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|regT7 [19]),
	.datab(\RF1|regS7 [19]),
	.datac(\RF1|Mux44~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux44~8 .lut_mask = 16'hACF0;
defparam \RF1|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneii_lcell_comb \RF1|Mux44~9 (
// Equation(s):
// \RF1|Mux44~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux44~6_combout  & ((\RF1|Mux44~8_combout ))) # (!\RF1|Mux44~6_combout  & (\RF1|Mux44~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (((\RF1|Mux44~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|Mux44~1_combout ),
	.datac(\RF1|Mux44~6_combout ),
	.datad(\RF1|Mux44~8_combout ),
	.cin(gnd),
	.combout(\RF1|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux44~9 .lut_mask = 16'hF858;
defparam \RF1|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N5
cycloneii_lcell_ff \RF1|regsOutB[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux44~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [19]));

// Location: LCFF_X15_Y15_N23
cycloneii_lcell_ff \B|regOut[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [19]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [19]));

// Location: LCCOMB_X19_Y19_N4
cycloneii_lcell_comb \ram1|ram~19feeder (
// Equation(s):
// \ram1|ram~19feeder_combout  = \B|regOut [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [18]),
	.cin(gnd),
	.combout(\ram1|ram~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~19feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N5
cycloneii_lcell_ff \ram1|ram~19 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~19feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~19_regout ));

// Location: LCCOMB_X18_Y19_N22
cycloneii_lcell_comb \ram1|ramOut[18]~18 (
// Equation(s):
// \ram1|ramOut[18]~18_combout  = (\ram1|ram~0_regout  & (\ram1|ram_rtl_0|auto_generated|ram_block1a18 )) # (!\ram1|ram~0_regout  & ((\ram1|ram~19_regout )))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datac(vcc),
	.datad(\ram1|ram~19_regout ),
	.cin(gnd),
	.combout(\ram1|ramOut[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[18]~18 .lut_mask = 16'hDD88;
defparam \ram1|ramOut[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[57]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[57]~feeder_combout  = \B|regOut [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [18]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[57]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N23
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[57] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[57]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [57]));

// Location: LCFF_X18_Y19_N23
cycloneii_lcell_ff \ram1|ramOut[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[18]~18_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [57]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [18]));

// Location: LCCOMB_X19_Y18_N6
cycloneii_lcell_comb \mux2|muxOut[18]~18 (
// Equation(s):
// \mux2|muxOut[18]~18_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [18]))) # (!\ctrR3|regOut [4] & (\D2|regOut [18]))

	.dataa(vcc),
	.datab(\ctrR3|regOut [4]),
	.datac(\D2|regOut [18]),
	.datad(\ram1|ramOut [18]),
	.cin(gnd),
	.combout(\mux2|muxOut[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[18]~18 .lut_mask = 16'hFC30;
defparam \mux2|muxOut[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneii_lcell_comb \RF1|regS7[18]~feeder (
// Equation(s):
// \RF1|regS7[18]~feeder_combout  = \mux2|muxOut[18]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[18]~18_combout ),
	.cin(gnd),
	.combout(\RF1|regS7[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS7[18]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS7[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N19
cycloneii_lcell_ff \RF1|regS7[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS7[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [18]));

// Location: LCFF_X22_Y12_N19
cycloneii_lcell_ff \RF1|regS5[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[18]~18_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [18]));

// Location: LCCOMB_X20_Y13_N10
cycloneii_lcell_comb \RF1|Mux45~0 (
// Equation(s):
// \RF1|Mux45~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// ((\RF1|regS5 [18]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regS4 [18]))))

	.dataa(\RF1|regS4 [18]),
	.datab(\RF1|regS5 [18]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux45~0 .lut_mask = 16'hFC0A;
defparam \RF1|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
cycloneii_lcell_comb \RF1|Mux45~1 (
// Equation(s):
// \RF1|Mux45~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux45~0_combout  & ((\RF1|regS7 [18]))) # (!\RF1|Mux45~0_combout  & (\RF1|regS6 [18])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux45~0_combout ))))

	.dataa(\RF1|regS6 [18]),
	.datab(\RF1|regS7 [18]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux45~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux45~1 .lut_mask = 16'hCFA0;
defparam \RF1|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N5
cycloneii_lcell_ff \RF1|regS2[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[18]~18_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [18]));

// Location: LCCOMB_X18_Y11_N4
cycloneii_lcell_comb \RF1|Mux45~4 (
// Equation(s):
// \RF1|Mux45~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// ((\RF1|regS2 [18]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|regS0 [18]))))

	.dataa(\RF1|regS0 [18]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS2 [18]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux45~4 .lut_mask = 16'hFC22;
defparam \RF1|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneii_lcell_comb \RF1|Mux45~5 (
// Equation(s):
// \RF1|Mux45~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux45~4_combout  & ((\RF1|regS3 [18]))) # (!\RF1|Mux45~4_combout  & (\RF1|regS1 [18])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux45~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regS1 [18]),
	.datac(\RF1|regS3 [18]),
	.datad(\RF1|Mux45~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux45~5 .lut_mask = 16'hF588;
defparam \RF1|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N5
cycloneii_lcell_ff \RF1|regT1[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[18]~18_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [18]));

// Location: LCFF_X22_Y12_N29
cycloneii_lcell_ff \RF1|regT2[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[18]~18_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [18]));

// Location: LCCOMB_X22_Y12_N26
cycloneii_lcell_comb \RF1|Mux45~2 (
// Equation(s):
// \RF1|Mux45~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regT2 [18]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|regT0 [18] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regT0 [18]),
	.datab(\RF1|regT2 [18]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux45~2 .lut_mask = 16'hF0CA;
defparam \RF1|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneii_lcell_comb \RF1|Mux45~3 (
// Equation(s):
// \RF1|Mux45~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux45~2_combout  & (\RF1|regT3 [18])) # (!\RF1|Mux45~2_combout  & ((\RF1|regT1 [18]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux45~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT3 [18]),
	.datac(\RF1|regT1 [18]),
	.datad(\RF1|Mux45~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux45~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneii_lcell_comb \RF1|Mux45~6 (
// Equation(s):
// \RF1|Mux45~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13 ) # ((\RF1|Mux45~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & 
// (\RF1|Mux45~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|Mux45~5_combout ),
	.datad(\RF1|Mux45~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux45~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneii_lcell_comb \RF1|Mux45~9 (
// Equation(s):
// \RF1|Mux45~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux45~6_combout  & (\RF1|Mux45~8_combout )) # (!\RF1|Mux45~6_combout  & ((\RF1|Mux45~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & 
// (((\RF1|Mux45~6_combout ))))

	.dataa(\RF1|Mux45~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|Mux45~1_combout ),
	.datad(\RF1|Mux45~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux45~9 .lut_mask = 16'hBBC0;
defparam \RF1|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N7
cycloneii_lcell_ff \RF1|regsOutB[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux45~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [18]));

// Location: LCCOMB_X18_Y15_N10
cycloneii_lcell_comb \mux1|muxOut[18]~18 (
// Equation(s):
// \mux1|muxOut[18]~18_combout  = (!\ctrR1|regOut [5] & \RF1|regsOutB [18])

	.dataa(\ctrR1|regOut [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutB [18]),
	.cin(gnd),
	.combout(\mux1|muxOut[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[18]~18 .lut_mask = 16'h5500;
defparam \mux1|muxOut[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneii_lcell_comb \alu1|oldULAb[18]~feeder (
// Equation(s):
// \alu1|oldULAb[18]~feeder_combout  = \mux1|muxOut[18]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|muxOut[18]~18_combout ),
	.cin(gnd),
	.combout(\alu1|oldULAb[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[18]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAb[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N21
cycloneii_lcell_ff \alu1|oldULAb[18] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [18]));

// Location: LCCOMB_X21_Y15_N20
cycloneii_lcell_comb \mux1|muxOut[19]~19 (
// Equation(s):
// \mux1|muxOut[19]~19_combout  = (\RF1|regsOutB [19] & !\ctrR1|regOut [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF1|regsOutB [19]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[19]~19 .lut_mask = 16'h00F0;
defparam \mux1|muxOut[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneii_lcell_comb \alu1|start~34 (
// Equation(s):
// \alu1|start~34_combout  = (\alu1|oldULAb [19] & ((\alu1|oldULAb [18] $ (\mux1|muxOut[18]~18_combout )) # (!\mux1|muxOut[19]~19_combout ))) # (!\alu1|oldULAb [19] & ((\mux1|muxOut[19]~19_combout ) # (\alu1|oldULAb [18] $ (\mux1|muxOut[18]~18_combout ))))

	.dataa(\alu1|oldULAb [19]),
	.datab(\alu1|oldULAb [18]),
	.datac(\mux1|muxOut[19]~19_combout ),
	.datad(\mux1|muxOut[18]~18_combout ),
	.cin(gnd),
	.combout(\alu1|start~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~34 .lut_mask = 16'h7BDE;
defparam \alu1|start~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N23
cycloneii_lcell_ff \alu1|oldULAb[16] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|muxOut[16]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [16]));

// Location: LCCOMB_X19_Y15_N28
cycloneii_lcell_comb \alu1|multiplier_1|done~0 (
// Equation(s):
// \alu1|multiplier_1|done~0_combout  = (\alu1|multiplier_1|Equal4~7_combout ) # ((\alu1|multiplier_1|Equal4~8_combout ) # ((\alu1|multiplier_1|Equal4~5_combout ) # (\alu1|multiplier_1|Equal4~6_combout )))

	.dataa(\alu1|multiplier_1|Equal4~7_combout ),
	.datab(\alu1|multiplier_1|Equal4~8_combout ),
	.datac(\alu1|multiplier_1|Equal4~5_combout ),
	.datad(\alu1|multiplier_1|Equal4~6_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|done~0 .lut_mask = 16'hFFFE;
defparam \alu1|multiplier_1|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneii_lcell_comb \alu1|multiplier_1|done~1 (
// Equation(s):
// \alu1|multiplier_1|done~1_combout  = (\alu1|multiplier_1|Equal1~1_combout  & (!\alu1|multiplier_1|Equal4~4_combout  & ((!\alu1|multiplier_1|done~0_combout )))) # (!\alu1|multiplier_1|Equal1~1_combout  & (((\alu1|multiplier_1|done~regout ))))

	.dataa(\alu1|multiplier_1|Equal4~4_combout ),
	.datab(\alu1|multiplier_1|Equal1~1_combout ),
	.datac(\alu1|multiplier_1|done~regout ),
	.datad(\alu1|multiplier_1|done~0_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|done~1 .lut_mask = 16'h3074;
defparam \alu1|multiplier_1|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N7
cycloneii_lcell_ff \alu1|multiplier_1|done (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|done~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|done~regout ));

// Location: LCCOMB_X19_Y16_N22
cycloneii_lcell_comb \alu1|start~33 (
// Equation(s):
// \alu1|start~33_combout  = (\alu1|oldULAb [16] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [16])))) # (!\alu1|multiplier_1|done~regout )

	.dataa(\ctrR1|regOut [5]),
	.datab(\RF1|regsOutB [16]),
	.datac(\alu1|oldULAb [16]),
	.datad(\alu1|multiplier_1|done~regout ),
	.cin(gnd),
	.combout(\alu1|start~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~33 .lut_mask = 16'hB4FF;
defparam \alu1|start~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneii_lcell_comb \alu1|start~35 (
// Equation(s):
// \alu1|start~35_combout  = (\alu1|start~34_combout ) # ((\alu1|start~33_combout ) # (\mux1|muxOut[17]~17_combout  $ (\alu1|oldULAb [17])))

	.dataa(\mux1|muxOut[17]~17_combout ),
	.datab(\alu1|oldULAb [17]),
	.datac(\alu1|start~34_combout ),
	.datad(\alu1|start~33_combout ),
	.cin(gnd),
	.combout(\alu1|start~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~35 .lut_mask = 16'hFFF6;
defparam \alu1|start~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneii_lcell_comb \alu1|multiplier_1|Add0~10 (
// Equation(s):
// \alu1|multiplier_1|Add0~10_combout  = (\alu1|multiplier_1|register~42_combout  & ((\RF1|regsOutA [5] & (\alu1|multiplier_1|Add0~9  & VCC)) # (!\RF1|regsOutA [5] & (!\alu1|multiplier_1|Add0~9 )))) # (!\alu1|multiplier_1|register~42_combout  & 
// ((\RF1|regsOutA [5] & (!\alu1|multiplier_1|Add0~9 )) # (!\RF1|regsOutA [5] & ((\alu1|multiplier_1|Add0~9 ) # (GND)))))
// \alu1|multiplier_1|Add0~11  = CARRY((\alu1|multiplier_1|register~42_combout  & (!\RF1|regsOutA [5] & !\alu1|multiplier_1|Add0~9 )) # (!\alu1|multiplier_1|register~42_combout  & ((!\alu1|multiplier_1|Add0~9 ) # (!\RF1|regsOutA [5]))))

	.dataa(\alu1|multiplier_1|register~42_combout ),
	.datab(\RF1|regsOutA [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~9 ),
	.combout(\alu1|multiplier_1|Add0~10_combout ),
	.cout(\alu1|multiplier_1|Add0~11 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~10 .lut_mask = 16'h9617;
defparam \alu1|multiplier_1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneii_lcell_comb \alu1|multiplier_1|Add0~12 (
// Equation(s):
// \alu1|multiplier_1|Add0~12_combout  = ((\alu1|multiplier_1|register~43_combout  $ (\RF1|regsOutA [6] $ (!\alu1|multiplier_1|Add0~11 )))) # (GND)
// \alu1|multiplier_1|Add0~13  = CARRY((\alu1|multiplier_1|register~43_combout  & ((\RF1|regsOutA [6]) # (!\alu1|multiplier_1|Add0~11 ))) # (!\alu1|multiplier_1|register~43_combout  & (\RF1|regsOutA [6] & !\alu1|multiplier_1|Add0~11 )))

	.dataa(\alu1|multiplier_1|register~43_combout ),
	.datab(\RF1|regsOutA [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~11 ),
	.combout(\alu1|multiplier_1|Add0~12_combout ),
	.cout(\alu1|multiplier_1|Add0~13 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~12 .lut_mask = 16'h698E;
defparam \alu1|multiplier_1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneii_lcell_comb \alu1|multiplier_1|register[22]~22 (
// Equation(s):
// \alu1|multiplier_1|register[22]~22_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~43_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~12_combout )))

	.dataa(\alu1|multiplier_1|register~43_combout ),
	.datab(\alu1|multiplier_1|Add0~12_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|register~37_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[22]~22 .lut_mask = 16'hAACC;
defparam \alu1|multiplier_1|register[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N9
cycloneii_lcell_ff \alu1|multiplier_1|produto[21] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[22]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [21]));

// Location: LCCOMB_X15_Y14_N28
cycloneii_lcell_comb \alu1|Add0~65 (
// Equation(s):
// \alu1|Add0~65_combout  = \ctrR1|regOut [1] $ (((\RF1|regsOutB [21] & !\ctrR1|regOut [5])))

	.dataa(\RF1|regsOutB [21]),
	.datab(\ctrR1|regOut [1]),
	.datac(vcc),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\alu1|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~65 .lut_mask = 16'hCC66;
defparam \alu1|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneii_lcell_comb \RF1|regT7[20]~feeder (
// Equation(s):
// \RF1|regT7[20]~feeder_combout  = \mux2|muxOut[20]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[20]~20_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[20]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N1
cycloneii_lcell_ff \RF1|regT7[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [20]));

// Location: LCCOMB_X25_Y11_N18
cycloneii_lcell_comb \RF1|regT4[20]~feeder (
// Equation(s):
// \RF1|regT4[20]~feeder_combout  = \mux2|muxOut[20]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[20]~20_combout ),
	.cin(gnd),
	.combout(\RF1|regT4[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT4[20]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT4[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N19
cycloneii_lcell_ff \RF1|regT4[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT4[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [20]));

// Location: LCCOMB_X25_Y11_N28
cycloneii_lcell_comb \RF1|Mux43~7 (
// Equation(s):
// \RF1|Mux43~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (\RF1|regT6 [20])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regT4 [20])))))

	.dataa(\RF1|regT6 [20]),
	.datab(\RF1|regT4 [20]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux43~7 .lut_mask = 16'hFA0C;
defparam \RF1|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneii_lcell_comb \RF1|Mux43~8 (
// Equation(s):
// \RF1|Mux43~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux43~7_combout  & ((\RF1|regT7 [20]))) # (!\RF1|Mux43~7_combout  & (\RF1|regT5 [20])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux43~7_combout ))))

	.dataa(\RF1|regT5 [20]),
	.datab(\RF1|regT7 [20]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\RF1|Mux43~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux43~8 .lut_mask = 16'hCFA0;
defparam \RF1|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N5
cycloneii_lcell_ff \RF1|regT1[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[20]~20_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [20]));

// Location: LCCOMB_X22_Y12_N4
cycloneii_lcell_comb \RF1|Mux43~0 (
// Equation(s):
// \RF1|Mux43~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// ((\RF1|regT1 [20]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regT0 [20]))))

	.dataa(\RF1|regT0 [20]),
	.datab(\RF1|regT1 [20]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux43~0 .lut_mask = 16'hFC0A;
defparam \RF1|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N31
cycloneii_lcell_ff \RF1|regT2[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[20]~20_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [20]));

// Location: LCCOMB_X22_Y12_N30
cycloneii_lcell_comb \RF1|Mux43~1 (
// Equation(s):
// \RF1|Mux43~1_combout  = (\RF1|Mux43~0_combout  & ((\RF1|regT3 [20]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\RF1|Mux43~0_combout  & (((\RF1|regT2 [20] & \rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regT3 [20]),
	.datab(\RF1|Mux43~0_combout ),
	.datac(\RF1|regT2 [20]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux43~1 .lut_mask = 16'hB8CC;
defparam \RF1|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N19
cycloneii_lcell_ff \RF1|regS2[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[20]~20_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [20]));

// Location: LCFF_X18_Y11_N17
cycloneii_lcell_ff \RF1|regS0[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[20]~20_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [20]));

// Location: LCCOMB_X18_Y11_N16
cycloneii_lcell_comb \RF1|Mux43~4 (
// Equation(s):
// \RF1|Mux43~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regS1 [20]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regS0 [20] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regS1 [20]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS0 [20]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux43~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneii_lcell_comb \RF1|Mux43~5 (
// Equation(s):
// \RF1|Mux43~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux43~4_combout  & (\RF1|regS3 [20])) # (!\RF1|Mux43~4_combout  & ((\RF1|regS2 [20]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux43~4_combout ))))

	.dataa(\RF1|regS3 [20]),
	.datab(\RF1|regS2 [20]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux43~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux43~5 .lut_mask = 16'hAFC0;
defparam \RF1|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneii_lcell_comb \RF1|regS7[20]~feeder (
// Equation(s):
// \RF1|regS7[20]~feeder_combout  = \mux2|muxOut[20]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[20]~20_combout ),
	.cin(gnd),
	.combout(\RF1|regS7[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS7[20]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS7[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N9
cycloneii_lcell_ff \RF1|regS7[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS7[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [20]));

// Location: LCFF_X22_Y12_N23
cycloneii_lcell_ff \RF1|regS5[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[20]~20_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [20]));

// Location: LCFF_X18_Y12_N17
cycloneii_lcell_ff \RF1|regS4[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[20]~20_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [20]));

// Location: LCCOMB_X21_Y11_N18
cycloneii_lcell_comb \RF1|Mux43~2 (
// Equation(s):
// \RF1|Mux43~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (\RF1|regS6 [20])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regS4 [20])))))

	.dataa(\RF1|regS6 [20]),
	.datab(\RF1|regS4 [20]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux43~2 .lut_mask = 16'hFA0C;
defparam \RF1|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneii_lcell_comb \RF1|Mux43~3 (
// Equation(s):
// \RF1|Mux43~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux43~2_combout  & (\RF1|regS7 [20])) # (!\RF1|Mux43~2_combout  & ((\RF1|regS5 [20]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux43~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regS7 [20]),
	.datac(\RF1|regS5 [20]),
	.datad(\RF1|Mux43~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux43~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneii_lcell_comb \RF1|Mux43~6 (
// Equation(s):
// \RF1|Mux43~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\rom1|rom_rtl_0|auto_generated|ram_block1a13 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux43~3_combout ))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|Mux43~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|Mux43~5_combout ),
	.datad(\RF1|Mux43~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux43~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneii_lcell_comb \RF1|Mux43~9 (
// Equation(s):
// \RF1|Mux43~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux43~6_combout  & (\RF1|Mux43~8_combout )) # (!\RF1|Mux43~6_combout  & ((\RF1|Mux43~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// (((\RF1|Mux43~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|Mux43~8_combout ),
	.datac(\RF1|Mux43~1_combout ),
	.datad(\RF1|Mux43~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux43~9 .lut_mask = 16'hDDA0;
defparam \RF1|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N17
cycloneii_lcell_ff \RF1|regsOutB[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux43~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [20]));

// Location: LCCOMB_X19_Y19_N2
cycloneii_lcell_comb \B|regOut[20]~feeder (
// Equation(s):
// \B|regOut[20]~feeder_combout  = \RF1|regsOutB [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutB [20]),
	.cin(gnd),
	.combout(\B|regOut[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[20]~feeder .lut_mask = 16'hFF00;
defparam \B|regOut[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N3
cycloneii_lcell_ff \B|regOut[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [20]));

// Location: LCCOMB_X19_Y19_N28
cycloneii_lcell_comb \ram1|ram~21feeder (
// Equation(s):
// \ram1|ram~21feeder_combout  = \B|regOut [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [20]),
	.cin(gnd),
	.combout(\ram1|ram~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~21feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N29
cycloneii_lcell_ff \ram1|ram~21 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~21feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~21_regout ));

// Location: LCCOMB_X13_Y15_N2
cycloneii_lcell_comb \B|regOut[21]~feeder (
// Equation(s):
// \B|regOut[21]~feeder_combout  = \RF1|regsOutB [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF1|regsOutB [21]),
	.cin(gnd),
	.combout(\B|regOut[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[21]~feeder .lut_mask = 16'hFF00;
defparam \B|regOut[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y15_N3
cycloneii_lcell_ff \B|regOut[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [21]));

// Location: LCCOMB_X19_Y17_N18
cycloneii_lcell_comb \alu1|multiplier_1|register~49 (
// Equation(s):
// \alu1|multiplier_1|register~49_combout  = (\alu1|multiplier_1|register [28] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|register [28]),
	.datab(\alu1|multiplier_1|load~regout ),
	.datac(\alu1|start~regout ),
	.datad(\alu1|multiplier_1|estado [1]),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~49 .lut_mask = 16'hAA02;
defparam \alu1|multiplier_1|register~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneii_lcell_comb \RF1|Mux21~7 (
// Equation(s):
// \RF1|Mux21~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (\RF1|regT5 [10])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regT4 [10])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regT5 [10]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\RF1|regT4 [10]),
	.cin(gnd),
	.combout(\RF1|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux21~7 .lut_mask = 16'hE5E0;
defparam \RF1|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneii_lcell_comb \RF1|Mux21~8 (
// Equation(s):
// \RF1|Mux21~8_combout  = (\RF1|Mux21~7_combout  & (((\RF1|regT7 [10]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\RF1|Mux21~7_combout  & (\RF1|regT6 [10] & (\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\RF1|regT6 [10]),
	.datab(\RF1|Mux21~7_combout ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\RF1|regT7 [10]),
	.cin(gnd),
	.combout(\RF1|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux21~8 .lut_mask = 16'hEC2C;
defparam \RF1|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N25
cycloneii_lcell_ff \RF1|regS3[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[10]~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [10]));

// Location: LCFF_X21_Y14_N27
cycloneii_lcell_ff \RF1|regS0[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[10]~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [10]));

// Location: LCCOMB_X21_Y14_N26
cycloneii_lcell_comb \RF1|Mux21~4 (
// Equation(s):
// \RF1|Mux21~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regS2 [10]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regS0 [10] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regS2 [10]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS0 [10]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux21~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneii_lcell_comb \RF1|Mux21~5 (
// Equation(s):
// \RF1|Mux21~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux21~4_combout  & ((\RF1|regS3 [10]))) # (!\RF1|Mux21~4_combout  & (\RF1|regS1 [10])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux21~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\RF1|regS1 [10]),
	.datac(\RF1|regS3 [10]),
	.datad(\RF1|Mux21~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux21~5 .lut_mask = 16'hF588;
defparam \RF1|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N23
cycloneii_lcell_ff \RF1|regT3[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[10]~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [10]));

// Location: LCFF_X21_Y11_N31
cycloneii_lcell_ff \RF1|regT2[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[10]~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [10]));

// Location: LCCOMB_X21_Y11_N30
cycloneii_lcell_comb \RF1|Mux21~2 (
// Equation(s):
// \RF1|Mux21~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regT2 [10]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|regT0 [10] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regT0 [10]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regT2 [10]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux21~2 .lut_mask = 16'hCCE2;
defparam \RF1|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneii_lcell_comb \RF1|Mux21~3 (
// Equation(s):
// \RF1|Mux21~3_combout  = (\RF1|Mux21~2_combout  & (((\RF1|regT3 [10]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\RF1|Mux21~2_combout  & (\RF1|regT1 [10] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regT1 [10]),
	.datab(\RF1|regT3 [10]),
	.datac(\RF1|Mux21~2_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux21~3 .lut_mask = 16'hCAF0;
defparam \RF1|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneii_lcell_comb \RF1|Mux21~6 (
// Equation(s):
// \RF1|Mux21~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ) # ((\RF1|Mux21~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & 
// (\RF1|Mux21~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux21~5_combout ),
	.datad(\RF1|Mux21~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux21~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneii_lcell_comb \RF1|Mux21~9 (
// Equation(s):
// \RF1|Mux21~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux21~6_combout  & ((\RF1|Mux21~8_combout ))) # (!\RF1|Mux21~6_combout  & (\RF1|Mux21~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & 
// (((\RF1|Mux21~6_combout ))))

	.dataa(\RF1|Mux21~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux21~8_combout ),
	.datad(\RF1|Mux21~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux21~9 .lut_mask = 16'hF388;
defparam \RF1|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N5
cycloneii_lcell_ff \RF1|regsOutA[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux21~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [10]));

// Location: LCFF_X24_Y14_N9
cycloneii_lcell_ff \RF1|regT3[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[7]~7_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [7]));

// Location: LCCOMB_X24_Y14_N0
cycloneii_lcell_comb \RF1|Mux24~7 (
// Equation(s):
// \RF1|Mux24~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT3 [7]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS3 [7]))))

	.dataa(\RF1|regS3 [7]),
	.datab(\RF1|regT3 [7]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux24~7 .lut_mask = 16'hFC0A;
defparam \RF1|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneii_lcell_comb \RF1|Mux24~8 (
// Equation(s):
// \RF1|Mux24~8_combout  = (\RF1|Mux24~7_combout  & (((\RF1|regT7 [7]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\RF1|Mux24~7_combout  & (\RF1|regS7 [7] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS7 [7]),
	.datab(\RF1|regT7 [7]),
	.datac(\RF1|Mux24~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux24~8 .lut_mask = 16'hCAF0;
defparam \RF1|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneii_lcell_comb \RF1|regS5[7]~feeder (
// Equation(s):
// \RF1|regS5[7]~feeder_combout  = \mux2|muxOut[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[7]~7_combout ),
	.cin(gnd),
	.combout(\RF1|regS5[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS5[7]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS5[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N3
cycloneii_lcell_ff \RF1|regS5[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS5[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [7]));

// Location: LCCOMB_X18_Y14_N2
cycloneii_lcell_comb \RF1|Mux24~0 (
// Equation(s):
// \RF1|Mux24~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regT1 [7])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regS1 [7])))))

	.dataa(\RF1|regT1 [7]),
	.datab(\RF1|regS1 [7]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux24~0 .lut_mask = 16'hFA0C;
defparam \RF1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \RF1|Mux24~1 (
// Equation(s):
// \RF1|Mux24~1_combout  = (\RF1|Mux24~0_combout  & ((\RF1|regT5 [7]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\RF1|Mux24~0_combout  & (((\RF1|regS5 [7] & \rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regT5 [7]),
	.datab(\RF1|regS5 [7]),
	.datac(\RF1|Mux24~0_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux24~1 .lut_mask = 16'hACF0;
defparam \RF1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneii_lcell_comb \RF1|Mux24~2 (
// Equation(s):
// \RF1|Mux24~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS6 [7]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS2 [7] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS6 [7]),
	.datab(\RF1|regS2 [7]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux24~2 .lut_mask = 16'hF0AC;
defparam \RF1|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneii_lcell_comb \RF1|Mux24~3 (
// Equation(s):
// \RF1|Mux24~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux24~2_combout  & ((\RF1|regT6 [7]))) # (!\RF1|Mux24~2_combout  & (\RF1|regT2 [7])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux24~2_combout ))))

	.dataa(\RF1|regT2 [7]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT6 [7]),
	.datad(\RF1|Mux24~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux24~3 .lut_mask = 16'hF388;
defparam \RF1|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N13
cycloneii_lcell_ff \RF1|regT4[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[7]~7_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [7]));

// Location: LCCOMB_X19_Y11_N26
cycloneii_lcell_comb \RF1|Mux24~4 (
// Equation(s):
// \RF1|Mux24~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS4 [7]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS0 [7] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS0 [7]),
	.datab(\RF1|regS4 [7]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux24~4 .lut_mask = 16'hF0CA;
defparam \RF1|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cycloneii_lcell_comb \RF1|Mux24~5 (
// Equation(s):
// \RF1|Mux24~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux24~4_combout  & ((\RF1|regT4 [7]))) # (!\RF1|Mux24~4_combout  & (\RF1|regT0 [7])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux24~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT0 [7]),
	.datac(\RF1|regT4 [7]),
	.datad(\RF1|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux24~5 .lut_mask = 16'hF588;
defparam \RF1|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneii_lcell_comb \RF1|Mux24~6 (
// Equation(s):
// \RF1|Mux24~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\rom1|rom_rtl_0|auto_generated|ram_block1a17 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (\RF1|Mux24~3_combout )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux24~5_combout )))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux24~3_combout ),
	.datad(\RF1|Mux24~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux24~6 .lut_mask = 16'hD9C8;
defparam \RF1|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneii_lcell_comb \RF1|Mux24~9 (
// Equation(s):
// \RF1|Mux24~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux24~6_combout  & (\RF1|Mux24~8_combout )) # (!\RF1|Mux24~6_combout  & ((\RF1|Mux24~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout 
//  & (((\RF1|Mux24~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\RF1|Mux24~8_combout ),
	.datac(\RF1|Mux24~1_combout ),
	.datad(\RF1|Mux24~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux24~9 .lut_mask = 16'hDDA0;
defparam \RF1|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N27
cycloneii_lcell_ff \RF1|regsOutA[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux24~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [7]));

// Location: LCCOMB_X21_Y17_N30
cycloneii_lcell_comb \alu1|multiplier_1|Add0~14 (
// Equation(s):
// \alu1|multiplier_1|Add0~14_combout  = (\alu1|multiplier_1|register~44_combout  & ((\RF1|regsOutA [7] & (\alu1|multiplier_1|Add0~13  & VCC)) # (!\RF1|regsOutA [7] & (!\alu1|multiplier_1|Add0~13 )))) # (!\alu1|multiplier_1|register~44_combout  & 
// ((\RF1|regsOutA [7] & (!\alu1|multiplier_1|Add0~13 )) # (!\RF1|regsOutA [7] & ((\alu1|multiplier_1|Add0~13 ) # (GND)))))
// \alu1|multiplier_1|Add0~15  = CARRY((\alu1|multiplier_1|register~44_combout  & (!\RF1|regsOutA [7] & !\alu1|multiplier_1|Add0~13 )) # (!\alu1|multiplier_1|register~44_combout  & ((!\alu1|multiplier_1|Add0~13 ) # (!\RF1|regsOutA [7]))))

	.dataa(\alu1|multiplier_1|register~44_combout ),
	.datab(\RF1|regsOutA [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~13 ),
	.combout(\alu1|multiplier_1|Add0~14_combout ),
	.cout(\alu1|multiplier_1|Add0~15 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~14 .lut_mask = 16'h9617;
defparam \alu1|multiplier_1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneii_lcell_comb \alu1|multiplier_1|Add0~16 (
// Equation(s):
// \alu1|multiplier_1|Add0~16_combout  = ((\RF1|regsOutA [8] $ (\alu1|multiplier_1|register~45_combout  $ (!\alu1|multiplier_1|Add0~15 )))) # (GND)
// \alu1|multiplier_1|Add0~17  = CARRY((\RF1|regsOutA [8] & ((\alu1|multiplier_1|register~45_combout ) # (!\alu1|multiplier_1|Add0~15 ))) # (!\RF1|regsOutA [8] & (\alu1|multiplier_1|register~45_combout  & !\alu1|multiplier_1|Add0~15 )))

	.dataa(\RF1|regsOutA [8]),
	.datab(\alu1|multiplier_1|register~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~15 ),
	.combout(\alu1|multiplier_1|Add0~16_combout ),
	.cout(\alu1|multiplier_1|Add0~17 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~16 .lut_mask = 16'h698E;
defparam \alu1|multiplier_1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneii_lcell_comb \alu1|multiplier_1|Add0~18 (
// Equation(s):
// \alu1|multiplier_1|Add0~18_combout  = (\RF1|regsOutA [9] & ((\alu1|multiplier_1|register~46_combout  & (\alu1|multiplier_1|Add0~17  & VCC)) # (!\alu1|multiplier_1|register~46_combout  & (!\alu1|multiplier_1|Add0~17 )))) # (!\RF1|regsOutA [9] & 
// ((\alu1|multiplier_1|register~46_combout  & (!\alu1|multiplier_1|Add0~17 )) # (!\alu1|multiplier_1|register~46_combout  & ((\alu1|multiplier_1|Add0~17 ) # (GND)))))
// \alu1|multiplier_1|Add0~19  = CARRY((\RF1|regsOutA [9] & (!\alu1|multiplier_1|register~46_combout  & !\alu1|multiplier_1|Add0~17 )) # (!\RF1|regsOutA [9] & ((!\alu1|multiplier_1|Add0~17 ) # (!\alu1|multiplier_1|register~46_combout ))))

	.dataa(\RF1|regsOutA [9]),
	.datab(\alu1|multiplier_1|register~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~17 ),
	.combout(\alu1|multiplier_1|Add0~18_combout ),
	.cout(\alu1|multiplier_1|Add0~19 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~18 .lut_mask = 16'h9617;
defparam \alu1|multiplier_1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneii_lcell_comb \alu1|multiplier_1|Add0~20 (
// Equation(s):
// \alu1|multiplier_1|Add0~20_combout  = ((\alu1|multiplier_1|register~47_combout  $ (\RF1|regsOutA [10] $ (!\alu1|multiplier_1|Add0~19 )))) # (GND)
// \alu1|multiplier_1|Add0~21  = CARRY((\alu1|multiplier_1|register~47_combout  & ((\RF1|regsOutA [10]) # (!\alu1|multiplier_1|Add0~19 ))) # (!\alu1|multiplier_1|register~47_combout  & (\RF1|regsOutA [10] & !\alu1|multiplier_1|Add0~19 )))

	.dataa(\alu1|multiplier_1|register~47_combout ),
	.datab(\RF1|regsOutA [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~19 ),
	.combout(\alu1|multiplier_1|Add0~20_combout ),
	.cout(\alu1|multiplier_1|Add0~21 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~20 .lut_mask = 16'h698E;
defparam \alu1|multiplier_1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneii_lcell_comb \alu1|multiplier_1|Add0~22 (
// Equation(s):
// \alu1|multiplier_1|Add0~22_combout  = (\RF1|regsOutA [11] & ((\alu1|multiplier_1|register~48_combout  & (\alu1|multiplier_1|Add0~21  & VCC)) # (!\alu1|multiplier_1|register~48_combout  & (!\alu1|multiplier_1|Add0~21 )))) # (!\RF1|regsOutA [11] & 
// ((\alu1|multiplier_1|register~48_combout  & (!\alu1|multiplier_1|Add0~21 )) # (!\alu1|multiplier_1|register~48_combout  & ((\alu1|multiplier_1|Add0~21 ) # (GND)))))
// \alu1|multiplier_1|Add0~23  = CARRY((\RF1|regsOutA [11] & (!\alu1|multiplier_1|register~48_combout  & !\alu1|multiplier_1|Add0~21 )) # (!\RF1|regsOutA [11] & ((!\alu1|multiplier_1|Add0~21 ) # (!\alu1|multiplier_1|register~48_combout ))))

	.dataa(\RF1|regsOutA [11]),
	.datab(\alu1|multiplier_1|register~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~21 ),
	.combout(\alu1|multiplier_1|Add0~22_combout ),
	.cout(\alu1|multiplier_1|Add0~23 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~22 .lut_mask = 16'h9617;
defparam \alu1|multiplier_1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneii_lcell_comb \alu1|multiplier_1|Add0~24 (
// Equation(s):
// \alu1|multiplier_1|Add0~24_combout  = ((\alu1|multiplier_1|register~49_combout  $ (\RF1|regsOutA [12] $ (!\alu1|multiplier_1|Add0~23 )))) # (GND)
// \alu1|multiplier_1|Add0~25  = CARRY((\alu1|multiplier_1|register~49_combout  & ((\RF1|regsOutA [12]) # (!\alu1|multiplier_1|Add0~23 ))) # (!\alu1|multiplier_1|register~49_combout  & (\RF1|regsOutA [12] & !\alu1|multiplier_1|Add0~23 )))

	.dataa(\alu1|multiplier_1|register~49_combout ),
	.datab(\RF1|regsOutA [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~23 ),
	.combout(\alu1|multiplier_1|Add0~24_combout ),
	.cout(\alu1|multiplier_1|Add0~25 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~24 .lut_mask = 16'h698E;
defparam \alu1|multiplier_1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneii_lcell_comb \alu1|multiplier_1|register[28]~28 (
// Equation(s):
// \alu1|multiplier_1|register[28]~28_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~49_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~24_combout )))

	.dataa(\alu1|multiplier_1|register~37_combout ),
	.datab(\alu1|multiplier_1|register~49_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add0~24_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[28]~28 .lut_mask = 16'hDD88;
defparam \alu1|multiplier_1|register[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N9
cycloneii_lcell_ff \alu1|multiplier_1|register[27] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[27]~27_combout ),
	.sdata(\alu1|multiplier_1|register[28]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [27]));

// Location: LCCOMB_X20_Y17_N22
cycloneii_lcell_comb \alu1|multiplier_1|register~48 (
// Equation(s):
// \alu1|multiplier_1|register~48_combout  = (\alu1|multiplier_1|register [27] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|estado [1]),
	.datab(\alu1|multiplier_1|register [27]),
	.datac(\alu1|multiplier_1|load~regout ),
	.datad(\alu1|start~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~48 .lut_mask = 16'h888C;
defparam \alu1|multiplier_1|register~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneii_lcell_comb \alu1|multiplier_1|register[27]~27 (
// Equation(s):
// \alu1|multiplier_1|register[27]~27_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~48_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~22_combout )))

	.dataa(\alu1|multiplier_1|register~37_combout ),
	.datab(\alu1|multiplier_1|register~48_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add0~22_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[27]~27 .lut_mask = 16'hDD88;
defparam \alu1|multiplier_1|register[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N27
cycloneii_lcell_ff \alu1|multiplier_1|register[26] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[26]~26_combout ),
	.sdata(\alu1|multiplier_1|register[27]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [26]));

// Location: LCCOMB_X19_Y16_N10
cycloneii_lcell_comb \alu1|multiplier_1|register~47 (
// Equation(s):
// \alu1|multiplier_1|register~47_combout  = (\alu1|multiplier_1|register [26] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(\alu1|multiplier_1|register [26]),
	.datac(\alu1|multiplier_1|estado [1]),
	.datad(\alu1|start~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~47 .lut_mask = 16'hC0C4;
defparam \alu1|multiplier_1|register~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneii_lcell_comb \alu1|multiplier_1|register[26]~26 (
// Equation(s):
// \alu1|multiplier_1|register[26]~26_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~47_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~20_combout )))

	.dataa(\alu1|multiplier_1|register~37_combout ),
	.datab(\alu1|multiplier_1|register~47_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add0~20_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[26]~26 .lut_mask = 16'hDD88;
defparam \alu1|multiplier_1|register[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N29
cycloneii_lcell_ff \alu1|multiplier_1|register[25] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[25]~25_combout ),
	.sdata(\alu1|multiplier_1|register[26]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [25]));

// Location: LCCOMB_X20_Y17_N20
cycloneii_lcell_comb \alu1|multiplier_1|register~46 (
// Equation(s):
// \alu1|multiplier_1|register~46_combout  = (\alu1|multiplier_1|register [25] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|estado [1]),
	.datab(\alu1|multiplier_1|register [25]),
	.datac(\alu1|multiplier_1|load~regout ),
	.datad(\alu1|start~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~46 .lut_mask = 16'h888C;
defparam \alu1|multiplier_1|register~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneii_lcell_comb \alu1|multiplier_1|register[25]~25 (
// Equation(s):
// \alu1|multiplier_1|register[25]~25_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~46_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~18_combout )))

	.dataa(\alu1|multiplier_1|register~37_combout ),
	.datab(\alu1|multiplier_1|register~46_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add0~18_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[25]~25 .lut_mask = 16'hDD88;
defparam \alu1|multiplier_1|register[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N3
cycloneii_lcell_ff \alu1|multiplier_1|register[24] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[24]~24_combout ),
	.sdata(\alu1|multiplier_1|register[25]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [24]));

// Location: LCCOMB_X20_Y19_N18
cycloneii_lcell_comb \alu1|multiplier_1|register~45 (
// Equation(s):
// \alu1|multiplier_1|register~45_combout  = (\alu1|multiplier_1|register [24] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(\alu1|multiplier_1|register [24]),
	.datac(\alu1|multiplier_1|estado [1]),
	.datad(\alu1|start~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~45 .lut_mask = 16'hC0C4;
defparam \alu1|multiplier_1|register~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneii_lcell_comb \alu1|multiplier_1|register[24]~24 (
// Equation(s):
// \alu1|multiplier_1|register[24]~24_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~45_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~16_combout )))

	.dataa(\alu1|multiplier_1|register~37_combout ),
	.datab(\alu1|multiplier_1|register~45_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add0~16_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[24]~24 .lut_mask = 16'hDD88;
defparam \alu1|multiplier_1|register[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N5
cycloneii_lcell_ff \alu1|multiplier_1|register[23] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[23]~23_combout ),
	.sdata(\alu1|multiplier_1|register[24]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [23]));

// Location: LCCOMB_X20_Y17_N30
cycloneii_lcell_comb \alu1|multiplier_1|register~44 (
// Equation(s):
// \alu1|multiplier_1|register~44_combout  = (\alu1|multiplier_1|register [23] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|estado [1]),
	.datab(\alu1|multiplier_1|load~regout ),
	.datac(\alu1|multiplier_1|register [23]),
	.datad(\alu1|start~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~44 .lut_mask = 16'hA0B0;
defparam \alu1|multiplier_1|register~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneii_lcell_comb \alu1|multiplier_1|register[23]~23 (
// Equation(s):
// \alu1|multiplier_1|register[23]~23_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~44_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~14_combout )))

	.dataa(\alu1|multiplier_1|register~37_combout ),
	.datab(\alu1|multiplier_1|register~44_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add0~14_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[23]~23 .lut_mask = 16'hDD88;
defparam \alu1|multiplier_1|register[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N19
cycloneii_lcell_ff \alu1|multiplier_1|produto[22] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[23]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [22]));

// Location: LCCOMB_X23_Y8_N4
cycloneii_lcell_comb \RF1|regS6[22]~feeder (
// Equation(s):
// \RF1|regS6[22]~feeder_combout  = \mux2|muxOut[22]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[22]~22_combout ),
	.cin(gnd),
	.combout(\RF1|regS6[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS6[22]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS6[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N5
cycloneii_lcell_ff \RF1|regS6[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS6[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [22]));

// Location: LCFF_X22_Y12_N15
cycloneii_lcell_ff \RF1|regS5[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[22]~22_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [22]));

// Location: LCCOMB_X18_Y8_N12
cycloneii_lcell_comb \RF1|Mux9~0 (
// Equation(s):
// \RF1|Mux9~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ((\RF1|regS5 [22]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regS4 [22]))))

	.dataa(\RF1|regS4 [22]),
	.datab(\RF1|regS5 [22]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux9~0 .lut_mask = 16'hFC0A;
defparam \RF1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneii_lcell_comb \RF1|Mux9~1 (
// Equation(s):
// \RF1|Mux9~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux9~0_combout  & (\RF1|regS7 [22])) # (!\RF1|Mux9~0_combout  & ((\RF1|regS6 [22]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux9~0_combout ))))

	.dataa(\RF1|regS7 [22]),
	.datab(\RF1|regS6 [22]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\RF1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux9~1 .lut_mask = 16'hAFC0;
defparam \RF1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneii_lcell_comb \RF1|regS3[22]~feeder (
// Equation(s):
// \RF1|regS3[22]~feeder_combout  = \mux2|muxOut[22]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[22]~22_combout ),
	.cin(gnd),
	.combout(\RF1|regS3[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS3[22]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS3[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N7
cycloneii_lcell_ff \RF1|regS3[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS3[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [22]));

// Location: LCFF_X18_Y11_N9
cycloneii_lcell_ff \RF1|regS0[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[22]~22_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [22]));

// Location: LCCOMB_X18_Y11_N8
cycloneii_lcell_comb \RF1|Mux9~4 (
// Equation(s):
// \RF1|Mux9~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (\RF1|regS2 [22])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regS0 [22])))))

	.dataa(\RF1|regS2 [22]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regS0 [22]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux9~4 .lut_mask = 16'hEE30;
defparam \RF1|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneii_lcell_comb \RF1|Mux9~5 (
// Equation(s):
// \RF1|Mux9~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux9~4_combout  & ((\RF1|regS3 [22]))) # (!\RF1|Mux9~4_combout  & (\RF1|regS1 [22])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux9~4_combout ))))

	.dataa(\RF1|regS1 [22]),
	.datab(\RF1|regS3 [22]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\RF1|Mux9~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux9~5 .lut_mask = 16'hCFA0;
defparam \RF1|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N29
cycloneii_lcell_ff \RF1|regT1[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[22]~22_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [22]));

// Location: LCCOMB_X20_Y13_N24
cycloneii_lcell_comb \RF1|regT3[22]~feeder (
// Equation(s):
// \RF1|regT3[22]~feeder_combout  = \mux2|muxOut[22]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[22]~22_combout ),
	.cin(gnd),
	.combout(\RF1|regT3[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT3[22]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT3[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N25
cycloneii_lcell_ff \RF1|regT3[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT3[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [22]));

// Location: LCFF_X16_Y11_N15
cycloneii_lcell_ff \RF1|regT0[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[22]~22_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [22]));

// Location: LCCOMB_X16_Y11_N14
cycloneii_lcell_comb \RF1|Mux9~2 (
// Equation(s):
// \RF1|Mux9~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regT2 [22]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regT0 [22] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regT2 [22]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regT0 [22]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux9~2 .lut_mask = 16'hCCB8;
defparam \RF1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneii_lcell_comb \RF1|Mux9~3 (
// Equation(s):
// \RF1|Mux9~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux9~2_combout  & ((\RF1|regT3 [22]))) # (!\RF1|Mux9~2_combout  & (\RF1|regT1 [22])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux9~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\RF1|regT1 [22]),
	.datac(\RF1|regT3 [22]),
	.datad(\RF1|Mux9~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux9~3 .lut_mask = 16'hF588;
defparam \RF1|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneii_lcell_comb \RF1|Mux9~6 (
// Equation(s):
// \RF1|Mux9~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ) # ((\RF1|Mux9~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & 
// (\RF1|Mux9~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux9~5_combout ),
	.datad(\RF1|Mux9~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux9~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneii_lcell_comb \RF1|Mux9~9 (
// Equation(s):
// \RF1|Mux9~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux9~6_combout  & (\RF1|Mux9~8_combout )) # (!\RF1|Mux9~6_combout  & ((\RF1|Mux9~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux9~6_combout ))))

	.dataa(\RF1|Mux9~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux9~1_combout ),
	.datad(\RF1|Mux9~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux9~9 .lut_mask = 16'hBBC0;
defparam \RF1|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N3
cycloneii_lcell_ff \RF1|regsOutA[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux9~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [22]));

// Location: LCCOMB_X16_Y14_N28
cycloneii_lcell_comb \alu1|Add0~66 (
// Equation(s):
// \alu1|Add0~66_combout  = ((\RF1|regsOutA [21] $ (\alu1|Add0~65_combout  $ (!\alu1|Add0~64 )))) # (GND)
// \alu1|Add0~67  = CARRY((\RF1|regsOutA [21] & ((\alu1|Add0~65_combout ) # (!\alu1|Add0~64 ))) # (!\RF1|regsOutA [21] & (\alu1|Add0~65_combout  & !\alu1|Add0~64 )))

	.dataa(\RF1|regsOutA [21]),
	.datab(\alu1|Add0~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~64 ),
	.combout(\alu1|Add0~66_combout ),
	.cout(\alu1|Add0~67 ));
// synopsys translate_off
defparam \alu1|Add0~66 .lut_mask = 16'h698E;
defparam \alu1|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneii_lcell_comb \alu1|Add0~69 (
// Equation(s):
// \alu1|Add0~69_combout  = (\alu1|Add0~68_combout  & ((\RF1|regsOutA [22] & (\alu1|Add0~67  & VCC)) # (!\RF1|regsOutA [22] & (!\alu1|Add0~67 )))) # (!\alu1|Add0~68_combout  & ((\RF1|regsOutA [22] & (!\alu1|Add0~67 )) # (!\RF1|regsOutA [22] & ((\alu1|Add0~67 
// ) # (GND)))))
// \alu1|Add0~70  = CARRY((\alu1|Add0~68_combout  & (!\RF1|regsOutA [22] & !\alu1|Add0~67 )) # (!\alu1|Add0~68_combout  & ((!\alu1|Add0~67 ) # (!\RF1|regsOutA [22]))))

	.dataa(\alu1|Add0~68_combout ),
	.datab(\RF1|regsOutA [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~67 ),
	.combout(\alu1|Add0~69_combout ),
	.cout(\alu1|Add0~70 ));
// synopsys translate_off
defparam \alu1|Add0~69 .lut_mask = 16'h9617;
defparam \alu1|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cycloneii_lcell_comb \alu1|ULAout[22]~68 (
// Equation(s):
// \alu1|ULAout[22]~68_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & ((\alu1|Add0~69_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|multiplier_1|produto [22])))) # (!\alu1|ULAout[8]~0_combout  & (\alu1|ULAout[8]~1_combout ))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|multiplier_1|produto [22]),
	.datad(\alu1|Add0~69_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[22]~68 .lut_mask = 16'hEC64;
defparam \alu1|ULAout[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneii_lcell_comb \mux1|muxOut[22]~22 (
// Equation(s):
// \mux1|muxOut[22]~22_combout  = (!\ctrR1|regOut [5] & \RF1|regsOutB [22])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrR1|regOut [5]),
	.datad(\RF1|regsOutB [22]),
	.cin(gnd),
	.combout(\mux1|muxOut[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[22]~22 .lut_mask = 16'h0F00;
defparam \mux1|muxOut[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneii_lcell_comb \alu1|ULAout[22]~69 (
// Equation(s):
// \alu1|ULAout[22]~69_combout  = (!\ctrR1|regOut [1] & ((\RF1|regsOutA [22] & ((\mux1|muxOut[22]~22_combout ) # (\alu1|ULAout[22]~68_combout ))) # (!\RF1|regsOutA [22] & (\mux1|muxOut[22]~22_combout  & \alu1|ULAout[22]~68_combout ))))

	.dataa(\RF1|regsOutA [22]),
	.datab(\ctrR1|regOut [1]),
	.datac(\mux1|muxOut[22]~22_combout ),
	.datad(\alu1|ULAout[22]~68_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[22]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[22]~69 .lut_mask = 16'h3220;
defparam \alu1|ULAout[22]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneii_lcell_comb \alu1|ULAout[22]~70 (
// Equation(s):
// \alu1|ULAout[22]~70_combout  = (!\reset~combout  & ((\ctrR1|regOut [2] & ((\alu1|ULAout[22]~69_combout ))) # (!\ctrR1|regOut [2] & (\alu1|ULAout[22]~68_combout ))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\alu1|ULAout[22]~68_combout ),
	.datad(\alu1|ULAout[22]~69_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[22]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[22]~70 .lut_mask = 16'h5410;
defparam \alu1|ULAout[22]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N27
cycloneii_lcell_ff \D1|regOut[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[22]~70_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [22]));

// Location: LCFF_X19_Y18_N15
cycloneii_lcell_ff \D2|regOut[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [22]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [22]));

// Location: LCCOMB_X15_Y19_N4
cycloneii_lcell_comb \ram1|ram~23feeder (
// Equation(s):
// \ram1|ram~23feeder_combout  = \B|regOut [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [22]),
	.cin(gnd),
	.combout(\ram1|ram~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~23feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N5
cycloneii_lcell_ff \ram1|ram~23 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~23feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~23_regout ));

// Location: LCFF_X20_Y14_N21
cycloneii_lcell_ff \alu1|multiplier_1|produto[23] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[24]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [23]));

// Location: LCFF_X20_Y12_N5
cycloneii_lcell_ff \RF1|regT0[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [23]));

// Location: LCFF_X21_Y12_N15
cycloneii_lcell_ff \RF1|regT4[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [23]));

// Location: LCFF_X21_Y12_N13
cycloneii_lcell_ff \RF1|regS4[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [23]));

// Location: LCCOMB_X21_Y12_N12
cycloneii_lcell_comb \RF1|Mux8~4 (
// Equation(s):
// \RF1|Mux8~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS4 [23]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS0 [23]))))

	.dataa(\RF1|regS0 [23]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regS4 [23]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux8~4 .lut_mask = 16'hFC22;
defparam \RF1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneii_lcell_comb \RF1|Mux8~5 (
// Equation(s):
// \RF1|Mux8~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux8~4_combout  & ((\RF1|regT4 [23]))) # (!\RF1|Mux8~4_combout  & (\RF1|regT0 [23])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux8~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT0 [23]),
	.datac(\RF1|regT4 [23]),
	.datad(\RF1|Mux8~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux8~5 .lut_mask = 16'hF588;
defparam \RF1|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneii_lcell_comb \RF1|Mux8~6 (
// Equation(s):
// \RF1|Mux8~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux8~3_combout ) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (((!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & \RF1|Mux8~5_combout ))))

	.dataa(\RF1|Mux8~3_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\RF1|Mux8~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux8~6 .lut_mask = 16'hCBC8;
defparam \RF1|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N23
cycloneii_lcell_ff \RF1|regT5[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [23]));

// Location: LCFF_X18_Y14_N21
cycloneii_lcell_ff \RF1|regT1[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [23]));

// Location: LCCOMB_X18_Y14_N20
cycloneii_lcell_comb \RF1|Mux8~0 (
// Equation(s):
// \RF1|Mux8~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regT1 [23]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS1 [23] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS1 [23]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT1 [23]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux8~0 .lut_mask = 16'hCCE2;
defparam \RF1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \RF1|Mux8~1 (
// Equation(s):
// \RF1|Mux8~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux8~0_combout  & ((\RF1|regT5 [23]))) # (!\RF1|Mux8~0_combout  & (\RF1|regS5 [23])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux8~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|regS5 [23]),
	.datac(\RF1|regT5 [23]),
	.datad(\RF1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux8~1 .lut_mask = 16'hF588;
defparam \RF1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneii_lcell_comb \RF1|Mux8~9 (
// Equation(s):
// \RF1|Mux8~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux8~6_combout  & (\RF1|Mux8~8_combout )) # (!\RF1|Mux8~6_combout  & ((\RF1|Mux8~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux8~6_combout ))))

	.dataa(\RF1|Mux8~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|Mux8~6_combout ),
	.datad(\RF1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\RF1|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux8~9 .lut_mask = 16'hBCB0;
defparam \RF1|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N25
cycloneii_lcell_ff \RF1|regsOutA[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux8~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [23]));

// Location: LCCOMB_X16_Y13_N0
cycloneii_lcell_comb \alu1|Add0~72 (
// Equation(s):
// \alu1|Add0~72_combout  = ((\alu1|Add0~71_combout  $ (\RF1|regsOutA [23] $ (!\alu1|Add0~70 )))) # (GND)
// \alu1|Add0~73  = CARRY((\alu1|Add0~71_combout  & ((\RF1|regsOutA [23]) # (!\alu1|Add0~70 ))) # (!\alu1|Add0~71_combout  & (\RF1|regsOutA [23] & !\alu1|Add0~70 )))

	.dataa(\alu1|Add0~71_combout ),
	.datab(\RF1|regsOutA [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~70 ),
	.combout(\alu1|Add0~72_combout ),
	.cout(\alu1|Add0~73 ));
// synopsys translate_off
defparam \alu1|Add0~72 .lut_mask = 16'h698E;
defparam \alu1|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneii_lcell_comb \alu1|ULAout[23]~71 (
// Equation(s):
// \alu1|ULAout[23]~71_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & ((\alu1|Add0~72_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|multiplier_1|produto [23])))) # (!\alu1|ULAout[8]~0_combout  & (\alu1|ULAout[8]~1_combout ))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|multiplier_1|produto [23]),
	.datad(\alu1|Add0~72_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[23]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[23]~71 .lut_mask = 16'hEC64;
defparam \alu1|ULAout[23]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cycloneii_lcell_comb \alu1|ULAout[23]~72 (
// Equation(s):
// \alu1|ULAout[23]~72_combout  = (!\ctrR1|regOut [1] & ((\mux1|muxOut[23]~23_combout  & ((\alu1|ULAout[23]~71_combout ) # (\RF1|regsOutA [23]))) # (!\mux1|muxOut[23]~23_combout  & (\alu1|ULAout[23]~71_combout  & \RF1|regsOutA [23]))))

	.dataa(\mux1|muxOut[23]~23_combout ),
	.datab(\ctrR1|regOut [1]),
	.datac(\alu1|ULAout[23]~71_combout ),
	.datad(\RF1|regsOutA [23]),
	.cin(gnd),
	.combout(\alu1|ULAout[23]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[23]~72 .lut_mask = 16'h3220;
defparam \alu1|ULAout[23]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneii_lcell_comb \alu1|ULAout[23]~73 (
// Equation(s):
// \alu1|ULAout[23]~73_combout  = (!\reset~combout  & ((\ctrR1|regOut [2] & ((\alu1|ULAout[23]~72_combout ))) # (!\ctrR1|regOut [2] & (\alu1|ULAout[23]~71_combout ))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\alu1|ULAout[23]~71_combout ),
	.datad(\alu1|ULAout[23]~72_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[23]~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[23]~73 .lut_mask = 16'h5410;
defparam \alu1|ULAout[23]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N5
cycloneii_lcell_ff \D1|regOut[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[23]~73_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [23]));

// Location: LCFF_X24_Y15_N5
cycloneii_lcell_ff \D2|regOut[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [23]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [23]));

// Location: LCFF_X19_Y19_N19
cycloneii_lcell_ff \ram1|ram~24 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~24_regout ));

// Location: M4K_X17_Y19
cycloneii_ram_block \ram1|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(!\ctrR2|regOut [3]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B|regOut [23],\B|regOut [22],\B|regOut [21],\B|regOut [20]}),
	.portaaddr({\D1|regOut [9],\D1|regOut [8],\D1|regOut [7],\D1|regOut [6],\D1|regOut [5],\D1|regOut [4],\D1|regOut [3],\D1|regOut [2],\D1|regOut [1],\D1|regOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu1|ULAout[9]~31_combout ,\alu1|ULAout[8]~28_combout ,\alu1|ULAout[7]~25_combout ,\alu1|ULAout[6]~22_combout ,\alu1|ULAout[5]~19_combout ,\alu1|ULAout[4]~16_combout ,\alu1|ULAout[3]~13_combout ,\alu1|ULAout[2]~10_combout ,\alu1|ULAout[1]~7_combout ,
\alu1|ULAout[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram1|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ALTSYNCRAM";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneii_lcell_comb \ram1|ramOut[23]~23 (
// Equation(s):
// \ram1|ramOut[23]~23_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a23 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~24_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~24_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\ram1|ramOut[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[23]~23 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N17
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[67] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [67]));

// Location: LCFF_X18_Y19_N29
cycloneii_lcell_ff \ram1|ramOut[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[23]~23_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [67]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [23]));

// Location: LCCOMB_X24_Y15_N4
cycloneii_lcell_comb \mux2|muxOut[23]~23 (
// Equation(s):
// \mux2|muxOut[23]~23_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [23]))) # (!\ctrR3|regOut [4] & (\D2|regOut [23]))

	.dataa(\ctrR3|regOut [4]),
	.datab(vcc),
	.datac(\D2|regOut [23]),
	.datad(\ram1|ramOut [23]),
	.cin(gnd),
	.combout(\mux2|muxOut[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[23]~23 .lut_mask = 16'hFA50;
defparam \mux2|muxOut[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N9
cycloneii_lcell_ff \RF1|regS5[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [23]));

// Location: LCFF_X18_Y10_N17
cycloneii_lcell_ff \RF1|regS1[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [23]));

// Location: LCCOMB_X18_Y10_N16
cycloneii_lcell_comb \RF1|Mux40~0 (
// Equation(s):
// \RF1|Mux40~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT1 [23])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS1 [23])))))

	.dataa(\RF1|regT1 [23]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS1 [23]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux40~0 .lut_mask = 16'hEE30;
defparam \RF1|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneii_lcell_comb \RF1|Mux40~1 (
// Equation(s):
// \RF1|Mux40~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux40~0_combout  & (\RF1|regT5 [23])) # (!\RF1|Mux40~0_combout  & ((\RF1|regS5 [23]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux40~0_combout ))))

	.dataa(\RF1|regT5 [23]),
	.datab(\RF1|regS5 [23]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\RF1|Mux40~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux40~1 .lut_mask = 16'hAFC0;
defparam \RF1|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N29
cycloneii_lcell_ff \RF1|regT6[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [23]));

// Location: LCFF_X19_Y14_N7
cycloneii_lcell_ff \RF1|regT2[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [23]));

// Location: LCFF_X18_Y13_N13
cycloneii_lcell_ff \RF1|regS2[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [23]));

// Location: LCFF_X18_Y14_N27
cycloneii_lcell_ff \RF1|regS6[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [23]));

// Location: LCCOMB_X18_Y14_N26
cycloneii_lcell_comb \RF1|Mux40~2 (
// Equation(s):
// \RF1|Mux40~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS6 [23]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS2 [23] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regS2 [23]),
	.datac(\RF1|regS6 [23]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux40~2 .lut_mask = 16'hAAE4;
defparam \RF1|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneii_lcell_comb \RF1|Mux40~3 (
// Equation(s):
// \RF1|Mux40~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux40~2_combout  & (\RF1|regT6 [23])) # (!\RF1|Mux40~2_combout  & ((\RF1|regT2 [23]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux40~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT6 [23]),
	.datac(\RF1|regT2 [23]),
	.datad(\RF1|Mux40~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux40~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N11
cycloneii_lcell_ff \RF1|regS0[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [23]));

// Location: LCCOMB_X20_Y12_N10
cycloneii_lcell_comb \RF1|Mux40~4 (
// Equation(s):
// \RF1|Mux40~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS4 [23])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS0 [23])))))

	.dataa(\RF1|regS4 [23]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regS0 [23]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux40~4 .lut_mask = 16'hEE30;
defparam \RF1|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N4
cycloneii_lcell_comb \RF1|Mux40~5 (
// Equation(s):
// \RF1|Mux40~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux40~4_combout  & (\RF1|regT4 [23])) # (!\RF1|Mux40~4_combout  & ((\RF1|regT0 [23]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux40~4_combout ))))

	.dataa(\RF1|regT4 [23]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regT0 [23]),
	.datad(\RF1|Mux40~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux40~5 .lut_mask = 16'hBBC0;
defparam \RF1|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneii_lcell_comb \RF1|Mux40~6 (
// Equation(s):
// \RF1|Mux40~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (\RF1|Mux40~3_combout )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux40~5_combout )))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux40~3_combout ),
	.datad(\RF1|Mux40~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux40~6 .lut_mask = 16'hD9C8;
defparam \RF1|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N17
cycloneii_lcell_ff \RF1|regS7[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [23]));

// Location: LCFF_X24_Y14_N13
cycloneii_lcell_ff \RF1|regT3[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [23]));

// Location: LCFF_X18_Y10_N19
cycloneii_lcell_ff \RF1|regS3[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[23]~23_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [23]));

// Location: LCCOMB_X18_Y10_N18
cycloneii_lcell_comb \RF1|Mux40~7 (
// Equation(s):
// \RF1|Mux40~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT3 [23])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS3 [23])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regT3 [23]),
	.datac(\RF1|regS3 [23]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux40~7 .lut_mask = 16'hEE50;
defparam \RF1|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneii_lcell_comb \RF1|Mux40~8 (
// Equation(s):
// \RF1|Mux40~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux40~7_combout  & (\RF1|regT7 [23])) # (!\RF1|Mux40~7_combout  & ((\RF1|regS7 [23]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux40~7_combout ))))

	.dataa(\RF1|regT7 [23]),
	.datab(\RF1|regS7 [23]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\RF1|Mux40~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux40~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneii_lcell_comb \RF1|Mux40~9 (
// Equation(s):
// \RF1|Mux40~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux40~6_combout  & ((\RF1|Mux40~8_combout ))) # (!\RF1|Mux40~6_combout  & (\RF1|Mux40~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (((\RF1|Mux40~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|Mux40~1_combout ),
	.datac(\RF1|Mux40~6_combout ),
	.datad(\RF1|Mux40~8_combout ),
	.cin(gnd),
	.combout(\RF1|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux40~9 .lut_mask = 16'hF858;
defparam \RF1|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N7
cycloneii_lcell_ff \RF1|regsOutB[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux40~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [23]));

// Location: LCFF_X16_Y13_N19
cycloneii_lcell_ff \B|regOut[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [23]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [23]));

// Location: LCCOMB_X18_Y19_N12
cycloneii_lcell_comb \ram1|ramOut[22]~22 (
// Equation(s):
// \ram1|ramOut[22]~22_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a22 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~23_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~23_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\ram1|ramOut[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[22]~22 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[65]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[65]~feeder_combout  = \B|regOut [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [22]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[65]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N25
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[65] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[65]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [65]));

// Location: LCFF_X18_Y19_N13
cycloneii_lcell_ff \ram1|ramOut[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[22]~22_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [65]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [22]));

// Location: LCCOMB_X19_Y18_N14
cycloneii_lcell_comb \mux2|muxOut[22]~22 (
// Equation(s):
// \mux2|muxOut[22]~22_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [22]))) # (!\ctrR3|regOut [4] & (\D2|regOut [22]))

	.dataa(vcc),
	.datab(\ctrR3|regOut [4]),
	.datac(\D2|regOut [22]),
	.datad(\ram1|ramOut [22]),
	.cin(gnd),
	.combout(\mux2|muxOut[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[22]~22 .lut_mask = 16'hFC30;
defparam \mux2|muxOut[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneii_lcell_comb \RF1|regT5[22]~feeder (
// Equation(s):
// \RF1|regT5[22]~feeder_combout  = \mux2|muxOut[22]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[22]~22_combout ),
	.cin(gnd),
	.combout(\RF1|regT5[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT5[22]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT5[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N17
cycloneii_lcell_ff \RF1|regT5[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT5[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [22]));

// Location: LCCOMB_X15_Y11_N16
cycloneii_lcell_comb \RF1|Mux41~7 (
// Equation(s):
// \RF1|Mux41~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// ((\RF1|regT5 [22]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regT4 [22]))))

	.dataa(\RF1|regT4 [22]),
	.datab(\RF1|regT5 [22]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux41~7 .lut_mask = 16'hFC0A;
defparam \RF1|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N2
cycloneii_lcell_comb \RF1|regT6[22]~feeder (
// Equation(s):
// \RF1|regT6[22]~feeder_combout  = \mux2|muxOut[22]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[22]~22_combout ),
	.cin(gnd),
	.combout(\RF1|regT6[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT6[22]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT6[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N3
cycloneii_lcell_ff \RF1|regT6[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT6[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [22]));

// Location: LCCOMB_X15_Y11_N26
cycloneii_lcell_comb \RF1|Mux41~8 (
// Equation(s):
// \RF1|Mux41~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux41~7_combout  & (\RF1|regT7 [22])) # (!\RF1|Mux41~7_combout  & ((\RF1|regT6 [22]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux41~7_combout ))))

	.dataa(\RF1|regT7 [22]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux41~7_combout ),
	.datad(\RF1|regT6 [22]),
	.cin(gnd),
	.combout(\RF1|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux41~8 .lut_mask = 16'hBCB0;
defparam \RF1|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
cycloneii_lcell_comb \RF1|Mux41~2 (
// Equation(s):
// \RF1|Mux41~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regT2 [22]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regT0 [22] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regT2 [22]),
	.datab(\RF1|regT0 [22]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux41~2 .lut_mask = 16'hF0AC;
defparam \RF1|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneii_lcell_comb \RF1|Mux41~3 (
// Equation(s):
// \RF1|Mux41~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux41~2_combout  & (\RF1|regT3 [22])) # (!\RF1|Mux41~2_combout  & ((\RF1|regT1 [22]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux41~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT3 [22]),
	.datac(\RF1|regT1 [22]),
	.datad(\RF1|Mux41~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux41~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N31
cycloneii_lcell_ff \RF1|regS1[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[22]~22_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [22]));

// Location: LCFF_X18_Y11_N3
cycloneii_lcell_ff \RF1|regS2[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[22]~22_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [22]));

// Location: LCCOMB_X18_Y11_N2
cycloneii_lcell_comb \RF1|Mux41~4 (
// Equation(s):
// \RF1|Mux41~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// ((\RF1|regS2 [22]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|regS0 [22]))))

	.dataa(\RF1|regS0 [22]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS2 [22]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux41~4 .lut_mask = 16'hFC22;
defparam \RF1|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneii_lcell_comb \RF1|Mux41~5 (
// Equation(s):
// \RF1|Mux41~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux41~4_combout  & (\RF1|regS3 [22])) # (!\RF1|Mux41~4_combout  & ((\RF1|regS1 [22]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux41~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regS3 [22]),
	.datac(\RF1|regS1 [22]),
	.datad(\RF1|Mux41~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux41~5 .lut_mask = 16'hDDA0;
defparam \RF1|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneii_lcell_comb \RF1|Mux41~6 (
// Equation(s):
// \RF1|Mux41~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13 ) # ((\RF1|Mux41~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & 
// ((\RF1|Mux41~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|Mux41~3_combout ),
	.datad(\RF1|Mux41~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux41~6 .lut_mask = 16'hB9A8;
defparam \RF1|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneii_lcell_comb \RF1|Mux41~9 (
// Equation(s):
// \RF1|Mux41~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux41~6_combout  & ((\RF1|Mux41~8_combout ))) # (!\RF1|Mux41~6_combout  & (\RF1|Mux41~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & 
// (((\RF1|Mux41~6_combout ))))

	.dataa(\RF1|Mux41~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|Mux41~8_combout ),
	.datad(\RF1|Mux41~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux41~9 .lut_mask = 16'hF388;
defparam \RF1|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N7
cycloneii_lcell_ff \RF1|regsOutB[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux41~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [22]));

// Location: LCCOMB_X18_Y19_N30
cycloneii_lcell_comb \B|regOut[22]~feeder (
// Equation(s):
// \B|regOut[22]~feeder_combout  = \RF1|regsOutB [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF1|regsOutB [22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\B|regOut[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[22]~feeder .lut_mask = 16'hF0F0;
defparam \B|regOut[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N31
cycloneii_lcell_ff \B|regOut[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [22]));

// Location: LCCOMB_X18_Y19_N26
cycloneii_lcell_comb \ram1|ramOut[20]~20 (
// Equation(s):
// \ram1|ramOut[20]~20_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (!\ram1|ram~0_regout  & (\ram1|ram~21_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~21_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\ram1|ramOut[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[20]~20 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[61]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[61]~feeder_combout  = \B|regOut [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [20]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[61]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N21
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[61] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[61]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [61]));

// Location: LCFF_X18_Y19_N27
cycloneii_lcell_ff \ram1|ramOut[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[20]~20_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [61]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [20]));

// Location: LCCOMB_X18_Y12_N6
cycloneii_lcell_comb \mux2|muxOut[20]~20 (
// Equation(s):
// \mux2|muxOut[20]~20_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [20]))) # (!\ctrR3|regOut [4] & (\D2|regOut [20]))

	.dataa(\D2|regOut [20]),
	.datab(\ram1|ramOut [20]),
	.datac(vcc),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[20]~20 .lut_mask = 16'hCCAA;
defparam \mux2|muxOut[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneii_lcell_comb \RF1|regT5[20]~feeder (
// Equation(s):
// \RF1|regT5[20]~feeder_combout  = \mux2|muxOut[20]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[20]~20_combout ),
	.cin(gnd),
	.combout(\RF1|regT5[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT5[20]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT5[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N5
cycloneii_lcell_ff \RF1|regT5[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT5[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [20]));

// Location: LCFF_X22_Y11_N3
cycloneii_lcell_ff \RF1|regT6[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[20]~20_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [20]));

// Location: LCCOMB_X22_Y11_N2
cycloneii_lcell_comb \RF1|Mux11~7 (
// Equation(s):
// \RF1|Mux11~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regT6 [20]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|regT4 [20] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regT4 [20]),
	.datac(\RF1|regT6 [20]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux11~7 .lut_mask = 16'hAAE4;
defparam \RF1|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneii_lcell_comb \RF1|Mux11~8 (
// Equation(s):
// \RF1|Mux11~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux11~7_combout  & ((\RF1|regT7 [20]))) # (!\RF1|Mux11~7_combout  & (\RF1|regT5 [20])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux11~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\RF1|regT5 [20]),
	.datac(\RF1|regT7 [20]),
	.datad(\RF1|Mux11~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux11~8 .lut_mask = 16'hF588;
defparam \RF1|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N31
cycloneii_lcell_ff \RF1|regT3[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[20]~20_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [20]));

// Location: LCFF_X18_Y12_N11
cycloneii_lcell_ff \RF1|regT0[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[20]~20_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [20]));

// Location: LCCOMB_X20_Y8_N2
cycloneii_lcell_comb \RF1|Mux11~0 (
// Equation(s):
// \RF1|Mux11~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regT1 [20]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regT0 [20] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regT1 [20]),
	.datab(\RF1|regT0 [20]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux11~0 .lut_mask = 16'hF0AC;
defparam \RF1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneii_lcell_comb \RF1|Mux11~1 (
// Equation(s):
// \RF1|Mux11~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux11~0_combout  & ((\RF1|regT3 [20]))) # (!\RF1|Mux11~0_combout  & (\RF1|regT2 [20])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux11~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regT2 [20]),
	.datac(\RF1|regT3 [20]),
	.datad(\RF1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux11~1 .lut_mask = 16'hF588;
defparam \RF1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N21
cycloneii_lcell_ff \RF1|regS3[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[20]~20_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [20]));

// Location: LCCOMB_X19_Y11_N20
cycloneii_lcell_comb \RF1|Mux11~5 (
// Equation(s):
// \RF1|Mux11~5_combout  = (\RF1|Mux11~4_combout  & (((\RF1|regS3 [20])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))) # (!\RF1|Mux11~4_combout  & (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regS2 [20]))))

	.dataa(\RF1|Mux11~4_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS3 [20]),
	.datad(\RF1|regS2 [20]),
	.cin(gnd),
	.combout(\RF1|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux11~5 .lut_mask = 16'hE6A2;
defparam \RF1|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneii_lcell_comb \RF1|Mux11~2 (
// Equation(s):
// \RF1|Mux11~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (\RF1|regS6 [20])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regS4 [20])))))

	.dataa(\RF1|regS6 [20]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regS4 [20]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux11~2 .lut_mask = 16'hEE30;
defparam \RF1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneii_lcell_comb \RF1|Mux11~3 (
// Equation(s):
// \RF1|Mux11~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux11~2_combout  & ((\RF1|regS7 [20]))) # (!\RF1|Mux11~2_combout  & (\RF1|regS5 [20])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux11~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\RF1|regS5 [20]),
	.datac(\RF1|regS7 [20]),
	.datad(\RF1|Mux11~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux11~3 .lut_mask = 16'hF588;
defparam \RF1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneii_lcell_comb \RF1|Mux11~6 (
// Equation(s):
// \RF1|Mux11~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux11~3_combout ))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|Mux11~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux11~5_combout ),
	.datad(\RF1|Mux11~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux11~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneii_lcell_comb \RF1|Mux11~9 (
// Equation(s):
// \RF1|Mux11~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux11~6_combout  & (\RF1|Mux11~8_combout )) # (!\RF1|Mux11~6_combout  & ((\RF1|Mux11~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & 
// (((\RF1|Mux11~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|Mux11~8_combout ),
	.datac(\RF1|Mux11~1_combout ),
	.datad(\RF1|Mux11~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux11~9 .lut_mask = 16'hDDA0;
defparam \RF1|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N25
cycloneii_lcell_ff \RF1|regsOutA[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux11~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [20]));

// Location: LCCOMB_X20_Y14_N8
cycloneii_lcell_comb \alu1|ULAout[21]~65 (
// Equation(s):
// \alu1|ULAout[21]~65_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & ((\alu1|Add0~66_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|multiplier_1|produto [21])))) # (!\alu1|ULAout[8]~0_combout  & (\alu1|ULAout[8]~1_combout ))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|multiplier_1|produto [21]),
	.datad(\alu1|Add0~66_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[21]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[21]~65 .lut_mask = 16'hEC64;
defparam \alu1|ULAout[21]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
cycloneii_lcell_comb \mux1|muxOut[21]~21 (
// Equation(s):
// \mux1|muxOut[21]~21_combout  = (!\ctrR1|regOut [5] & \RF1|regsOutB [21])

	.dataa(vcc),
	.datab(\ctrR1|regOut [5]),
	.datac(\RF1|regsOutB [21]),
	.datad(vcc),
	.cin(gnd),
	.combout(\mux1|muxOut[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[21]~21 .lut_mask = 16'h3030;
defparam \mux1|muxOut[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneii_lcell_comb \alu1|ULAout[21]~66 (
// Equation(s):
// \alu1|ULAout[21]~66_combout  = (!\ctrR1|regOut [1] & ((\RF1|regsOutA [21] & ((\alu1|ULAout[21]~65_combout ) # (\mux1|muxOut[21]~21_combout ))) # (!\RF1|regsOutA [21] & (\alu1|ULAout[21]~65_combout  & \mux1|muxOut[21]~21_combout ))))

	.dataa(\RF1|regsOutA [21]),
	.datab(\ctrR1|regOut [1]),
	.datac(\alu1|ULAout[21]~65_combout ),
	.datad(\mux1|muxOut[21]~21_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[21]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[21]~66 .lut_mask = 16'h3220;
defparam \alu1|ULAout[21]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneii_lcell_comb \alu1|ULAout[21]~67 (
// Equation(s):
// \alu1|ULAout[21]~67_combout  = (!\reset~combout  & ((\ctrR1|regOut [2] & ((\alu1|ULAout[21]~66_combout ))) # (!\ctrR1|regOut [2] & (\alu1|ULAout[21]~65_combout ))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\alu1|ULAout[21]~65_combout ),
	.datad(\alu1|ULAout[21]~66_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[21]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[21]~67 .lut_mask = 16'h5410;
defparam \alu1|ULAout[21]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N25
cycloneii_lcell_ff \D1|regOut[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[21]~67_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [21]));

// Location: LCFF_X24_Y15_N3
cycloneii_lcell_ff \D2|regOut[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [21]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [21]));

// Location: LCCOMB_X14_Y15_N30
cycloneii_lcell_comb \ram1|ram~22feeder (
// Equation(s):
// \ram1|ram~22feeder_combout  = \B|regOut [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(\B|regOut [21]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram1|ram~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~22feeder .lut_mask = 16'hF0F0;
defparam \ram1|ram~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y15_N31
cycloneii_lcell_ff \ram1|ram~22 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~22feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~22_regout ));

// Location: LCCOMB_X14_Y15_N24
cycloneii_lcell_comb \ram1|ramOut[21]~21 (
// Equation(s):
// \ram1|ramOut[21]~21_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a21 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~22_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~22_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\ram1|ramOut[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[21]~21 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[63]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[63]~feeder_combout  = \B|regOut [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [21]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[63]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y15_N21
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[63] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[63]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [63]));

// Location: LCFF_X14_Y15_N25
cycloneii_lcell_ff \ram1|ramOut[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[21]~21_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [63]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [21]));

// Location: LCCOMB_X24_Y15_N2
cycloneii_lcell_comb \mux2|muxOut[21]~21 (
// Equation(s):
// \mux2|muxOut[21]~21_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [21]))) # (!\ctrR3|regOut [4] & (\D2|regOut [21]))

	.dataa(\ctrR3|regOut [4]),
	.datab(vcc),
	.datac(\D2|regOut [21]),
	.datad(\ram1|ramOut [21]),
	.cin(gnd),
	.combout(\mux2|muxOut[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[21]~21 .lut_mask = 16'hFA50;
defparam \mux2|muxOut[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N29
cycloneii_lcell_ff \RF1|regT3[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [21]));

// Location: LCFF_X25_Y13_N3
cycloneii_lcell_ff \RF1|regT7[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [21]));

// Location: LCFF_X24_Y10_N11
cycloneii_lcell_ff \RF1|regS3[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [21]));

// Location: LCCOMB_X24_Y10_N10
cycloneii_lcell_comb \RF1|Mux42~7 (
// Equation(s):
// \RF1|Mux42~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS7 [21]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS3 [21] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regS7 [21]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS3 [21]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux42~7 .lut_mask = 16'hCCB8;
defparam \RF1|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
cycloneii_lcell_comb \RF1|Mux42~8 (
// Equation(s):
// \RF1|Mux42~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux42~7_combout  & ((\RF1|regT7 [21]))) # (!\RF1|Mux42~7_combout  & (\RF1|regT3 [21])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux42~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT3 [21]),
	.datac(\RF1|regT7 [21]),
	.datad(\RF1|Mux42~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux42~8 .lut_mask = 16'hF588;
defparam \RF1|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N25
cycloneii_lcell_ff \RF1|regT6[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [21]));

// Location: LCFF_X19_Y14_N3
cycloneii_lcell_ff \RF1|regT2[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [21]));

// Location: LCFF_X18_Y13_N27
cycloneii_lcell_ff \RF1|regS2[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [21]));

// Location: LCCOMB_X18_Y13_N26
cycloneii_lcell_comb \RF1|Mux42~0 (
// Equation(s):
// \RF1|Mux42~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT2 [21])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS2 [21])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regT2 [21]),
	.datac(\RF1|regS2 [21]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux42~0 .lut_mask = 16'hEE50;
defparam \RF1|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
cycloneii_lcell_comb \RF1|Mux42~1 (
// Equation(s):
// \RF1|Mux42~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux42~0_combout  & ((\RF1|regT6 [21]))) # (!\RF1|Mux42~0_combout  & (\RF1|regS6 [21])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux42~0_combout ))))

	.dataa(\RF1|regS6 [21]),
	.datab(\RF1|regT6 [21]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\RF1|Mux42~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux42~1 .lut_mask = 16'hCFA0;
defparam \RF1|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N27
cycloneii_lcell_ff \RF1|regT4[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [21]));

// Location: LCFF_X21_Y12_N9
cycloneii_lcell_ff \RF1|regS4[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [21]));

// Location: LCCOMB_X21_Y12_N8
cycloneii_lcell_comb \RF1|Mux42~5 (
// Equation(s):
// \RF1|Mux42~5_combout  = (\RF1|Mux42~4_combout  & ((\RF1|regT4 [21]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\RF1|Mux42~4_combout  & (((\RF1|regS4 [21] & \rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|Mux42~4_combout ),
	.datab(\RF1|regT4 [21]),
	.datac(\RF1|regS4 [21]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux42~5 .lut_mask = 16'hD8AA;
defparam \RF1|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N29
cycloneii_lcell_ff \RF1|regT5[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [21]));

// Location: LCFF_X22_Y10_N3
cycloneii_lcell_ff \RF1|regT1[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [21]));

// Location: LCFF_X22_Y10_N25
cycloneii_lcell_ff \RF1|regS5[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [21]));

// Location: LCCOMB_X22_Y10_N24
cycloneii_lcell_comb \RF1|Mux42~2 (
// Equation(s):
// \RF1|Mux42~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS5 [21]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS1 [21] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regS1 [21]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS5 [21]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux42~2 .lut_mask = 16'hCCE2;
defparam \RF1|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneii_lcell_comb \RF1|Mux42~3 (
// Equation(s):
// \RF1|Mux42~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux42~2_combout  & (\RF1|regT5 [21])) # (!\RF1|Mux42~2_combout  & ((\RF1|regT1 [21]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux42~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT5 [21]),
	.datac(\RF1|regT1 [21]),
	.datad(\RF1|Mux42~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux42~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneii_lcell_comb \RF1|Mux42~6 (
// Equation(s):
// \RF1|Mux42~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ) # (\RF1|Mux42~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|Mux42~5_combout  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|Mux42~5_combout ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux42~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux42~6 .lut_mask = 16'hAEA4;
defparam \RF1|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneii_lcell_comb \RF1|Mux42~9 (
// Equation(s):
// \RF1|Mux42~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux42~6_combout  & (\RF1|Mux42~8_combout )) # (!\RF1|Mux42~6_combout  & ((\RF1|Mux42~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout 
//  & (((\RF1|Mux42~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|Mux42~8_combout ),
	.datac(\RF1|Mux42~1_combout ),
	.datad(\RF1|Mux42~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux42~9 .lut_mask = 16'hDDA0;
defparam \RF1|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N11
cycloneii_lcell_ff \RF1|regsOutB[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux42~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [21]));

// Location: LCFF_X18_Y15_N17
cycloneii_lcell_ff \alu1|oldULAb[22] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\mux1|muxOut[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [22]));

// Location: LCCOMB_X18_Y15_N22
cycloneii_lcell_comb \alu1|start~36 (
// Equation(s):
// \alu1|start~36_combout  = \alu1|oldULAb [22] $ (((\RF1|regsOutB [22] & !\ctrR1|regOut [5])))

	.dataa(\RF1|regsOutB [22]),
	.datab(vcc),
	.datac(\alu1|oldULAb [22]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\alu1|start~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~36 .lut_mask = 16'hF05A;
defparam \alu1|start~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N6
cycloneii_lcell_comb \alu1|start~37 (
// Equation(s):
// \alu1|start~37_combout  = (\alu1|start~36_combout ) # (\alu1|oldULAb [23] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [23]))))

	.dataa(\alu1|oldULAb [23]),
	.datab(\ctrR1|regOut [5]),
	.datac(\RF1|regsOutB [23]),
	.datad(\alu1|start~36_combout ),
	.cin(gnd),
	.combout(\alu1|start~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~37 .lut_mask = 16'hFF9A;
defparam \alu1|start~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
cycloneii_lcell_comb \alu1|start~38 (
// Equation(s):
// \alu1|start~38_combout  = (\alu1|start~37_combout ) # (\alu1|oldULAb [20] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [20]))))

	.dataa(\alu1|oldULAb [20]),
	.datab(\ctrR1|regOut [5]),
	.datac(\RF1|regsOutB [20]),
	.datad(\alu1|start~37_combout ),
	.cin(gnd),
	.combout(\alu1|start~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~38 .lut_mask = 16'hFF9A;
defparam \alu1|start~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N14
cycloneii_lcell_comb \alu1|start~39 (
// Equation(s):
// \alu1|start~39_combout  = (\alu1|start~38_combout ) # (\alu1|oldULAb [21] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [21]))))

	.dataa(\alu1|oldULAb [21]),
	.datab(\ctrR1|regOut [5]),
	.datac(\RF1|regsOutB [21]),
	.datad(\alu1|start~38_combout ),
	.cin(gnd),
	.combout(\alu1|start~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~39 .lut_mask = 16'hFF9A;
defparam \alu1|start~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
cycloneii_lcell_comb \alu1|Add0~95 (
// Equation(s):
// \alu1|Add0~95_combout  = \ctrR1|regOut [1] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [31])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(vcc),
	.datad(\RF1|regsOutB [31]),
	.cin(gnd),
	.combout(\alu1|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~95 .lut_mask = 16'h99AA;
defparam \alu1|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneii_lcell_comb \ram1|ram~29feeder (
// Equation(s):
// \ram1|ram~29feeder_combout  = \B|regOut [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [28]),
	.cin(gnd),
	.combout(\ram1|ram~29feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~29feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~29feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y15_N27
cycloneii_lcell_ff \ram1|ram~29 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~29feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~29_regout ));

// Location: LCFF_X16_Y15_N31
cycloneii_lcell_ff \ram1|ram~30 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~30_regout ));

// Location: LCFF_X24_Y9_N15
cycloneii_lcell_ff \RF1|regS7[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[30]~30_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [30]));

// Location: LCCOMB_X18_Y9_N8
cycloneii_lcell_comb \RF1|regS4[30]~feeder (
// Equation(s):
// \RF1|regS4[30]~feeder_combout  = \mux2|muxOut[30]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[30]~30_combout ),
	.cin(gnd),
	.combout(\RF1|regS4[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS4[30]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS4[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N9
cycloneii_lcell_ff \RF1|regS4[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS4[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [30]));

// Location: LCCOMB_X15_Y10_N12
cycloneii_lcell_comb \RF1|Mux33~0 (
// Equation(s):
// \RF1|Mux33~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regS5 [30]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regS4 [30] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regS5 [30]),
	.datab(\RF1|regS4 [30]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux33~0 .lut_mask = 16'hF0AC;
defparam \RF1|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N22
cycloneii_lcell_comb \RF1|Mux33~1 (
// Equation(s):
// \RF1|Mux33~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux33~0_combout  & (\RF1|regS7 [30])) # (!\RF1|Mux33~0_combout  & ((\RF1|regS6 [30]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux33~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|regS7 [30]),
	.datac(\RF1|regS6 [30]),
	.datad(\RF1|Mux33~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux33~1 .lut_mask = 16'hDDA0;
defparam \RF1|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N27
cycloneii_lcell_ff \RF1|regS3[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[30]~30_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [30]));

// Location: LCFF_X16_Y10_N9
cycloneii_lcell_ff \RF1|regS1[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[30]~30_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [30]));

// Location: LCFF_X16_Y12_N5
cycloneii_lcell_ff \RF1|regS0[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[30]~30_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [30]));

// Location: LCFF_X16_Y10_N23
cycloneii_lcell_ff \RF1|regS2[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[30]~30_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [30]));

// Location: LCCOMB_X16_Y10_N22
cycloneii_lcell_comb \RF1|Mux33~4 (
// Equation(s):
// \RF1|Mux33~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regS2 [30]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|regS0 [30] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|regS0 [30]),
	.datac(\RF1|regS2 [30]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux33~4 .lut_mask = 16'hAAE4;
defparam \RF1|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneii_lcell_comb \RF1|Mux33~5 (
// Equation(s):
// \RF1|Mux33~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux33~4_combout  & (\RF1|regS3 [30])) # (!\RF1|Mux33~4_combout  & ((\RF1|regS1 [30]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux33~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regS3 [30]),
	.datac(\RF1|regS1 [30]),
	.datad(\RF1|Mux33~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux33~5 .lut_mask = 16'hDDA0;
defparam \RF1|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneii_lcell_comb \RF1|regT3[30]~feeder (
// Equation(s):
// \RF1|regT3[30]~feeder_combout  = \mux2|muxOut[30]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[30]~30_combout ),
	.cin(gnd),
	.combout(\RF1|regT3[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT3[30]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT3[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N5
cycloneii_lcell_ff \RF1|regT3[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT3[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [30]));

// Location: LCFF_X16_Y11_N27
cycloneii_lcell_ff \RF1|regT1[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[30]~30_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [30]));

// Location: LCFF_X16_Y9_N9
cycloneii_lcell_ff \RF1|regT2[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[30]~30_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [30]));

// Location: LCCOMB_X15_Y11_N18
cycloneii_lcell_comb \RF1|Mux33~2 (
// Equation(s):
// \RF1|Mux33~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regT2 [30]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|regT0 [30] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regT0 [30]),
	.datab(\RF1|regT2 [30]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux33~2 .lut_mask = 16'hF0CA;
defparam \RF1|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneii_lcell_comb \RF1|Mux33~3 (
// Equation(s):
// \RF1|Mux33~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux33~2_combout  & (\RF1|regT3 [30])) # (!\RF1|Mux33~2_combout  & ((\RF1|regT1 [30]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux33~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT3 [30]),
	.datac(\RF1|regT1 [30]),
	.datad(\RF1|Mux33~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux33~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N16
cycloneii_lcell_comb \RF1|Mux33~6 (
// Equation(s):
// \RF1|Mux33~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a13 ) # (\RF1|Mux33~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|Mux33~5_combout  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|Mux33~5_combout ),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\RF1|Mux33~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux33~6 .lut_mask = 16'hAEA4;
defparam \RF1|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneii_lcell_comb \RF1|regT7[30]~feeder (
// Equation(s):
// \RF1|regT7[30]~feeder_combout  = \mux2|muxOut[30]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[30]~30_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[30]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N31
cycloneii_lcell_ff \RF1|regT7[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [30]));

// Location: LCFF_X16_Y12_N7
cycloneii_lcell_ff \RF1|regT4[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[30]~30_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [30]));

// Location: LCCOMB_X15_Y9_N12
cycloneii_lcell_comb \RF1|Mux33~7 (
// Equation(s):
// \RF1|Mux33~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (\RF1|regT5 [30])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regT4 [30])))))

	.dataa(\RF1|regT5 [30]),
	.datab(\RF1|regT4 [30]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux33~7 .lut_mask = 16'hFA0C;
defparam \RF1|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N2
cycloneii_lcell_comb \RF1|Mux33~8 (
// Equation(s):
// \RF1|Mux33~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux33~7_combout  & ((\RF1|regT7 [30]))) # (!\RF1|Mux33~7_combout  & (\RF1|regT6 [30])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux33~7_combout ))))

	.dataa(\RF1|regT6 [30]),
	.datab(\RF1|regT7 [30]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux33~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux33~8 .lut_mask = 16'hCFA0;
defparam \RF1|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N4
cycloneii_lcell_comb \RF1|Mux33~9 (
// Equation(s):
// \RF1|Mux33~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux33~6_combout  & ((\RF1|Mux33~8_combout ))) # (!\RF1|Mux33~6_combout  & (\RF1|Mux33~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & 
// (((\RF1|Mux33~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|Mux33~1_combout ),
	.datac(\RF1|Mux33~6_combout ),
	.datad(\RF1|Mux33~8_combout ),
	.cin(gnd),
	.combout(\RF1|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux33~9 .lut_mask = 16'hF858;
defparam \RF1|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N5
cycloneii_lcell_ff \RF1|regsOutB[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux33~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [30]));

// Location: LCFF_X15_Y14_N15
cycloneii_lcell_ff \B|regOut[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [30]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [30]));

// Location: LCCOMB_X18_Y20_N12
cycloneii_lcell_comb \B|regOut[31]~feeder (
// Equation(s):
// \B|regOut[31]~feeder_combout  = \RF1|regsOutB [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF1|regsOutB [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\B|regOut[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|regOut[31]~feeder .lut_mask = 16'hF0F0;
defparam \B|regOut[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N13
cycloneii_lcell_ff \B|regOut[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\B|regOut[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [31]));

// Location: M4K_X17_Y13
cycloneii_ram_block \ram1|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(!\ctrR2|regOut [3]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B|regOut [31],\B|regOut [30],\B|regOut [29],\B|regOut [28]}),
	.portaaddr({\D1|regOut [9],\D1|regOut [8],\D1|regOut [7],\D1|regOut [6],\D1|regOut [5],\D1|regOut [4],\D1|regOut [3],\D1|regOut [2],\D1|regOut [1],\D1|regOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu1|ULAout[9]~31_combout ,\alu1|ULAout[8]~28_combout ,\alu1|ULAout[7]~25_combout ,\alu1|ULAout[6]~22_combout ,\alu1|ULAout[5]~19_combout ,\alu1|ULAout[4]~16_combout ,\alu1|ULAout[3]~13_combout ,\alu1|ULAout[2]~10_combout ,\alu1|ULAout[1]~7_combout ,
\alu1|ULAout[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram1|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ALTSYNCRAM";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneii_lcell_comb \ram1|ramOut[29]~29 (
// Equation(s):
// \ram1|ramOut[29]~29_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a29 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~30_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~30_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\ram1|ramOut[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[29]~29 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N23
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[79] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [79]));

// Location: LCFF_X14_Y15_N13
cycloneii_lcell_ff \ram1|ramOut[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[29]~29_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [79]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [29]));

// Location: LCCOMB_X19_Y17_N22
cycloneii_lcell_comb \alu1|multiplier_1|register~51 (
// Equation(s):
// \alu1|multiplier_1|register~51_combout  = (\alu1|multiplier_1|register [30] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|register [30]),
	.datab(\alu1|multiplier_1|load~regout ),
	.datac(\alu1|start~regout ),
	.datad(\alu1|multiplier_1|estado [1]),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~51 .lut_mask = 16'hAA02;
defparam \alu1|multiplier_1|register~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneii_lcell_comb \alu1|multiplier_1|Add0~26 (
// Equation(s):
// \alu1|multiplier_1|Add0~26_combout  = (\alu1|multiplier_1|register~50_combout  & ((\RF1|regsOutA [13] & (\alu1|multiplier_1|Add0~25  & VCC)) # (!\RF1|regsOutA [13] & (!\alu1|multiplier_1|Add0~25 )))) # (!\alu1|multiplier_1|register~50_combout  & 
// ((\RF1|regsOutA [13] & (!\alu1|multiplier_1|Add0~25 )) # (!\RF1|regsOutA [13] & ((\alu1|multiplier_1|Add0~25 ) # (GND)))))
// \alu1|multiplier_1|Add0~27  = CARRY((\alu1|multiplier_1|register~50_combout  & (!\RF1|regsOutA [13] & !\alu1|multiplier_1|Add0~25 )) # (!\alu1|multiplier_1|register~50_combout  & ((!\alu1|multiplier_1|Add0~25 ) # (!\RF1|regsOutA [13]))))

	.dataa(\alu1|multiplier_1|register~50_combout ),
	.datab(\RF1|regsOutA [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~25 ),
	.combout(\alu1|multiplier_1|Add0~26_combout ),
	.cout(\alu1|multiplier_1|Add0~27 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~26 .lut_mask = 16'h9617;
defparam \alu1|multiplier_1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneii_lcell_comb \alu1|multiplier_1|Add0~28 (
// Equation(s):
// \alu1|multiplier_1|Add0~28_combout  = ((\RF1|regsOutA [14] $ (\alu1|multiplier_1|register~51_combout  $ (!\alu1|multiplier_1|Add0~27 )))) # (GND)
// \alu1|multiplier_1|Add0~29  = CARRY((\RF1|regsOutA [14] & ((\alu1|multiplier_1|register~51_combout ) # (!\alu1|multiplier_1|Add0~27 ))) # (!\RF1|regsOutA [14] & (\alu1|multiplier_1|register~51_combout  & !\alu1|multiplier_1|Add0~27 )))

	.dataa(\RF1|regsOutA [14]),
	.datab(\alu1|multiplier_1|register~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~27 ),
	.combout(\alu1|multiplier_1|Add0~28_combout ),
	.cout(\alu1|multiplier_1|Add0~29 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~28 .lut_mask = 16'h698E;
defparam \alu1|multiplier_1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneii_lcell_comb \alu1|multiplier_1|register[30]~30 (
// Equation(s):
// \alu1|multiplier_1|register[30]~30_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~51_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~28_combout )))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|register~51_combout ),
	.datac(\alu1|multiplier_1|register~37_combout ),
	.datad(\alu1|multiplier_1|Add0~28_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[30]~30 .lut_mask = 16'hCFC0;
defparam \alu1|multiplier_1|register[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneii_lcell_comb \alu1|multiplier_1|produto[29]~feeder (
// Equation(s):
// \alu1|multiplier_1|produto[29]~feeder_combout  = \alu1|multiplier_1|register[30]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu1|multiplier_1|register[30]~30_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|produto[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|produto[29]~feeder .lut_mask = 16'hFF00;
defparam \alu1|multiplier_1|produto[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N25
cycloneii_lcell_ff \alu1|multiplier_1|produto[29] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|produto[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [29]));

// Location: LCFF_X23_Y10_N17
cycloneii_lcell_ff \RF1|regS7[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[29]~29_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [29]));

// Location: LCCOMB_X23_Y10_N16
cycloneii_lcell_comb \RF1|Mux2~7 (
// Equation(s):
// \RF1|Mux2~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS7 [29]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS3 [29] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS3 [29]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regS7 [29]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux2~7 .lut_mask = 16'hCCE2;
defparam \RF1|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneii_lcell_comb \RF1|Mux2~8 (
// Equation(s):
// \RF1|Mux2~8_combout  = (\RF1|Mux2~7_combout  & (((\RF1|regT7 [29]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\RF1|Mux2~7_combout  & (\RF1|regT3 [29] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regT3 [29]),
	.datab(\RF1|regT7 [29]),
	.datac(\RF1|Mux2~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux2~8 .lut_mask = 16'hCAF0;
defparam \RF1|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneii_lcell_comb \RF1|regT6[29]~feeder (
// Equation(s):
// \RF1|regT6[29]~feeder_combout  = \mux2|muxOut[29]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[29]~29_combout ),
	.cin(gnd),
	.combout(\RF1|regT6[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT6[29]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT6[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N27
cycloneii_lcell_ff \RF1|regT6[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT6[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [29]));

// Location: LCFF_X16_Y10_N5
cycloneii_lcell_ff \RF1|regS2[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[29]~29_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [29]));

// Location: LCCOMB_X16_Y9_N30
cycloneii_lcell_comb \RF1|Mux2~0 (
// Equation(s):
// \RF1|Mux2~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regT2 [29])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regS2 [29])))))

	.dataa(\RF1|regT2 [29]),
	.datab(\RF1|regS2 [29]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux2~0 .lut_mask = 16'hFA0C;
defparam \RF1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneii_lcell_comb \RF1|Mux2~1 (
// Equation(s):
// \RF1|Mux2~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux2~0_combout  & ((\RF1|regT6 [29]))) # (!\RF1|Mux2~0_combout  & (\RF1|regS6 [29])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux2~0_combout ))))

	.dataa(\RF1|regS6 [29]),
	.datab(\RF1|regT6 [29]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\RF1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux2~1 .lut_mask = 16'hCFA0;
defparam \RF1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N25
cycloneii_lcell_ff \RF1|regS4[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[29]~29_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [29]));

// Location: LCFF_X21_Y12_N11
cycloneii_lcell_ff \RF1|regT4[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[29]~29_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [29]));

// Location: LCFF_X20_Y12_N3
cycloneii_lcell_ff \RF1|regS0[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[29]~29_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [29]));

// Location: LCCOMB_X20_Y12_N2
cycloneii_lcell_comb \RF1|Mux2~4 (
// Equation(s):
// \RF1|Mux2~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT0 [29]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regS0 [29] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regT0 [29]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regS0 [29]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux2~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneii_lcell_comb \RF1|Mux2~5 (
// Equation(s):
// \RF1|Mux2~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux2~4_combout  & ((\RF1|regT4 [29]))) # (!\RF1|Mux2~4_combout  & (\RF1|regS4 [29])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux2~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|regS4 [29]),
	.datac(\RF1|regT4 [29]),
	.datad(\RF1|Mux2~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux2~5 .lut_mask = 16'hF588;
defparam \RF1|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N23
cycloneii_lcell_ff \RF1|regT1[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[29]~29_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [29]));

// Location: LCFF_X23_Y10_N19
cycloneii_lcell_ff \RF1|regT5[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[29]~29_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [29]));

// Location: LCFF_X16_Y10_N31
cycloneii_lcell_ff \RF1|regS1[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[29]~29_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [29]));

// Location: LCCOMB_X16_Y10_N30
cycloneii_lcell_comb \RF1|Mux2~2 (
// Equation(s):
// \RF1|Mux2~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS5 [29])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS1 [29])))))

	.dataa(\RF1|regS5 [29]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regS1 [29]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux2~2 .lut_mask = 16'hEE30;
defparam \RF1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneii_lcell_comb \RF1|Mux2~3 (
// Equation(s):
// \RF1|Mux2~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux2~2_combout  & ((\RF1|regT5 [29]))) # (!\RF1|Mux2~2_combout  & (\RF1|regT1 [29])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux2~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT1 [29]),
	.datac(\RF1|regT5 [29]),
	.datad(\RF1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux2~3 .lut_mask = 16'hF588;
defparam \RF1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneii_lcell_comb \RF1|Mux2~6 (
// Equation(s):
// \RF1|Mux2~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ((\RF1|Mux2~3_combout ))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|Mux2~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|Mux2~5_combout ),
	.datad(\RF1|Mux2~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux2~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneii_lcell_comb \RF1|Mux2~9 (
// Equation(s):
// \RF1|Mux2~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux2~6_combout  & (\RF1|Mux2~8_combout )) # (!\RF1|Mux2~6_combout  & ((\RF1|Mux2~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux2~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|Mux2~8_combout ),
	.datac(\RF1|Mux2~1_combout ),
	.datad(\RF1|Mux2~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux2~9 .lut_mask = 16'hDDA0;
defparam \RF1|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y9_N3
cycloneii_lcell_ff \RF1|regsOutA[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux2~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [29]));

// Location: LCCOMB_X16_Y13_N30
cycloneii_lcell_comb \alu1|Add0~86 (
// Equation(s):
// \alu1|Add0~86_combout  = \ctrR1|regOut [1] $ (((\RF1|regsOutB [28] & !\ctrR1|regOut [5])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\RF1|regsOutB [28]),
	.datac(vcc),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\alu1|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~86 .lut_mask = 16'hAA66;
defparam \alu1|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y13_N31
cycloneii_lcell_ff \B|regOut[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [27]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [27]));

// Location: LCFF_X16_Y15_N29
cycloneii_lcell_ff \ram1|ram~28 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~28_regout ));

// Location: LCFF_X20_Y14_N3
cycloneii_lcell_ff \alu1|multiplier_1|produto[24] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[25]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [24]));

// Location: LCFF_X25_Y11_N25
cycloneii_lcell_ff \RF1|regT5[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [24]));

// Location: LCFF_X25_Y10_N23
cycloneii_lcell_ff \RF1|regT7[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [24]));

// Location: LCFF_X25_Y11_N11
cycloneii_lcell_ff \RF1|regT4[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [24]));

// Location: LCCOMB_X25_Y9_N30
cycloneii_lcell_comb \RF1|Mux7~7 (
// Equation(s):
// \RF1|Mux7~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regT6 [24]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regT4 [24] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regT6 [24]),
	.datab(\RF1|regT4 [24]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux7~7 .lut_mask = 16'hF0AC;
defparam \RF1|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneii_lcell_comb \RF1|Mux7~8 (
// Equation(s):
// \RF1|Mux7~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux7~7_combout  & ((\RF1|regT7 [24]))) # (!\RF1|Mux7~7_combout  & (\RF1|regT5 [24])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux7~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\RF1|regT5 [24]),
	.datac(\RF1|regT7 [24]),
	.datad(\RF1|Mux7~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux7~8 .lut_mask = 16'hF588;
defparam \RF1|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N13
cycloneii_lcell_ff \RF1|regT2[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [24]));

// Location: LCFF_X22_Y11_N7
cycloneii_lcell_ff \RF1|regT3[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [24]));

// Location: LCFF_X16_Y11_N19
cycloneii_lcell_ff \RF1|regT0[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [24]));

// Location: LCFF_X16_Y11_N25
cycloneii_lcell_ff \RF1|regT1[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [24]));

// Location: LCCOMB_X16_Y11_N24
cycloneii_lcell_comb \RF1|Mux7~0 (
// Equation(s):
// \RF1|Mux7~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ((\RF1|regT1 [24]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regT0 [24]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regT0 [24]),
	.datac(\RF1|regT1 [24]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux7~0 .lut_mask = 16'hFA44;
defparam \RF1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneii_lcell_comb \RF1|Mux7~1 (
// Equation(s):
// \RF1|Mux7~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux7~0_combout  & ((\RF1|regT3 [24]))) # (!\RF1|Mux7~0_combout  & (\RF1|regT2 [24])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux7~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regT2 [24]),
	.datac(\RF1|regT3 [24]),
	.datad(\RF1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux7~1 .lut_mask = 16'hF588;
defparam \RF1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N3
cycloneii_lcell_ff \RF1|regS3[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [24]));

// Location: LCFF_X19_Y11_N13
cycloneii_lcell_ff \RF1|regS1[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [24]));

// Location: LCCOMB_X19_Y11_N12
cycloneii_lcell_comb \RF1|Mux7~4 (
// Equation(s):
// \RF1|Mux7~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regS1 [24]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regS0 [24] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regS0 [24]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regS1 [24]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux7~4 .lut_mask = 16'hCCE2;
defparam \RF1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneii_lcell_comb \RF1|Mux7~5 (
// Equation(s):
// \RF1|Mux7~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux7~4_combout  & ((\RF1|regS3 [24]))) # (!\RF1|Mux7~4_combout  & (\RF1|regS2 [24])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux7~4_combout ))))

	.dataa(\RF1|regS2 [24]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS3 [24]),
	.datad(\RF1|Mux7~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux7~5 .lut_mask = 16'hF388;
defparam \RF1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N13
cycloneii_lcell_ff \RF1|regS5[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [24]));

// Location: LCFF_X21_Y9_N25
cycloneii_lcell_ff \RF1|regS7[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [24]));

// Location: LCFF_X21_Y9_N11
cycloneii_lcell_ff \RF1|regS6[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [24]));

// Location: LCCOMB_X21_Y9_N10
cycloneii_lcell_comb \RF1|Mux7~2 (
// Equation(s):
// \RF1|Mux7~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// ((\RF1|regS6 [24]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|regS4 [24]))))

	.dataa(\RF1|regS4 [24]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regS6 [24]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux7~2 .lut_mask = 16'hFC22;
defparam \RF1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneii_lcell_comb \RF1|Mux7~3 (
// Equation(s):
// \RF1|Mux7~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux7~2_combout  & ((\RF1|regS7 [24]))) # (!\RF1|Mux7~2_combout  & (\RF1|regS5 [24])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux7~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\RF1|regS5 [24]),
	.datac(\RF1|regS7 [24]),
	.datad(\RF1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux7~3 .lut_mask = 16'hF588;
defparam \RF1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneii_lcell_comb \RF1|Mux7~6 (
// Equation(s):
// \RF1|Mux7~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 ) # ((\RF1|Mux7~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & 
// (\RF1|Mux7~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|Mux7~5_combout ),
	.datad(\RF1|Mux7~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux7~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneii_lcell_comb \RF1|Mux7~9 (
// Equation(s):
// \RF1|Mux7~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux7~6_combout  & (\RF1|Mux7~8_combout )) # (!\RF1|Mux7~6_combout  & ((\RF1|Mux7~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux7~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|Mux7~8_combout ),
	.datac(\RF1|Mux7~1_combout ),
	.datad(\RF1|Mux7~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux7~9 .lut_mask = 16'hDDA0;
defparam \RF1|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N21
cycloneii_lcell_ff \RF1|regsOutA[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux7~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [24]));

// Location: LCCOMB_X16_Y13_N2
cycloneii_lcell_comb \alu1|Add0~75 (
// Equation(s):
// \alu1|Add0~75_combout  = (\alu1|Add0~74_combout  & ((\RF1|regsOutA [24] & (\alu1|Add0~73  & VCC)) # (!\RF1|regsOutA [24] & (!\alu1|Add0~73 )))) # (!\alu1|Add0~74_combout  & ((\RF1|regsOutA [24] & (!\alu1|Add0~73 )) # (!\RF1|regsOutA [24] & ((\alu1|Add0~73 
// ) # (GND)))))
// \alu1|Add0~76  = CARRY((\alu1|Add0~74_combout  & (!\RF1|regsOutA [24] & !\alu1|Add0~73 )) # (!\alu1|Add0~74_combout  & ((!\alu1|Add0~73 ) # (!\RF1|regsOutA [24]))))

	.dataa(\alu1|Add0~74_combout ),
	.datab(\RF1|regsOutA [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~73 ),
	.combout(\alu1|Add0~75_combout ),
	.cout(\alu1|Add0~76 ));
// synopsys translate_off
defparam \alu1|Add0~75 .lut_mask = 16'h9617;
defparam \alu1|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneii_lcell_comb \alu1|ULAout[24]~74 (
// Equation(s):
// \alu1|ULAout[24]~74_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & ((\alu1|Add0~75_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|multiplier_1|produto [24])))) # (!\alu1|ULAout[8]~0_combout  & (\alu1|ULAout[8]~1_combout ))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|multiplier_1|produto [24]),
	.datad(\alu1|Add0~75_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[24]~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[24]~74 .lut_mask = 16'hEC64;
defparam \alu1|ULAout[24]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N24
cycloneii_lcell_comb \mux1|muxOut[24]~24 (
// Equation(s):
// \mux1|muxOut[24]~24_combout  = (\RF1|regsOutB [24] & !\ctrR1|regOut [5])

	.dataa(\RF1|regsOutB [24]),
	.datab(vcc),
	.datac(\ctrR1|regOut [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\mux1|muxOut[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[24]~24 .lut_mask = 16'h0A0A;
defparam \mux1|muxOut[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneii_lcell_comb \alu1|ULAout[24]~75 (
// Equation(s):
// \alu1|ULAout[24]~75_combout  = (!\ctrR1|regOut [1] & ((\mux1|muxOut[24]~24_combout  & ((\RF1|regsOutA [24]) # (\alu1|ULAout[24]~74_combout ))) # (!\mux1|muxOut[24]~24_combout  & (\RF1|regsOutA [24] & \alu1|ULAout[24]~74_combout ))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\mux1|muxOut[24]~24_combout ),
	.datac(\RF1|regsOutA [24]),
	.datad(\alu1|ULAout[24]~74_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[24]~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[24]~75 .lut_mask = 16'h5440;
defparam \alu1|ULAout[24]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneii_lcell_comb \alu1|ULAout[24]~76 (
// Equation(s):
// \alu1|ULAout[24]~76_combout  = (!\reset~combout  & ((\ctrR1|regOut [2] & ((\alu1|ULAout[24]~75_combout ))) # (!\ctrR1|regOut [2] & (\alu1|ULAout[24]~74_combout ))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\alu1|ULAout[24]~74_combout ),
	.datad(\alu1|ULAout[24]~75_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[24]~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[24]~76 .lut_mask = 16'h5410;
defparam \alu1|ULAout[24]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N11
cycloneii_lcell_ff \D1|regOut[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[24]~76_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [24]));

// Location: LCFF_X24_Y15_N31
cycloneii_lcell_ff \D2|regOut[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [24]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [24]));

// Location: LCCOMB_X14_Y15_N0
cycloneii_lcell_comb \ram1|ram~25feeder (
// Equation(s):
// \ram1|ram~25feeder_combout  = \B|regOut [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [24]),
	.cin(gnd),
	.combout(\ram1|ram~25feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~25feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~25feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y15_N1
cycloneii_lcell_ff \ram1|ram~25 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~25feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~25_regout ));

// Location: LCCOMB_X14_Y15_N22
cycloneii_lcell_comb \ram1|ram~26feeder (
// Equation(s):
// \ram1|ram~26feeder_combout  = \B|regOut [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [25]),
	.cin(gnd),
	.combout(\ram1|ram~26feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~26feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~26feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y15_N23
cycloneii_lcell_ff \ram1|ram~26 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~26feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~26_regout ));

// Location: LCCOMB_X14_Y15_N28
cycloneii_lcell_comb \ram1|ram~27feeder (
// Equation(s):
// \ram1|ram~27feeder_combout  = \B|regOut [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [26]),
	.cin(gnd),
	.combout(\ram1|ram~27feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram~27feeder .lut_mask = 16'hFF00;
defparam \ram1|ram~27feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y15_N29
cycloneii_lcell_ff \ram1|ram~27 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram~27feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram1|ram~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram~27_regout ));

// Location: M4K_X17_Y14
cycloneii_ram_block \ram1|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(!\ctrR2|regOut [3]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\B|regOut [27],\B|regOut [26],\B|regOut [25],\B|regOut [24]}),
	.portaaddr({\D1|regOut [9],\D1|regOut [8],\D1|regOut [7],\D1|regOut [6],\D1|regOut [5],\D1|regOut [4],\D1|regOut [3],\D1|regOut [2],\D1|regOut [1],\D1|regOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu1|ULAout[9]~31_combout ,\alu1|ULAout[8]~28_combout ,\alu1|ULAout[7]~25_combout ,\alu1|ULAout[6]~22_combout ,\alu1|ULAout[5]~19_combout ,\alu1|ULAout[4]~16_combout ,\alu1|ULAout[3]~13_combout ,\alu1|ULAout[2]~10_combout ,\alu1|ULAout[1]~7_combout ,
\alu1|ULAout[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram1|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "datamemory:ram1|altsyncram:ram_rtl_0|altsyncram_dgl1:auto_generated|ALTSYNCRAM";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_byte_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 4;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 1023;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 1024;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram1|ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneii_lcell_comb \ram1|ramOut[26]~26 (
// Equation(s):
// \ram1|ramOut[26]~26_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a26 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~27_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~27_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\ram1|ramOut[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[26]~26 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N16
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[73]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[73]~feeder_combout  = \B|regOut [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [26]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[73]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[73]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[73]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y16_N17
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[73] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[73]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [73]));

// Location: LCFF_X14_Y15_N7
cycloneii_lcell_ff \ram1|ramOut[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[26]~26_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [73]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [26]));

// Location: LCFF_X15_Y17_N29
cycloneii_lcell_ff \alu1|multiplier_1|produto[26] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[27]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [26]));

// Location: LCCOMB_X15_Y13_N6
cycloneii_lcell_comb \alu1|Add0~80 (
// Equation(s):
// \alu1|Add0~80_combout  = \ctrR1|regOut [1] $ (((!\ctrR1|regOut [5] & \RF1|regsOutB [26])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\ctrR1|regOut [5]),
	.datac(vcc),
	.datad(\RF1|regsOutB [26]),
	.cin(gnd),
	.combout(\alu1|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~80 .lut_mask = 16'h99AA;
defparam \alu1|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
cycloneii_lcell_comb \RF1|regT3[25]~feeder (
// Equation(s):
// \RF1|regT3[25]~feeder_combout  = \mux2|muxOut[25]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[25]~25_combout ),
	.cin(gnd),
	.combout(\RF1|regT3[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT3[25]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT3[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N9
cycloneii_lcell_ff \RF1|regT3[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT3[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [25]));

// Location: LCFF_X24_Y10_N23
cycloneii_lcell_ff \RF1|regS3[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[25]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [25]));

// Location: LCFF_X23_Y10_N5
cycloneii_lcell_ff \RF1|regS7[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[25]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [25]));

// Location: LCCOMB_X23_Y10_N4
cycloneii_lcell_comb \RF1|Mux6~7 (
// Equation(s):
// \RF1|Mux6~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS7 [25]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS3 [25]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regS3 [25]),
	.datac(\RF1|regS7 [25]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux6~7 .lut_mask = 16'hFA44;
defparam \RF1|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneii_lcell_comb \RF1|Mux6~8 (
// Equation(s):
// \RF1|Mux6~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux6~7_combout  & (\RF1|regT7 [25])) # (!\RF1|Mux6~7_combout  & ((\RF1|regT3 [25]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux6~7_combout ))))

	.dataa(\RF1|regT7 [25]),
	.datab(\RF1|regT3 [25]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\RF1|Mux6~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux6~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N23
cycloneii_lcell_ff \RF1|regS0[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[25]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [25]));

// Location: LCCOMB_X20_Y12_N22
cycloneii_lcell_comb \RF1|Mux6~4 (
// Equation(s):
// \RF1|Mux6~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT0 [25]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regS0 [25] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regT0 [25]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regS0 [25]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux6~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N7
cycloneii_lcell_ff \RF1|regT4[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[25]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [25]));

// Location: LCCOMB_X21_Y12_N6
cycloneii_lcell_comb \RF1|Mux6~5 (
// Equation(s):
// \RF1|Mux6~5_combout  = (\RF1|Mux6~4_combout  & (((\RF1|regT4 [25]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\RF1|Mux6~4_combout  & (\RF1|regS4 [25] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS4 [25]),
	.datab(\RF1|Mux6~4_combout ),
	.datac(\RF1|regT4 [25]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux6~5 .lut_mask = 16'hE2CC;
defparam \RF1|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N15
cycloneii_lcell_ff \RF1|regT1[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[25]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [25]));

// Location: LCFF_X23_Y10_N7
cycloneii_lcell_ff \RF1|regT5[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[25]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [25]));

// Location: LCFF_X24_Y10_N25
cycloneii_lcell_ff \RF1|regS1[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[25]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [25]));

// Location: LCCOMB_X24_Y10_N24
cycloneii_lcell_comb \RF1|Mux6~2 (
// Equation(s):
// \RF1|Mux6~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS5 [25])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS1 [25])))))

	.dataa(\RF1|regS5 [25]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regS1 [25]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux6~2 .lut_mask = 16'hEE30;
defparam \RF1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneii_lcell_comb \RF1|Mux6~3 (
// Equation(s):
// \RF1|Mux6~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux6~2_combout  & ((\RF1|regT5 [25]))) # (!\RF1|Mux6~2_combout  & (\RF1|regT1 [25])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux6~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT1 [25]),
	.datac(\RF1|regT5 [25]),
	.datad(\RF1|Mux6~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux6~3 .lut_mask = 16'hF588;
defparam \RF1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneii_lcell_comb \RF1|Mux6~6 (
// Equation(s):
// \RF1|Mux6~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17 ) # ((\RF1|Mux6~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|Mux6~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux6~5_combout ),
	.datad(\RF1|Mux6~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux6~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneii_lcell_comb \RF1|Mux6~9 (
// Equation(s):
// \RF1|Mux6~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux6~6_combout  & ((\RF1|Mux6~8_combout ))) # (!\RF1|Mux6~6_combout  & (\RF1|Mux6~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux6~6_combout ))))

	.dataa(\RF1|Mux6~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux6~8_combout ),
	.datad(\RF1|Mux6~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux6~9 .lut_mask = 16'hF388;
defparam \RF1|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N7
cycloneii_lcell_ff \RF1|regsOutA[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux6~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [25]));

// Location: LCCOMB_X16_Y13_N4
cycloneii_lcell_comb \alu1|Add0~78 (
// Equation(s):
// \alu1|Add0~78_combout  = ((\alu1|Add0~77_combout  $ (\RF1|regsOutA [25] $ (!\alu1|Add0~76 )))) # (GND)
// \alu1|Add0~79  = CARRY((\alu1|Add0~77_combout  & ((\RF1|regsOutA [25]) # (!\alu1|Add0~76 ))) # (!\alu1|Add0~77_combout  & (\RF1|regsOutA [25] & !\alu1|Add0~76 )))

	.dataa(\alu1|Add0~77_combout ),
	.datab(\RF1|regsOutA [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~76 ),
	.combout(\alu1|Add0~78_combout ),
	.cout(\alu1|Add0~79 ));
// synopsys translate_off
defparam \alu1|Add0~78 .lut_mask = 16'h698E;
defparam \alu1|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneii_lcell_comb \alu1|Add0~81 (
// Equation(s):
// \alu1|Add0~81_combout  = (\RF1|regsOutA [26] & ((\alu1|Add0~80_combout  & (\alu1|Add0~79  & VCC)) # (!\alu1|Add0~80_combout  & (!\alu1|Add0~79 )))) # (!\RF1|regsOutA [26] & ((\alu1|Add0~80_combout  & (!\alu1|Add0~79 )) # (!\alu1|Add0~80_combout  & 
// ((\alu1|Add0~79 ) # (GND)))))
// \alu1|Add0~82  = CARRY((\RF1|regsOutA [26] & (!\alu1|Add0~80_combout  & !\alu1|Add0~79 )) # (!\RF1|regsOutA [26] & ((!\alu1|Add0~79 ) # (!\alu1|Add0~80_combout ))))

	.dataa(\RF1|regsOutA [26]),
	.datab(\alu1|Add0~80_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~79 ),
	.combout(\alu1|Add0~81_combout ),
	.cout(\alu1|Add0~82 ));
// synopsys translate_off
defparam \alu1|Add0~81 .lut_mask = 16'h9617;
defparam \alu1|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
cycloneii_lcell_comb \alu1|ULAout[26]~80 (
// Equation(s):
// \alu1|ULAout[26]~80_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~81_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & (\alu1|multiplier_1|produto [26])))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|multiplier_1|produto [26]),
	.datad(\alu1|Add0~81_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[26]~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[26]~80 .lut_mask = 16'hEA62;
defparam \alu1|ULAout[26]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneii_lcell_comb \mux1|muxOut[26]~26 (
// Equation(s):
// \mux1|muxOut[26]~26_combout  = (!\ctrR1|regOut [5] & \RF1|regsOutB [26])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrR1|regOut [5]),
	.datad(\RF1|regsOutB [26]),
	.cin(gnd),
	.combout(\mux1|muxOut[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[26]~26 .lut_mask = 16'h0F00;
defparam \mux1|muxOut[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
cycloneii_lcell_comb \alu1|ULAout[26]~81 (
// Equation(s):
// \alu1|ULAout[26]~81_combout  = (!\ctrR1|regOut [1] & ((\RF1|regsOutA [26] & ((\mux1|muxOut[26]~26_combout ) # (\alu1|ULAout[26]~80_combout ))) # (!\RF1|regsOutA [26] & (\mux1|muxOut[26]~26_combout  & \alu1|ULAout[26]~80_combout ))))

	.dataa(\RF1|regsOutA [26]),
	.datab(\ctrR1|regOut [1]),
	.datac(\mux1|muxOut[26]~26_combout ),
	.datad(\alu1|ULAout[26]~80_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[26]~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[26]~81 .lut_mask = 16'h3220;
defparam \alu1|ULAout[26]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cycloneii_lcell_comb \alu1|ULAout[26]~82 (
// Equation(s):
// \alu1|ULAout[26]~82_combout  = (!\reset~combout  & ((\ctrR1|regOut [2] & ((\alu1|ULAout[26]~81_combout ))) # (!\ctrR1|regOut [2] & (\alu1|ULAout[26]~80_combout ))))

	.dataa(\reset~combout ),
	.datab(\alu1|ULAout[26]~80_combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[26]~81_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[26]~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[26]~82 .lut_mask = 16'h5404;
defparam \alu1|ULAout[26]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N5
cycloneii_lcell_ff \D1|regOut[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[26]~82_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [26]));

// Location: LCFF_X16_Y17_N13
cycloneii_lcell_ff \D2|regOut[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [26]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [26]));

// Location: LCCOMB_X16_Y17_N12
cycloneii_lcell_comb \mux2|muxOut[26]~26 (
// Equation(s):
// \mux2|muxOut[26]~26_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [26])) # (!\ctrR3|regOut [4] & ((\D2|regOut [26])))

	.dataa(vcc),
	.datab(\ram1|ramOut [26]),
	.datac(\D2|regOut [26]),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[26]~26 .lut_mask = 16'hCCF0;
defparam \mux2|muxOut[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N15
cycloneii_lcell_ff \RF1|regT6[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [26]));

// Location: LCFF_X24_Y9_N13
cycloneii_lcell_ff \RF1|regT5[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [26]));

// Location: LCCOMB_X21_Y9_N26
cycloneii_lcell_comb \RF1|Mux37~7 (
// Equation(s):
// \RF1|Mux37~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// ((\RF1|regT5 [26]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regT4 [26]))))

	.dataa(\RF1|regT4 [26]),
	.datab(\RF1|regT5 [26]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux37~7 .lut_mask = 16'hFC0A;
defparam \RF1|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneii_lcell_comb \RF1|Mux37~8 (
// Equation(s):
// \RF1|Mux37~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux37~7_combout  & (\RF1|regT7 [26])) # (!\RF1|Mux37~7_combout  & ((\RF1|regT6 [26]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux37~7_combout ))))

	.dataa(\RF1|regT7 [26]),
	.datab(\RF1|regT6 [26]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\RF1|Mux37~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux37~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N1
cycloneii_lcell_ff \RF1|regT3[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [26]));

// Location: LCFF_X16_Y11_N17
cycloneii_lcell_ff \RF1|regT1[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [26]));

// Location: LCFF_X15_Y11_N29
cycloneii_lcell_ff \RF1|regT2[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [26]));

// Location: LCCOMB_X16_Y11_N0
cycloneii_lcell_comb \RF1|Mux37~2 (
// Equation(s):
// \RF1|Mux37~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// ((\RF1|regT2 [26]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|regT0 [26]))))

	.dataa(\RF1|regT0 [26]),
	.datab(\RF1|regT2 [26]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux37~2 .lut_mask = 16'hFC0A;
defparam \RF1|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneii_lcell_comb \RF1|Mux37~3 (
// Equation(s):
// \RF1|Mux37~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux37~2_combout  & (\RF1|regT3 [26])) # (!\RF1|Mux37~2_combout  & ((\RF1|regT1 [26]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux37~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regT3 [26]),
	.datac(\RF1|regT1 [26]),
	.datad(\RF1|Mux37~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux37~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N19
cycloneii_lcell_ff \RF1|regS3[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [26]));

// Location: LCFF_X19_Y11_N9
cycloneii_lcell_ff \RF1|regS1[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [26]));

// Location: LCFF_X18_Y11_N27
cycloneii_lcell_ff \RF1|regS0[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [26]));

// Location: LCCOMB_X18_Y11_N26
cycloneii_lcell_comb \RF1|Mux37~4 (
// Equation(s):
// \RF1|Mux37~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (\RF1|regS2 [26])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regS0 [26])))))

	.dataa(\RF1|regS2 [26]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS0 [26]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux37~4 .lut_mask = 16'hEE30;
defparam \RF1|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneii_lcell_comb \RF1|Mux37~5 (
// Equation(s):
// \RF1|Mux37~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux37~4_combout  & (\RF1|regS3 [26])) # (!\RF1|Mux37~4_combout  & ((\RF1|regS1 [26]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux37~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regS3 [26]),
	.datac(\RF1|regS1 [26]),
	.datad(\RF1|Mux37~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux37~5 .lut_mask = 16'hDDA0;
defparam \RF1|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
cycloneii_lcell_comb \RF1|Mux37~6 (
// Equation(s):
// \RF1|Mux37~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|Mux37~3_combout )) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux37~5_combout )))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|Mux37~3_combout ),
	.datad(\RF1|Mux37~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux37~6 .lut_mask = 16'hD9C8;
defparam \RF1|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N19
cycloneii_lcell_ff \RF1|regS6[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [26]));

// Location: LCFF_X18_Y9_N15
cycloneii_lcell_ff \RF1|regS4[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [26]));

// Location: LCCOMB_X18_Y9_N24
cycloneii_lcell_comb \RF1|Mux37~0 (
// Equation(s):
// \RF1|Mux37~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regS5 [26]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regS4 [26] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regS5 [26]),
	.datab(\RF1|regS4 [26]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux37~0 .lut_mask = 16'hF0AC;
defparam \RF1|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneii_lcell_comb \RF1|Mux37~1 (
// Equation(s):
// \RF1|Mux37~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux37~0_combout  & (\RF1|regS7 [26])) # (!\RF1|Mux37~0_combout  & ((\RF1|regS6 [26]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux37~0_combout ))))

	.dataa(\RF1|regS7 [26]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regS6 [26]),
	.datad(\RF1|Mux37~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux37~1 .lut_mask = 16'hBBC0;
defparam \RF1|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N4
cycloneii_lcell_comb \RF1|Mux37~9 (
// Equation(s):
// \RF1|Mux37~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux37~6_combout  & (\RF1|Mux37~8_combout )) # (!\RF1|Mux37~6_combout  & ((\RF1|Mux37~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & 
// (((\RF1|Mux37~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|Mux37~8_combout ),
	.datac(\RF1|Mux37~6_combout ),
	.datad(\RF1|Mux37~1_combout ),
	.cin(gnd),
	.combout(\RF1|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux37~9 .lut_mask = 16'hDAD0;
defparam \RF1|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N5
cycloneii_lcell_ff \RF1|regsOutB[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux37~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [26]));

// Location: LCFF_X16_Y14_N15
cycloneii_lcell_ff \B|regOut[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [26]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [26]));

// Location: LCCOMB_X14_Y15_N8
cycloneii_lcell_comb \ram1|ramOut[25]~25 (
// Equation(s):
// \ram1|ramOut[25]~25_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a25 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~26_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~26_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\ram1|ramOut[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[25]~25 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y15_N11
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[71] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [71]));

// Location: LCFF_X14_Y15_N9
cycloneii_lcell_ff \ram1|ramOut[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[25]~25_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [71]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [25]));

// Location: LCCOMB_X18_Y13_N2
cycloneii_lcell_comb \mux2|muxOut[25]~25 (
// Equation(s):
// \mux2|muxOut[25]~25_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [25]))) # (!\ctrR3|regOut [4] & (\D2|regOut [25]))

	.dataa(\D2|regOut [25]),
	.datab(\ctrR3|regOut [4]),
	.datac(vcc),
	.datad(\ram1|ramOut [25]),
	.cin(gnd),
	.combout(\mux2|muxOut[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[25]~25 .lut_mask = 16'hEE22;
defparam \mux2|muxOut[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N7
cycloneii_lcell_ff \RF1|regT7[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[25]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [25]));

// Location: LCCOMB_X24_Y10_N22
cycloneii_lcell_comb \RF1|Mux38~7 (
// Equation(s):
// \RF1|Mux38~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS7 [25]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS3 [25] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regS7 [25]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS3 [25]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux38~7 .lut_mask = 16'hCCB8;
defparam \RF1|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
cycloneii_lcell_comb \RF1|Mux38~8 (
// Equation(s):
// \RF1|Mux38~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux38~7_combout  & (\RF1|regT7 [25])) # (!\RF1|Mux38~7_combout  & ((\RF1|regT3 [25]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux38~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT7 [25]),
	.datac(\RF1|regT3 [25]),
	.datad(\RF1|Mux38~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux38~8 .lut_mask = 16'hDDA0;
defparam \RF1|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N13
cycloneii_lcell_ff \RF1|regS5[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[25]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [25]));

// Location: LCCOMB_X22_Y10_N12
cycloneii_lcell_comb \RF1|Mux38~2 (
// Equation(s):
// \RF1|Mux38~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS5 [25]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS1 [25] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regS1 [25]),
	.datac(\RF1|regS5 [25]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux38~2 .lut_mask = 16'hAAE4;
defparam \RF1|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneii_lcell_comb \RF1|Mux38~3 (
// Equation(s):
// \RF1|Mux38~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux38~2_combout  & (\RF1|regT5 [25])) # (!\RF1|Mux38~2_combout  & ((\RF1|regT1 [25]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux38~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT5 [25]),
	.datac(\RF1|regT1 [25]),
	.datad(\RF1|Mux38~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux38~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N21
cycloneii_lcell_ff \RF1|regS4[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[25]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [25]));

// Location: LCFF_X20_Y12_N1
cycloneii_lcell_ff \RF1|regT0[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[25]~25_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [25]));

// Location: LCCOMB_X20_Y12_N0
cycloneii_lcell_comb \RF1|Mux38~4 (
// Equation(s):
// \RF1|Mux38~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|regT0 [25]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regS0 [25] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regS0 [25]),
	.datac(\RF1|regT0 [25]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux38~4 .lut_mask = 16'hAAE4;
defparam \RF1|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
cycloneii_lcell_comb \RF1|Mux38~5 (
// Equation(s):
// \RF1|Mux38~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux38~4_combout  & (\RF1|regT4 [25])) # (!\RF1|Mux38~4_combout  & ((\RF1|regS4 [25]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux38~4_combout ))))

	.dataa(\RF1|regT4 [25]),
	.datab(\RF1|regS4 [25]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\RF1|Mux38~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux38~5 .lut_mask = 16'hAFC0;
defparam \RF1|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneii_lcell_comb \RF1|Mux38~6 (
// Equation(s):
// \RF1|Mux38~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ) # ((\RF1|Mux38~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux38~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux38~3_combout ),
	.datad(\RF1|Mux38~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux38~6 .lut_mask = 16'hB9A8;
defparam \RF1|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneii_lcell_comb \RF1|Mux38~9 (
// Equation(s):
// \RF1|Mux38~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux38~6_combout  & ((\RF1|Mux38~8_combout ))) # (!\RF1|Mux38~6_combout  & (\RF1|Mux38~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout 
//  & (((\RF1|Mux38~6_combout ))))

	.dataa(\RF1|Mux38~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux38~8_combout ),
	.datad(\RF1|Mux38~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux38~9 .lut_mask = 16'hF388;
defparam \RF1|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N21
cycloneii_lcell_ff \RF1|regsOutB[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux38~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [25]));

// Location: LCFF_X15_Y13_N3
cycloneii_lcell_ff \B|regOut[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [25]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [25]));

// Location: LCCOMB_X14_Y15_N10
cycloneii_lcell_comb \ram1|ramOut[24]~24 (
// Equation(s):
// \ram1|ramOut[24]~24_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # (!\ram1|ram~0_regout  & (\ram1|ram~25_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~25_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\ram1|ramOut[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[24]~24 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[69]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[69]~feeder_combout  = \B|regOut [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [24]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[69]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y15_N27
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[69] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[69]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [69]));

// Location: LCFF_X14_Y15_N11
cycloneii_lcell_ff \ram1|ramOut[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[24]~24_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [69]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [24]));

// Location: LCCOMB_X24_Y15_N30
cycloneii_lcell_comb \mux2|muxOut[24]~24 (
// Equation(s):
// \mux2|muxOut[24]~24_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [24]))) # (!\ctrR3|regOut [4] & (\D2|regOut [24]))

	.dataa(\ctrR3|regOut [4]),
	.datab(vcc),
	.datac(\D2|regOut [24]),
	.datad(\ram1|ramOut [24]),
	.cin(gnd),
	.combout(\mux2|muxOut[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[24]~24 .lut_mask = 16'hFA50;
defparam \mux2|muxOut[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N23
cycloneii_lcell_ff \RF1|regS2[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [24]));

// Location: LCFF_X18_Y11_N13
cycloneii_lcell_ff \RF1|regS0[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[24]~24_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [24]));

// Location: LCCOMB_X18_Y11_N12
cycloneii_lcell_comb \RF1|Mux39~4 (
// Equation(s):
// \RF1|Mux39~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|regS1 [24]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|regS0 [24] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|regS1 [24]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|regS0 [24]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux39~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneii_lcell_comb \RF1|Mux39~5 (
// Equation(s):
// \RF1|Mux39~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux39~4_combout  & (\RF1|regS3 [24])) # (!\RF1|Mux39~4_combout  & ((\RF1|regS2 [24]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux39~4_combout ))))

	.dataa(\RF1|regS3 [24]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|regS2 [24]),
	.datad(\RF1|Mux39~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux39~5 .lut_mask = 16'hBBC0;
defparam \RF1|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneii_lcell_comb \RF1|regS4[24]~feeder (
// Equation(s):
// \RF1|regS4[24]~feeder_combout  = \mux2|muxOut[24]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[24]~24_combout ),
	.cin(gnd),
	.combout(\RF1|regS4[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS4[24]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS4[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N5
cycloneii_lcell_ff \RF1|regS4[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS4[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [24]));

// Location: LCCOMB_X18_Y9_N30
cycloneii_lcell_comb \RF1|Mux39~2 (
// Equation(s):
// \RF1|Mux39~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (\RF1|regS6 [24])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|regS4 [24])))))

	.dataa(\RF1|regS6 [24]),
	.datab(\RF1|regS4 [24]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux39~2 .lut_mask = 16'hFA0C;
defparam \RF1|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneii_lcell_comb \RF1|Mux39~3 (
// Equation(s):
// \RF1|Mux39~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux39~2_combout  & (\RF1|regS7 [24])) # (!\RF1|Mux39~2_combout  & ((\RF1|regS5 [24]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux39~2_combout ))))

	.dataa(\RF1|regS7 [24]),
	.datab(\RF1|regS5 [24]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\RF1|Mux39~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux39~3 .lut_mask = 16'hAFC0;
defparam \RF1|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
cycloneii_lcell_comb \RF1|Mux39~6 (
// Equation(s):
// \RF1|Mux39~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 ) # ((\RF1|Mux39~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// (\RF1|Mux39~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|Mux39~5_combout ),
	.datad(\RF1|Mux39~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux39~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneii_lcell_comb \RF1|regT6[24]~feeder (
// Equation(s):
// \RF1|regT6[24]~feeder_combout  = \mux2|muxOut[24]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[24]~24_combout ),
	.cin(gnd),
	.combout(\RF1|regT6[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT6[24]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT6[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N7
cycloneii_lcell_ff \RF1|regT6[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT6[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [24]));

// Location: LCCOMB_X25_Y11_N0
cycloneii_lcell_comb \RF1|Mux39~7 (
// Equation(s):
// \RF1|Mux39~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// ((\RF1|regT6 [24]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|regT4 [24]))))

	.dataa(\RF1|regT4 [24]),
	.datab(\RF1|regT6 [24]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux39~7 .lut_mask = 16'hFC0A;
defparam \RF1|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneii_lcell_comb \RF1|Mux39~8 (
// Equation(s):
// \RF1|Mux39~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux39~7_combout  & ((\RF1|regT7 [24]))) # (!\RF1|Mux39~7_combout  & (\RF1|regT5 [24])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux39~7_combout ))))

	.dataa(\RF1|regT5 [24]),
	.datab(\RF1|regT7 [24]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\RF1|Mux39~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux39~8 .lut_mask = 16'hCFA0;
defparam \RF1|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N10
cycloneii_lcell_comb \RF1|Mux39~9 (
// Equation(s):
// \RF1|Mux39~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux39~6_combout  & ((\RF1|Mux39~8_combout ))) # (!\RF1|Mux39~6_combout  & (\RF1|Mux39~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// (((\RF1|Mux39~6_combout ))))

	.dataa(\RF1|Mux39~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|Mux39~6_combout ),
	.datad(\RF1|Mux39~8_combout ),
	.cin(gnd),
	.combout(\RF1|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux39~9 .lut_mask = 16'hF838;
defparam \RF1|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y12_N11
cycloneii_lcell_ff \RF1|regsOutB[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux39~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [24]));

// Location: LCFF_X20_Y15_N23
cycloneii_lcell_ff \B|regOut[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [24]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [24]));

// Location: LCCOMB_X14_Y15_N20
cycloneii_lcell_comb \ram1|ramOut[27]~27 (
// Equation(s):
// \ram1|ramOut[27]~27_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a27 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~28_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~28_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\ram1|ramOut[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[27]~27 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N21
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[75] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [75]));

// Location: LCFF_X14_Y15_N21
cycloneii_lcell_ff \ram1|ramOut[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[27]~27_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [75]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [27]));

// Location: LCCOMB_X20_Y11_N20
cycloneii_lcell_comb \mux2|muxOut[27]~27 (
// Equation(s):
// \mux2|muxOut[27]~27_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [27]))) # (!\ctrR3|regOut [4] & (\D2|regOut [27]))

	.dataa(\D2|regOut [27]),
	.datab(\ram1|ramOut [27]),
	.datac(vcc),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[27]~27 .lut_mask = 16'hCCAA;
defparam \mux2|muxOut[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneii_lcell_comb \RF1|regS5[27]~feeder (
// Equation(s):
// \RF1|regS5[27]~feeder_combout  = \mux2|muxOut[27]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[27]~27_combout ),
	.cin(gnd),
	.combout(\RF1|regS5[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS5[27]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS5[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N23
cycloneii_lcell_ff \RF1|regS5[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS5[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [27]));

// Location: LCCOMB_X24_Y10_N16
cycloneii_lcell_comb \RF1|regS1[27]~feeder (
// Equation(s):
// \RF1|regS1[27]~feeder_combout  = \mux2|muxOut[27]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[27]~27_combout ),
	.cin(gnd),
	.combout(\RF1|regS1[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS1[27]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS1[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N17
cycloneii_lcell_ff \RF1|regS1[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS1[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [27]));

// Location: LCCOMB_X20_Y9_N0
cycloneii_lcell_comb \RF1|Mux36~0 (
// Equation(s):
// \RF1|Mux36~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT1 [27])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS1 [27])))))

	.dataa(\RF1|regT1 [27]),
	.datab(\RF1|regS1 [27]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux36~0 .lut_mask = 16'hFA0C;
defparam \RF1|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N18
cycloneii_lcell_comb \RF1|Mux36~1 (
// Equation(s):
// \RF1|Mux36~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux36~0_combout  & (\RF1|regT5 [27])) # (!\RF1|Mux36~0_combout  & ((\RF1|regS5 [27]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux36~0_combout ))))

	.dataa(\RF1|regT5 [27]),
	.datab(\RF1|regS5 [27]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\RF1|Mux36~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux36~1 .lut_mask = 16'hAFC0;
defparam \RF1|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N3
cycloneii_lcell_ff \RF1|regT4[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[27]~27_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [27]));

// Location: LCFF_X20_Y12_N29
cycloneii_lcell_ff \RF1|regT0[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[27]~27_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [27]));

// Location: LCFF_X20_Y12_N7
cycloneii_lcell_ff \RF1|regS0[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[27]~27_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [27]));

// Location: LCCOMB_X20_Y12_N6
cycloneii_lcell_comb \RF1|Mux36~4 (
// Equation(s):
// \RF1|Mux36~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS4 [27])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS0 [27])))))

	.dataa(\RF1|regS4 [27]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regS0 [27]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux36~4 .lut_mask = 16'hEE30;
defparam \RF1|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
cycloneii_lcell_comb \RF1|Mux36~5 (
// Equation(s):
// \RF1|Mux36~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux36~4_combout  & (\RF1|regT4 [27])) # (!\RF1|Mux36~4_combout  & ((\RF1|regT0 [27]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux36~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT4 [27]),
	.datac(\RF1|regT0 [27]),
	.datad(\RF1|Mux36~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux36~5 .lut_mask = 16'hDDA0;
defparam \RF1|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneii_lcell_comb \RF1|regT2[27]~feeder (
// Equation(s):
// \RF1|regT2[27]~feeder_combout  = \mux2|muxOut[27]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[27]~27_combout ),
	.cin(gnd),
	.combout(\RF1|regT2[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT2[27]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT2[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N25
cycloneii_lcell_ff \RF1|regT2[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT2[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [27]));

// Location: LCFF_X18_Y14_N19
cycloneii_lcell_ff \RF1|regS6[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[27]~27_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [27]));

// Location: LCCOMB_X18_Y14_N18
cycloneii_lcell_comb \RF1|Mux36~2 (
// Equation(s):
// \RF1|Mux36~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS6 [27]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS2 [27] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regS2 [27]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS6 [27]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux36~2 .lut_mask = 16'hCCE2;
defparam \RF1|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneii_lcell_comb \RF1|Mux36~3 (
// Equation(s):
// \RF1|Mux36~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux36~2_combout  & (\RF1|regT6 [27])) # (!\RF1|Mux36~2_combout  & ((\RF1|regT2 [27]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux36~2_combout ))))

	.dataa(\RF1|regT6 [27]),
	.datab(\RF1|regT2 [27]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\RF1|Mux36~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux36~3 .lut_mask = 16'hAFC0;
defparam \RF1|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N24
cycloneii_lcell_comb \RF1|Mux36~6 (
// Equation(s):
// \RF1|Mux36~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// ((\RF1|Mux36~3_combout ))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|Mux36~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\RF1|Mux36~5_combout ),
	.datad(\RF1|Mux36~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux36~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N15
cycloneii_lcell_ff \RF1|regS7[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[27]~27_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [27]));

// Location: LCCOMB_X24_Y10_N2
cycloneii_lcell_comb \RF1|regS3[27]~feeder (
// Equation(s):
// \RF1|regS3[27]~feeder_combout  = \mux2|muxOut[27]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[27]~27_combout ),
	.cin(gnd),
	.combout(\RF1|regS3[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS3[27]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS3[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N3
cycloneii_lcell_ff \RF1|regS3[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS3[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [27]));

// Location: LCCOMB_X24_Y11_N20
cycloneii_lcell_comb \RF1|Mux36~7 (
// Equation(s):
// \RF1|Mux36~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regT3 [27]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|regS3 [27] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\RF1|regT3 [27]),
	.datab(\RF1|regS3 [27]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux36~7 .lut_mask = 16'hF0AC;
defparam \RF1|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N27
cycloneii_lcell_ff \RF1|regT7[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[27]~27_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [27]));

// Location: LCCOMB_X24_Y11_N28
cycloneii_lcell_comb \RF1|Mux36~8 (
// Equation(s):
// \RF1|Mux36~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux36~7_combout  & ((\RF1|regT7 [27]))) # (!\RF1|Mux36~7_combout  & (\RF1|regS7 [27])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux36~7_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regS7 [27]),
	.datac(\RF1|Mux36~7_combout ),
	.datad(\RF1|regT7 [27]),
	.cin(gnd),
	.combout(\RF1|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux36~8 .lut_mask = 16'hF858;
defparam \RF1|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N6
cycloneii_lcell_comb \RF1|Mux36~9 (
// Equation(s):
// \RF1|Mux36~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux36~6_combout  & ((\RF1|Mux36~8_combout ))) # (!\RF1|Mux36~6_combout  & (\RF1|Mux36~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (((\RF1|Mux36~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|Mux36~1_combout ),
	.datac(\RF1|Mux36~6_combout ),
	.datad(\RF1|Mux36~8_combout ),
	.cin(gnd),
	.combout(\RF1|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux36~9 .lut_mask = 16'hF858;
defparam \RF1|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N7
cycloneii_lcell_ff \RF1|regsOutB[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux36~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [27]));

// Location: LCCOMB_X16_Y13_N18
cycloneii_lcell_comb \alu1|Add0~83 (
// Equation(s):
// \alu1|Add0~83_combout  = \ctrR1|regOut [1] $ (((\RF1|regsOutB [27] & !\ctrR1|regOut [5])))

	.dataa(\ctrR1|regOut [1]),
	.datab(\RF1|regsOutB [27]),
	.datac(vcc),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\alu1|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~83 .lut_mask = 16'hAA66;
defparam \alu1|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneii_lcell_comb \alu1|Add0~84 (
// Equation(s):
// \alu1|Add0~84_combout  = ((\RF1|regsOutA [27] $ (\alu1|Add0~83_combout  $ (!\alu1|Add0~82 )))) # (GND)
// \alu1|Add0~85  = CARRY((\RF1|regsOutA [27] & ((\alu1|Add0~83_combout ) # (!\alu1|Add0~82 ))) # (!\RF1|regsOutA [27] & (\alu1|Add0~83_combout  & !\alu1|Add0~82 )))

	.dataa(\RF1|regsOutA [27]),
	.datab(\alu1|Add0~83_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~82 ),
	.combout(\alu1|Add0~84_combout ),
	.cout(\alu1|Add0~85 ));
// synopsys translate_off
defparam \alu1|Add0~84 .lut_mask = 16'h698E;
defparam \alu1|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneii_lcell_comb \alu1|Add0~87 (
// Equation(s):
// \alu1|Add0~87_combout  = (\RF1|regsOutA [28] & ((\alu1|Add0~86_combout  & (\alu1|Add0~85  & VCC)) # (!\alu1|Add0~86_combout  & (!\alu1|Add0~85 )))) # (!\RF1|regsOutA [28] & ((\alu1|Add0~86_combout  & (!\alu1|Add0~85 )) # (!\alu1|Add0~86_combout  & 
// ((\alu1|Add0~85 ) # (GND)))))
// \alu1|Add0~88  = CARRY((\RF1|regsOutA [28] & (!\alu1|Add0~86_combout  & !\alu1|Add0~85 )) # (!\RF1|regsOutA [28] & ((!\alu1|Add0~85 ) # (!\alu1|Add0~86_combout ))))

	.dataa(\RF1|regsOutA [28]),
	.datab(\alu1|Add0~86_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~85 ),
	.combout(\alu1|Add0~87_combout ),
	.cout(\alu1|Add0~88 ));
// synopsys translate_off
defparam \alu1|Add0~87 .lut_mask = 16'h9617;
defparam \alu1|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneii_lcell_comb \alu1|Add0~90 (
// Equation(s):
// \alu1|Add0~90_combout  = ((\alu1|Add0~89_combout  $ (\RF1|regsOutA [29] $ (!\alu1|Add0~88 )))) # (GND)
// \alu1|Add0~91  = CARRY((\alu1|Add0~89_combout  & ((\RF1|regsOutA [29]) # (!\alu1|Add0~88 ))) # (!\alu1|Add0~89_combout  & (\RF1|regsOutA [29] & !\alu1|Add0~88 )))

	.dataa(\alu1|Add0~89_combout ),
	.datab(\RF1|regsOutA [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~88 ),
	.combout(\alu1|Add0~90_combout ),
	.cout(\alu1|Add0~91 ));
// synopsys translate_off
defparam \alu1|Add0~90 .lut_mask = 16'h698E;
defparam \alu1|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneii_lcell_comb \alu1|ULAout[29]~89 (
// Equation(s):
// \alu1|ULAout[29]~89_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & ((\alu1|Add0~90_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|multiplier_1|produto [29])))) # (!\alu1|ULAout[8]~0_combout  & (\alu1|ULAout[8]~1_combout ))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|multiplier_1|produto [29]),
	.datad(\alu1|Add0~90_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[29]~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[29]~89 .lut_mask = 16'hEC64;
defparam \alu1|ULAout[29]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneii_lcell_comb \mux1|muxOut[29]~29 (
// Equation(s):
// \mux1|muxOut[29]~29_combout  = (!\ctrR1|regOut [5] & \RF1|regsOutB [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrR1|regOut [5]),
	.datad(\RF1|regsOutB [29]),
	.cin(gnd),
	.combout(\mux1|muxOut[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[29]~29 .lut_mask = 16'h0F00;
defparam \mux1|muxOut[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneii_lcell_comb \alu1|ULAout[29]~90 (
// Equation(s):
// \alu1|ULAout[29]~90_combout  = (!\ctrR1|regOut [1] & ((\RF1|regsOutA [29] & ((\mux1|muxOut[29]~29_combout ) # (\alu1|ULAout[29]~89_combout ))) # (!\RF1|regsOutA [29] & (\mux1|muxOut[29]~29_combout  & \alu1|ULAout[29]~89_combout ))))

	.dataa(\ctrR1|regOut [1]),
	.datab(\RF1|regsOutA [29]),
	.datac(\mux1|muxOut[29]~29_combout ),
	.datad(\alu1|ULAout[29]~89_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[29]~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[29]~90 .lut_mask = 16'h5440;
defparam \alu1|ULAout[29]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneii_lcell_comb \alu1|ULAout[29]~91 (
// Equation(s):
// \alu1|ULAout[29]~91_combout  = (!\reset~combout  & ((\ctrR1|regOut [2] & ((\alu1|ULAout[29]~90_combout ))) # (!\ctrR1|regOut [2] & (\alu1|ULAout[29]~89_combout ))))

	.dataa(\reset~combout ),
	.datab(\alu1|ULAout[29]~89_combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[29]~90_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[29]~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[29]~91 .lut_mask = 16'h5404;
defparam \alu1|ULAout[29]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N31
cycloneii_lcell_ff \D1|regOut[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[29]~91_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [29]));

// Location: LCFF_X24_Y15_N13
cycloneii_lcell_ff \D2|regOut[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [29]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [29]));

// Location: LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \mux2|muxOut[29]~29 (
// Equation(s):
// \mux2|muxOut[29]~29_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [29])) # (!\ctrR3|regOut [4] & ((\D2|regOut [29])))

	.dataa(\ctrR3|regOut [4]),
	.datab(\ram1|ramOut [29]),
	.datac(\D2|regOut [29]),
	.datad(vcc),
	.cin(gnd),
	.combout(\mux2|muxOut[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[29]~29 .lut_mask = 16'hD8D8;
defparam \mux2|muxOut[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneii_lcell_comb \RF1|regT7[29]~feeder (
// Equation(s):
// \RF1|regT7[29]~feeder_combout  = \mux2|muxOut[29]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux2|muxOut[29]~29_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF1|regT7[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[29]~feeder .lut_mask = 16'hF0F0;
defparam \RF1|regT7[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y9_N29
cycloneii_lcell_ff \RF1|regT7[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [29]));

// Location: LCFF_X16_Y9_N1
cycloneii_lcell_ff \RF1|regS3[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[29]~29_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [29]));

// Location: LCCOMB_X18_Y9_N16
cycloneii_lcell_comb \RF1|Mux34~7 (
// Equation(s):
// \RF1|Mux34~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS7 [29])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS3 [29])))))

	.dataa(\RF1|regS7 [29]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regS3 [29]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux34~7 .lut_mask = 16'hEE30;
defparam \RF1|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneii_lcell_comb \RF1|Mux34~8 (
// Equation(s):
// \RF1|Mux34~8_combout  = (\RF1|Mux34~7_combout  & (((\RF1|regT7 [29]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\RF1|Mux34~7_combout  & (\RF1|regT3 [29] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regT3 [29]),
	.datab(\RF1|regT7 [29]),
	.datac(\RF1|Mux34~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux34~8 .lut_mask = 16'hCAF0;
defparam \RF1|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N17
cycloneii_lcell_ff \RF1|regT0[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[29]~29_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [29]));

// Location: LCCOMB_X20_Y12_N16
cycloneii_lcell_comb \RF1|Mux34~4 (
// Equation(s):
// \RF1|Mux34~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|regT0 [29]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regS0 [29] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regS0 [29]),
	.datac(\RF1|regT0 [29]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux34~4 .lut_mask = 16'hAAE4;
defparam \RF1|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneii_lcell_comb \RF1|Mux34~5 (
// Equation(s):
// \RF1|Mux34~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux34~4_combout  & (\RF1|regT4 [29])) # (!\RF1|Mux34~4_combout  & ((\RF1|regS4 [29]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux34~4_combout ))))

	.dataa(\RF1|regT4 [29]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS4 [29]),
	.datad(\RF1|Mux34~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux34~5 .lut_mask = 16'hBBC0;
defparam \RF1|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N29
cycloneii_lcell_ff \RF1|regS5[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[29]~29_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [29]));

// Location: LCCOMB_X22_Y10_N28
cycloneii_lcell_comb \RF1|Mux34~2 (
// Equation(s):
// \RF1|Mux34~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|regS5 [29]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS1 [29] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|regS1 [29]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS5 [29]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux34~2 .lut_mask = 16'hCCE2;
defparam \RF1|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneii_lcell_comb \RF1|Mux34~3 (
// Equation(s):
// \RF1|Mux34~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux34~2_combout  & (\RF1|regT5 [29])) # (!\RF1|Mux34~2_combout  & ((\RF1|regT1 [29]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux34~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RF1|regT5 [29]),
	.datac(\RF1|regT1 [29]),
	.datad(\RF1|Mux34~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux34~3 .lut_mask = 16'hDDA0;
defparam \RF1|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N16
cycloneii_lcell_comb \RF1|Mux34~6 (
// Equation(s):
// \RF1|Mux34~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\rom1|rom_rtl_0|auto_generated|ram_block1a11 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// ((\RF1|Mux34~3_combout ))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|Mux34~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|Mux34~5_combout ),
	.datad(\RF1|Mux34~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux34~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N31
cycloneii_lcell_ff \RF1|regS6[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[29]~29_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [29]));

// Location: LCFF_X16_Y9_N7
cycloneii_lcell_ff \RF1|regT2[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[29]~29_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [29]));

// Location: LCCOMB_X16_Y9_N6
cycloneii_lcell_comb \RF1|Mux34~0 (
// Equation(s):
// \RF1|Mux34~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regT2 [29]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regS2 [29]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RF1|regS2 [29]),
	.datac(\RF1|regT2 [29]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux34~0 .lut_mask = 16'hFA44;
defparam \RF1|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneii_lcell_comb \RF1|Mux34~1 (
// Equation(s):
// \RF1|Mux34~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux34~0_combout  & (\RF1|regT6 [29])) # (!\RF1|Mux34~0_combout  & ((\RF1|regS6 [29]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux34~0_combout ))))

	.dataa(\RF1|regT6 [29]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\RF1|regS6 [29]),
	.datad(\RF1|Mux34~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux34~1 .lut_mask = 16'hBBC0;
defparam \RF1|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N10
cycloneii_lcell_comb \RF1|Mux34~9 (
// Equation(s):
// \RF1|Mux34~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux34~6_combout  & (\RF1|Mux34~8_combout )) # (!\RF1|Mux34~6_combout  & ((\RF1|Mux34~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout 
//  & (((\RF1|Mux34~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|Mux34~8_combout ),
	.datac(\RF1|Mux34~6_combout ),
	.datad(\RF1|Mux34~1_combout ),
	.cin(gnd),
	.combout(\RF1|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux34~9 .lut_mask = 16'hDAD0;
defparam \RF1|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N11
cycloneii_lcell_ff \RF1|regsOutB[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux34~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [29]));

// Location: LCFF_X16_Y15_N25
cycloneii_lcell_ff \B|regOut[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [29]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [29]));

// Location: LCCOMB_X14_Y15_N18
cycloneii_lcell_comb \ram1|ramOut[28]~28 (
// Equation(s):
// \ram1|ramOut[28]~28_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # (!\ram1|ram~0_regout  & (\ram1|ram~29_regout ))

	.dataa(\ram1|ram~0_regout ),
	.datab(\ram1|ram~29_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.cin(gnd),
	.combout(\ram1|ramOut[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[28]~28 .lut_mask = 16'hEE44;
defparam \ram1|ramOut[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[77]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[77]~feeder_combout  = \B|regOut [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [28]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[77]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[77]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[77]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N23
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[77] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[77]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [77]));

// Location: LCFF_X14_Y15_N19
cycloneii_lcell_ff \ram1|ramOut[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[28]~28_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [77]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [28]));

// Location: LCCOMB_X15_Y15_N10
cycloneii_lcell_comb \mux2|muxOut[28]~28 (
// Equation(s):
// \mux2|muxOut[28]~28_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [28]))) # (!\ctrR3|regOut [4] & (\D2|regOut [28]))

	.dataa(\D2|regOut [28]),
	.datab(\ctrR3|regOut [4]),
	.datac(vcc),
	.datad(\ram1|ramOut [28]),
	.cin(gnd),
	.combout(\mux2|muxOut[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[28]~28 .lut_mask = 16'hEE22;
defparam \mux2|muxOut[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneii_lcell_comb \RF1|regT3[28]~feeder (
// Equation(s):
// \RF1|regT3[28]~feeder_combout  = \mux2|muxOut[28]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[28]~28_combout ),
	.cin(gnd),
	.combout(\RF1|regT3[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT3[28]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT3[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N23
cycloneii_lcell_ff \RF1|regT3[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT3[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [28]));

// Location: LCFF_X16_Y9_N5
cycloneii_lcell_ff \RF1|regT2[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[28]~28_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [28]));

// Location: LCCOMB_X16_Y9_N18
cycloneii_lcell_comb \RF1|Mux35~1 (
// Equation(s):
// \RF1|Mux35~1_combout  = (\RF1|Mux35~0_combout  & ((\RF1|regT3 [28]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (!\RF1|Mux35~0_combout  & (((\RF1|regT2 [28] & \rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\RF1|Mux35~0_combout ),
	.datab(\RF1|regT3 [28]),
	.datac(\RF1|regT2 [28]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux35~1 .lut_mask = 16'hD8AA;
defparam \RF1|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneii_lcell_comb \RF1|regS5[28]~feeder (
// Equation(s):
// \RF1|regS5[28]~feeder_combout  = \mux2|muxOut[28]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[28]~28_combout ),
	.cin(gnd),
	.combout(\RF1|regS5[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS5[28]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS5[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N29
cycloneii_lcell_ff \RF1|regS5[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS5[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [28]));

// Location: LCFF_X21_Y9_N17
cycloneii_lcell_ff \RF1|regS7[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[28]~28_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [28]));

// Location: LCFF_X21_Y9_N23
cycloneii_lcell_ff \RF1|regS6[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[28]~28_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [28]));

// Location: LCCOMB_X20_Y9_N22
cycloneii_lcell_comb \RF1|Mux35~2 (
// Equation(s):
// \RF1|Mux35~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\RF1|regS6 [28]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (\RF1|regS4 [28] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\RF1|regS4 [28]),
	.datab(\RF1|regS6 [28]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux35~2 .lut_mask = 16'hF0CA;
defparam \RF1|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N20
cycloneii_lcell_comb \RF1|Mux35~3 (
// Equation(s):
// \RF1|Mux35~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux35~2_combout  & ((\RF1|regS7 [28]))) # (!\RF1|Mux35~2_combout  & (\RF1|regS5 [28])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (((\RF1|Mux35~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RF1|regS5 [28]),
	.datac(\RF1|regS7 [28]),
	.datad(\RF1|Mux35~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux35~3 .lut_mask = 16'hF588;
defparam \RF1|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneii_lcell_comb \RF1|regS3[28]~feeder (
// Equation(s):
// \RF1|regS3[28]~feeder_combout  = \mux2|muxOut[28]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[28]~28_combout ),
	.cin(gnd),
	.combout(\RF1|regS3[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regS3[28]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regS3[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N17
cycloneii_lcell_ff \RF1|regS3[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regS3[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [28]));

// Location: LCFF_X16_Y10_N17
cycloneii_lcell_ff \RF1|regS2[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[28]~28_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [28]));

// Location: LCFF_X16_Y12_N17
cycloneii_lcell_ff \RF1|regS0[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[28]~28_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [28]));

// Location: LCFF_X16_Y10_N7
cycloneii_lcell_ff \RF1|regS1[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[28]~28_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [28]));

// Location: LCCOMB_X16_Y10_N6
cycloneii_lcell_comb \RF1|Mux35~4 (
// Equation(s):
// \RF1|Mux35~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a11 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// ((\RF1|regS1 [28]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & (\RF1|regS0 [28]))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|regS0 [28]),
	.datac(\RF1|regS1 [28]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\RF1|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux35~4 .lut_mask = 16'hFA44;
defparam \RF1|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneii_lcell_comb \RF1|Mux35~5 (
// Equation(s):
// \RF1|Mux35~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\RF1|Mux35~4_combout  & (\RF1|regS3 [28])) # (!\RF1|Mux35~4_combout  & ((\RF1|regS2 [28]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (((\RF1|Mux35~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\RF1|regS3 [28]),
	.datac(\RF1|regS2 [28]),
	.datad(\RF1|Mux35~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux35~5 .lut_mask = 16'hDDA0;
defparam \RF1|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
cycloneii_lcell_comb \RF1|Mux35~6 (
// Equation(s):
// \RF1|Mux35~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14 ) # ((\RF1|Mux35~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// ((\RF1|Mux35~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|Mux35~3_combout ),
	.datad(\RF1|Mux35~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux35~6 .lut_mask = 16'hB9A8;
defparam \RF1|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N8
cycloneii_lcell_comb \RF1|Mux35~9 (
// Equation(s):
// \RF1|Mux35~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux35~6_combout  & (\RF1|Mux35~8_combout )) # (!\RF1|Mux35~6_combout  & ((\RF1|Mux35~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & 
// (((\RF1|Mux35~6_combout ))))

	.dataa(\RF1|Mux35~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|Mux35~1_combout ),
	.datad(\RF1|Mux35~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux35~9 .lut_mask = 16'hBBC0;
defparam \RF1|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N9
cycloneii_lcell_ff \RF1|regsOutB[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux35~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [28]));

// Location: LCFF_X16_Y13_N25
cycloneii_lcell_ff \B|regOut[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RF1|regsOutB [28]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|regOut [28]));

// Location: LCCOMB_X15_Y18_N16
cycloneii_lcell_comb \ram1|ramOut[30]~30 (
// Equation(s):
// \ram1|ramOut[30]~30_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a30 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~31_regout ))

	.dataa(\ram1|ram~31_regout ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\ram1|ramOut[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[30]~30 .lut_mask = 16'hEE22;
defparam \ram1|ramOut[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N13
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[81] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B|regOut [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [81]));

// Location: LCFF_X15_Y18_N17
cycloneii_lcell_ff \ram1|ramOut[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[30]~30_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [81]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [30]));

// Location: LCCOMB_X16_Y13_N14
cycloneii_lcell_comb \alu1|Add0~93 (
// Equation(s):
// \alu1|Add0~93_combout  = (\alu1|Add0~92_combout  & ((\RF1|regsOutA [30] & (\alu1|Add0~91  & VCC)) # (!\RF1|regsOutA [30] & (!\alu1|Add0~91 )))) # (!\alu1|Add0~92_combout  & ((\RF1|regsOutA [30] & (!\alu1|Add0~91 )) # (!\RF1|regsOutA [30] & ((\alu1|Add0~91 
// ) # (GND)))))
// \alu1|Add0~94  = CARRY((\alu1|Add0~92_combout  & (!\RF1|regsOutA [30] & !\alu1|Add0~91 )) # (!\alu1|Add0~92_combout  & ((!\alu1|Add0~91 ) # (!\RF1|regsOutA [30]))))

	.dataa(\alu1|Add0~92_combout ),
	.datab(\RF1|regsOutA [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~91 ),
	.combout(\alu1|Add0~93_combout ),
	.cout(\alu1|Add0~94 ));
// synopsys translate_off
defparam \alu1|Add0~93 .lut_mask = 16'h9617;
defparam \alu1|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneii_lcell_comb \alu1|multiplier_1|register~52 (
// Equation(s):
// \alu1|multiplier_1|register~52_combout  = (\alu1|multiplier_1|register [31] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|multiplier_1|load~regout  & !\alu1|start~regout ))))

	.dataa(\alu1|multiplier_1|register [31]),
	.datab(\alu1|multiplier_1|load~regout ),
	.datac(\alu1|start~regout ),
	.datad(\alu1|multiplier_1|estado [1]),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~52 .lut_mask = 16'hAA02;
defparam \alu1|multiplier_1|register~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneii_lcell_comb \alu1|multiplier_1|Add0~30 (
// Equation(s):
// \alu1|multiplier_1|Add0~30_combout  = (\alu1|multiplier_1|register~52_combout  & ((\RF1|regsOutA [15] & (\alu1|multiplier_1|Add0~29  & VCC)) # (!\RF1|regsOutA [15] & (!\alu1|multiplier_1|Add0~29 )))) # (!\alu1|multiplier_1|register~52_combout  & 
// ((\RF1|regsOutA [15] & (!\alu1|multiplier_1|Add0~29 )) # (!\RF1|regsOutA [15] & ((\alu1|multiplier_1|Add0~29 ) # (GND)))))
// \alu1|multiplier_1|Add0~31  = CARRY((\alu1|multiplier_1|register~52_combout  & (!\RF1|regsOutA [15] & !\alu1|multiplier_1|Add0~29 )) # (!\alu1|multiplier_1|register~52_combout  & ((!\alu1|multiplier_1|Add0~29 ) # (!\RF1|regsOutA [15]))))

	.dataa(\alu1|multiplier_1|register~52_combout ),
	.datab(\RF1|regsOutA [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~29 ),
	.combout(\alu1|multiplier_1|Add0~30_combout ),
	.cout(\alu1|multiplier_1|Add0~31 ));
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~30 .lut_mask = 16'h9617;
defparam \alu1|multiplier_1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneii_lcell_comb \alu1|multiplier_1|register[31]~31 (
// Equation(s):
// \alu1|multiplier_1|register[31]~31_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~52_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~30_combout )))

	.dataa(\alu1|multiplier_1|register~37_combout ),
	.datab(\alu1|multiplier_1|register~52_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add0~30_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[31]~31 .lut_mask = 16'hDD88;
defparam \alu1|multiplier_1|register[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneii_lcell_comb \alu1|multiplier_1|produto[30]~feeder (
// Equation(s):
// \alu1|multiplier_1|produto[30]~feeder_combout  = \alu1|multiplier_1|register[31]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\alu1|multiplier_1|register[31]~31_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu1|multiplier_1|produto[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|produto[30]~feeder .lut_mask = 16'hF0F0;
defparam \alu1|multiplier_1|produto[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N3
cycloneii_lcell_ff \alu1|multiplier_1|produto[30] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|produto[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [30]));

// Location: LCCOMB_X15_Y16_N22
cycloneii_lcell_comb \alu1|ULAout[30]~92 (
// Equation(s):
// \alu1|ULAout[30]~92_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & (\alu1|Add0~93_combout )) # (!\alu1|ULAout[8]~1_combout  & ((\alu1|multiplier_1|produto [30]))))) # (!\alu1|ULAout[8]~0_combout  & (\alu1|ULAout[8]~1_combout ))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|Add0~93_combout ),
	.datad(\alu1|multiplier_1|produto [30]),
	.cin(gnd),
	.combout(\alu1|ULAout[30]~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[30]~92 .lut_mask = 16'hE6C4;
defparam \alu1|ULAout[30]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N30
cycloneii_lcell_comb \alu1|ULAout[30]~93 (
// Equation(s):
// \alu1|ULAout[30]~93_combout  = (!\ctrR1|regOut [1] & ((\mux1|muxOut[30]~30_combout  & ((\RF1|regsOutA [30]) # (\alu1|ULAout[30]~92_combout ))) # (!\mux1|muxOut[30]~30_combout  & (\RF1|regsOutA [30] & \alu1|ULAout[30]~92_combout ))))

	.dataa(\mux1|muxOut[30]~30_combout ),
	.datab(\ctrR1|regOut [1]),
	.datac(\RF1|regsOutA [30]),
	.datad(\alu1|ULAout[30]~92_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[30]~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[30]~93 .lut_mask = 16'h3220;
defparam \alu1|ULAout[30]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
cycloneii_lcell_comb \alu1|ULAout[30]~94 (
// Equation(s):
// \alu1|ULAout[30]~94_combout  = (!\reset~combout  & ((\ctrR1|regOut [2] & ((\alu1|ULAout[30]~93_combout ))) # (!\ctrR1|regOut [2] & (\alu1|ULAout[30]~92_combout ))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\alu1|ULAout[30]~92_combout ),
	.datad(\alu1|ULAout[30]~93_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[30]~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[30]~94 .lut_mask = 16'h5410;
defparam \alu1|ULAout[30]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y16_N25
cycloneii_lcell_ff \D1|regOut[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[30]~94_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [30]));

// Location: LCFF_X15_Y16_N5
cycloneii_lcell_ff \D2|regOut[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [30]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [30]));

// Location: LCCOMB_X15_Y16_N4
cycloneii_lcell_comb \mux2|muxOut[30]~30 (
// Equation(s):
// \mux2|muxOut[30]~30_combout  = (\ctrR3|regOut [4] & (\ram1|ramOut [30])) # (!\ctrR3|regOut [4] & ((\D2|regOut [30])))

	.dataa(vcc),
	.datab(\ram1|ramOut [30]),
	.datac(\D2|regOut [30]),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[30]~30 .lut_mask = 16'hCCF0;
defparam \mux2|muxOut[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N23
cycloneii_lcell_ff \RF1|regS6[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[30]~30_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS6 [30]));

// Location: LCCOMB_X24_Y9_N26
cycloneii_lcell_comb \RF1|Mux1~0 (
// Equation(s):
// \RF1|Mux1~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (\RF1|regS5 [30])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regS4 [30])))))

	.dataa(\RF1|regS5 [30]),
	.datab(\RF1|regS4 [30]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux1~0 .lut_mask = 16'hFA0C;
defparam \RF1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneii_lcell_comb \RF1|Mux1~1 (
// Equation(s):
// \RF1|Mux1~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux1~0_combout  & (\RF1|regS7 [30])) # (!\RF1|Mux1~0_combout  & ((\RF1|regS6 [30]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux1~0_combout ))))

	.dataa(\RF1|regS7 [30]),
	.datab(\RF1|regS6 [30]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\RF1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux1~1 .lut_mask = 16'hAFC0;
defparam \RF1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneii_lcell_comb \RF1|Mux1~4 (
// Equation(s):
// \RF1|Mux1~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regS2 [30]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regS0 [30] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regS2 [30]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS0 [30]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux1~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneii_lcell_comb \RF1|Mux1~5 (
// Equation(s):
// \RF1|Mux1~5_combout  = (\RF1|Mux1~4_combout  & (((\RF1|regS3 [30]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\RF1|Mux1~4_combout  & (\RF1|regS1 [30] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regS1 [30]),
	.datab(\RF1|regS3 [30]),
	.datac(\RF1|Mux1~4_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux1~5 .lut_mask = 16'hCAF0;
defparam \RF1|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N27
cycloneii_lcell_ff \RF1|regT0[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[30]~30_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [30]));

// Location: LCCOMB_X18_Y12_N26
cycloneii_lcell_comb \RF1|Mux1~2 (
// Equation(s):
// \RF1|Mux1~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (\RF1|regT2 [30])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regT0 [30])))))

	.dataa(\RF1|regT2 [30]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regT0 [30]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux1~2 .lut_mask = 16'hEE30;
defparam \RF1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneii_lcell_comb \RF1|Mux1~3 (
// Equation(s):
// \RF1|Mux1~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux1~2_combout  & ((\RF1|regT3 [30]))) # (!\RF1|Mux1~2_combout  & (\RF1|regT1 [30])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux1~2_combout ))))

	.dataa(\RF1|regT1 [30]),
	.datab(\RF1|regT3 [30]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\RF1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux1~3 .lut_mask = 16'hCFA0;
defparam \RF1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneii_lcell_comb \RF1|Mux1~6 (
// Equation(s):
// \RF1|Mux1~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ) # ((\RF1|Mux1~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & 
// (\RF1|Mux1~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux1~5_combout ),
	.datad(\RF1|Mux1~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux1~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneii_lcell_comb \RF1|Mux1~9 (
// Equation(s):
// \RF1|Mux1~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux1~6_combout  & (\RF1|Mux1~8_combout )) # (!\RF1|Mux1~6_combout  & ((\RF1|Mux1~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux1~6_combout ))))

	.dataa(\RF1|Mux1~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux1~1_combout ),
	.datad(\RF1|Mux1~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux1~9 .lut_mask = 16'hBBC0;
defparam \RF1|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y9_N9
cycloneii_lcell_ff \RF1|regsOutA[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux1~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [30]));

// Location: LCCOMB_X16_Y13_N16
cycloneii_lcell_comb \alu1|Add0~96 (
// Equation(s):
// \alu1|Add0~96_combout  = \RF1|regsOutA [31] $ (\alu1|Add0~94  $ (!\alu1|Add0~95_combout ))

	.dataa(\RF1|regsOutA [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu1|Add0~95_combout ),
	.cin(\alu1|Add0~94 ),
	.combout(\alu1|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~96 .lut_mask = 16'h5AA5;
defparam \alu1|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneii_lcell_comb \alu1|multiplier_1|Add0~32 (
// Equation(s):
// \alu1|multiplier_1|Add0~32_combout  = !\alu1|multiplier_1|Add0~31 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|multiplier_1|Add0~31 ),
	.combout(\alu1|multiplier_1|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|Add0~32 .lut_mask = 16'h0F0F;
defparam \alu1|multiplier_1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneii_lcell_comb \alu1|multiplier_1|register~53 (
// Equation(s):
// \alu1|multiplier_1|register~53_combout  = (\alu1|multiplier_1|register[0]~16_combout  & (((\alu1|multiplier_1|Add0~32_combout )))) # (!\alu1|multiplier_1|register[0]~16_combout  & (\alu1|multiplier_1|register [32] & (!\alu1|multiplier_1|Equal1~0_combout 
// )))

	.dataa(\alu1|multiplier_1|register [32]),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(\alu1|multiplier_1|Add0~32_combout ),
	.datad(\alu1|multiplier_1|register[0]~16_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~53 .lut_mask = 16'hF022;
defparam \alu1|multiplier_1|register~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneii_lcell_comb \alu1|multiplier_1|register~54 (
// Equation(s):
// \alu1|multiplier_1|register~54_combout  = (\alu1|start~regout  & (((\alu1|multiplier_1|register~53_combout )))) # (!\alu1|start~regout  & ((\alu1|multiplier_1|load~regout  & ((\alu1|multiplier_1|register~53_combout ))) # (!\alu1|multiplier_1|load~regout  
// & (\alu1|multiplier_1|register [32]))))

	.dataa(\alu1|multiplier_1|register [32]),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|load~regout ),
	.datad(\alu1|multiplier_1|register~53_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~54 .lut_mask = 16'hFE02;
defparam \alu1|multiplier_1|register~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y13_N27
cycloneii_lcell_ff \alu1|multiplier_1|produto[31] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [31]));

// Location: LCCOMB_X16_Y13_N28
cycloneii_lcell_comb \alu1|ULAout[31]~95 (
// Equation(s):
// \alu1|ULAout[31]~95_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & (\alu1|Add0~96_combout )) # (!\alu1|ULAout[8]~1_combout  & ((\alu1|multiplier_1|produto [31]))))) # (!\alu1|ULAout[8]~0_combout  & (\alu1|ULAout[8]~1_combout ))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|Add0~96_combout ),
	.datad(\alu1|multiplier_1|produto [31]),
	.cin(gnd),
	.combout(\alu1|ULAout[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[31]~95 .lut_mask = 16'hE6C4;
defparam \alu1|ULAout[31]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N16
cycloneii_lcell_comb \RF1|regT6[31]~feeder (
// Equation(s):
// \RF1|regT6[31]~feeder_combout  = \mux2|muxOut[31]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[31]~31_combout ),
	.cin(gnd),
	.combout(\RF1|regT6[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT6[31]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT6[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N17
cycloneii_lcell_ff \RF1|regT6[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT6[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [31]));

// Location: LCFF_X16_Y10_N19
cycloneii_lcell_ff \RF1|regS2[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[31]~31_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [31]));

// Location: LCCOMB_X16_Y9_N20
cycloneii_lcell_comb \RF1|Mux0~2 (
// Equation(s):
// \RF1|Mux0~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS6 [31]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS2 [31] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS6 [31]),
	.datab(\RF1|regS2 [31]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux0~2 .lut_mask = 16'hF0AC;
defparam \RF1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneii_lcell_comb \RF1|Mux0~3 (
// Equation(s):
// \RF1|Mux0~3_combout  = (\RF1|Mux0~2_combout  & (((\RF1|regT6 [31]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\RF1|Mux0~2_combout  & (\RF1|regT2 [31] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regT2 [31]),
	.datab(\RF1|regT6 [31]),
	.datac(\RF1|Mux0~2_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux0~3 .lut_mask = 16'hCAF0;
defparam \RF1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y12_N11
cycloneii_lcell_ff \RF1|regT4[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[31]~31_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [31]));

// Location: LCFF_X16_Y12_N13
cycloneii_lcell_ff \RF1|regS0[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[31]~31_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS0 [31]));

// Location: LCCOMB_X16_Y12_N12
cycloneii_lcell_comb \RF1|Mux0~4 (
// Equation(s):
// \RF1|Mux0~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS4 [31]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS0 [31] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS4 [31]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regS0 [31]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux0~4 .lut_mask = 16'hCCB8;
defparam \RF1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneii_lcell_comb \RF1|Mux0~5 (
// Equation(s):
// \RF1|Mux0~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux0~4_combout  & ((\RF1|regT4 [31]))) # (!\RF1|Mux0~4_combout  & (\RF1|regT0 [31])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux0~4_combout ))))

	.dataa(\RF1|regT0 [31]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT4 [31]),
	.datad(\RF1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux0~5 .lut_mask = 16'hF388;
defparam \RF1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneii_lcell_comb \RF1|Mux0~6 (
// Equation(s):
// \RF1|Mux0~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ) # ((\RF1|Mux0~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux0~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|Mux0~3_combout ),
	.datad(\RF1|Mux0~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux0~6 .lut_mask = 16'hB9A8;
defparam \RF1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N27
cycloneii_lcell_ff \RF1|regS5[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[31]~31_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [31]));

// Location: LCFF_X16_Y10_N21
cycloneii_lcell_ff \RF1|regS1[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[31]~31_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [31]));

// Location: LCCOMB_X18_Y9_N0
cycloneii_lcell_comb \RF1|Mux0~0 (
// Equation(s):
// \RF1|Mux0~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT1 [31]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regS1 [31] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regT1 [31]),
	.datab(\RF1|regS1 [31]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux0~0 .lut_mask = 16'hF0AC;
defparam \RF1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneii_lcell_comb \RF1|Mux0~1 (
// Equation(s):
// \RF1|Mux0~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux0~0_combout  & (\RF1|regT5 [31])) # (!\RF1|Mux0~0_combout  & ((\RF1|regS5 [31]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux0~0_combout ))))

	.dataa(\RF1|regT5 [31]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regS5 [31]),
	.datad(\RF1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux0~1 .lut_mask = 16'hBBC0;
defparam \RF1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneii_lcell_comb \RF1|Mux0~9 (
// Equation(s):
// \RF1|Mux0~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux0~6_combout  & (\RF1|Mux0~8_combout )) # (!\RF1|Mux0~6_combout  & ((\RF1|Mux0~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux0~6_combout ))))

	.dataa(\RF1|Mux0~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|Mux0~6_combout ),
	.datad(\RF1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\RF1|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux0~9 .lut_mask = 16'hBCB0;
defparam \RF1|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y9_N11
cycloneii_lcell_ff \RF1|regsOutA[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux0~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [31]));

// Location: LCCOMB_X16_Y13_N22
cycloneii_lcell_comb \alu1|ULAout[31]~96 (
// Equation(s):
// \alu1|ULAout[31]~96_combout  = (!\ctrR1|regOut [1] & ((\mux1|muxOut[31]~31_combout  & ((\RF1|regsOutA [31]) # (\alu1|ULAout[31]~95_combout ))) # (!\mux1|muxOut[31]~31_combout  & (\RF1|regsOutA [31] & \alu1|ULAout[31]~95_combout ))))

	.dataa(\mux1|muxOut[31]~31_combout ),
	.datab(\RF1|regsOutA [31]),
	.datac(\ctrR1|regOut [1]),
	.datad(\alu1|ULAout[31]~95_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[31]~96 .lut_mask = 16'h0E08;
defparam \alu1|ULAout[31]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneii_lcell_comb \alu1|ULAout[31]~97 (
// Equation(s):
// \alu1|ULAout[31]~97_combout  = (!\reset~combout  & ((\ctrR1|regOut [2] & ((\alu1|ULAout[31]~96_combout ))) # (!\ctrR1|regOut [2] & (\alu1|ULAout[31]~95_combout ))))

	.dataa(\reset~combout ),
	.datab(\alu1|ULAout[31]~95_combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[31]~96_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[31]~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[31]~97 .lut_mask = 16'h5404;
defparam \alu1|ULAout[31]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y13_N21
cycloneii_lcell_ff \D1|regOut[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[31]~97_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [31]));

// Location: LCFF_X16_Y13_N17
cycloneii_lcell_ff \D2|regOut[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [31]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [31]));

// Location: LCCOMB_X18_Y20_N30
cycloneii_lcell_comb \ram1|ramOut[31]~31 (
// Equation(s):
// \ram1|ramOut[31]~31_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a31 ))) # (!\ram1|ram~0_regout  & (\ram1|ram~32_regout ))

	.dataa(\ram1|ram~32_regout ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\ram1|ramOut[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[31]~31 .lut_mask = 16'hEE22;
defparam \ram1|ramOut[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[83]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[83]~feeder_combout  = \B|regOut [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [31]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[83]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[83]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[83]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N25
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[83] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[83]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [83]));

// Location: LCFF_X18_Y20_N31
cycloneii_lcell_ff \ram1|ramOut[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[31]~31_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [83]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [31]));

// Location: LCCOMB_X18_Y14_N4
cycloneii_lcell_comb \mux2|muxOut[31]~31 (
// Equation(s):
// \mux2|muxOut[31]~31_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [31]))) # (!\ctrR3|regOut [4] & (\D2|regOut [31]))

	.dataa(vcc),
	.datab(\D2|regOut [31]),
	.datac(\ram1|ramOut [31]),
	.datad(\ctrR3|regOut [4]),
	.cin(gnd),
	.combout(\mux2|muxOut[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[31]~31 .lut_mask = 16'hF0CC;
defparam \mux2|muxOut[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N9
cycloneii_lcell_ff \RF1|regS7[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[31]~31_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [31]));

// Location: LCFF_X16_Y9_N23
cycloneii_lcell_ff \RF1|regS3[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[31]~31_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS3 [31]));

// Location: LCCOMB_X14_Y10_N14
cycloneii_lcell_comb \RF1|Mux32~7 (
// Equation(s):
// \RF1|Mux32~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (\RF1|regT3 [31])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|regS3 [31])))))

	.dataa(\RF1|regT3 [31]),
	.datab(\RF1|regS3 [31]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux32~7 .lut_mask = 16'hFA0C;
defparam \RF1|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N8
cycloneii_lcell_comb \RF1|Mux32~8 (
// Equation(s):
// \RF1|Mux32~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|Mux32~7_combout  & (\RF1|regT7 [31])) # (!\RF1|Mux32~7_combout  & ((\RF1|regS7 [31]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (((\RF1|Mux32~7_combout ))))

	.dataa(\RF1|regT7 [31]),
	.datab(\RF1|regS7 [31]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\RF1|Mux32~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux32~8 .lut_mask = 16'hAFC0;
defparam \RF1|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N11
cycloneii_lcell_ff \RF1|regT2[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[31]~31_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT2 [31]));

// Location: LCCOMB_X16_Y9_N10
cycloneii_lcell_comb \RF1|Mux32~3 (
// Equation(s):
// \RF1|Mux32~3_combout  = (\RF1|Mux32~2_combout  & ((\RF1|regT6 [31]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a14 )))) # (!\RF1|Mux32~2_combout  & (((\RF1|regT2 [31] & \rom1|rom_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\RF1|Mux32~2_combout ),
	.datab(\RF1|regT6 [31]),
	.datac(\RF1|regT2 [31]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\RF1|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux32~3 .lut_mask = 16'hD8AA;
defparam \RF1|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N5
cycloneii_lcell_ff \RF1|regT0[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[31]~31_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [31]));

// Location: LCFF_X18_Y12_N19
cycloneii_lcell_ff \RF1|regS4[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[31]~31_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [31]));

// Location: LCCOMB_X18_Y12_N18
cycloneii_lcell_comb \RF1|Mux32~4 (
// Equation(s):
// \RF1|Mux32~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a13 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a13  & ((\RF1|regS4 [31]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a13  & (\RF1|regS0 [31]))))

	.dataa(\RF1|regS0 [31]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regS4 [31]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\RF1|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux32~4 .lut_mask = 16'hFC22;
defparam \RF1|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneii_lcell_comb \RF1|Mux32~5 (
// Equation(s):
// \RF1|Mux32~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a14  & ((\RF1|Mux32~4_combout  & (\RF1|regT4 [31])) # (!\RF1|Mux32~4_combout  & ((\RF1|regT0 [31]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a14  & (((\RF1|Mux32~4_combout ))))

	.dataa(\RF1|regT4 [31]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\RF1|regT0 [31]),
	.datad(\RF1|Mux32~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux32~5 .lut_mask = 16'hBBC0;
defparam \RF1|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N26
cycloneii_lcell_comb \RF1|Mux32~6 (
// Equation(s):
// \RF1|Mux32~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a11 ) # ((\RF1|Mux32~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux32~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|Mux32~3_combout ),
	.datad(\RF1|Mux32~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux32~6 .lut_mask = 16'hB9A8;
defparam \RF1|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N18
cycloneii_lcell_comb \RF1|Mux32~9 (
// Equation(s):
// \RF1|Mux32~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a11  & ((\RF1|Mux32~6_combout  & ((\RF1|Mux32~8_combout ))) # (!\RF1|Mux32~6_combout  & (\RF1|Mux32~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a11  & 
// (((\RF1|Mux32~6_combout ))))

	.dataa(\RF1|Mux32~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\RF1|Mux32~8_combout ),
	.datad(\RF1|Mux32~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux32~9 .lut_mask = 16'hF388;
defparam \RF1|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N19
cycloneii_lcell_ff \RF1|regsOutB[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux32~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutB [31]));

// Location: LCCOMB_X15_Y10_N20
cycloneii_lcell_comb \mux1|muxOut[31]~31 (
// Equation(s):
// \mux1|muxOut[31]~31_combout  = (\RF1|regsOutB [31] & !\ctrR1|regOut [5])

	.dataa(vcc),
	.datab(\RF1|regsOutB [31]),
	.datac(vcc),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[31]~31 .lut_mask = 16'h00CC;
defparam \mux1|muxOut[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N14
cycloneii_lcell_comb \alu1|oldULAb[31]~feeder (
// Equation(s):
// \alu1|oldULAb[31]~feeder_combout  = \mux1|muxOut[31]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux1|muxOut[31]~31_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu1|oldULAb[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[31]~feeder .lut_mask = 16'hF0F0;
defparam \alu1|oldULAb[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N15
cycloneii_lcell_ff \alu1|oldULAb[31] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [31]));

// Location: LCCOMB_X15_Y10_N10
cycloneii_lcell_comb \mux1|muxOut[30]~30 (
// Equation(s):
// \mux1|muxOut[30]~30_combout  = (\RF1|regsOutB [30] & !\ctrR1|regOut [5])

	.dataa(vcc),
	.datab(\RF1|regsOutB [30]),
	.datac(vcc),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[30]~30 .lut_mask = 16'h00CC;
defparam \mux1|muxOut[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
cycloneii_lcell_comb \alu1|start~43 (
// Equation(s):
// \alu1|start~43_combout  = (\alu1|oldULAb [30] & ((\alu1|oldULAb [31] $ (\mux1|muxOut[31]~31_combout )) # (!\mux1|muxOut[30]~30_combout ))) # (!\alu1|oldULAb [30] & ((\mux1|muxOut[30]~30_combout ) # (\alu1|oldULAb [31] $ (\mux1|muxOut[31]~31_combout ))))

	.dataa(\alu1|oldULAb [30]),
	.datab(\alu1|oldULAb [31]),
	.datac(\mux1|muxOut[31]~31_combout ),
	.datad(\mux1|muxOut[30]~30_combout ),
	.cin(gnd),
	.combout(\alu1|start~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~43 .lut_mask = 16'h7DBE;
defparam \alu1|start~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y15_N17
cycloneii_lcell_ff \alu1|oldULAb[29] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|muxOut[29]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [29]));

// Location: LCCOMB_X15_Y15_N12
cycloneii_lcell_comb \mux1|muxOut[28]~28 (
// Equation(s):
// \mux1|muxOut[28]~28_combout  = (!\ctrR1|regOut [5] & \RF1|regsOutB [28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrR1|regOut [5]),
	.datad(\RF1|regsOutB [28]),
	.cin(gnd),
	.combout(\mux1|muxOut[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[28]~28 .lut_mask = 16'h0F00;
defparam \mux1|muxOut[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
cycloneii_lcell_comb \alu1|start~42 (
// Equation(s):
// \alu1|start~42_combout  = (\alu1|oldULAb [28] & ((\alu1|oldULAb [29] $ (\mux1|muxOut[29]~29_combout )) # (!\mux1|muxOut[28]~28_combout ))) # (!\alu1|oldULAb [28] & ((\mux1|muxOut[28]~28_combout ) # (\alu1|oldULAb [29] $ (\mux1|muxOut[29]~29_combout ))))

	.dataa(\alu1|oldULAb [28]),
	.datab(\alu1|oldULAb [29]),
	.datac(\mux1|muxOut[29]~29_combout ),
	.datad(\mux1|muxOut[28]~28_combout ),
	.cin(gnd),
	.combout(\alu1|start~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~42 .lut_mask = 16'h7DBE;
defparam \alu1|start~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
cycloneii_lcell_comb \mux1|muxOut[27]~27 (
// Equation(s):
// \mux1|muxOut[27]~27_combout  = (!\ctrR1|regOut [5] & \RF1|regsOutB [27])

	.dataa(vcc),
	.datab(\ctrR1|regOut [5]),
	.datac(vcc),
	.datad(\RF1|regsOutB [27]),
	.cin(gnd),
	.combout(\mux1|muxOut[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[27]~27 .lut_mask = 16'h3300;
defparam \mux1|muxOut[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneii_lcell_comb \alu1|oldULAb[27]~feeder (
// Equation(s):
// \alu1|oldULAb[27]~feeder_combout  = \mux1|muxOut[27]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|muxOut[27]~27_combout ),
	.cin(gnd),
	.combout(\alu1|oldULAb[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|oldULAb[27]~feeder .lut_mask = 16'hFF00;
defparam \alu1|oldULAb[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y13_N3
cycloneii_lcell_ff \alu1|oldULAb[27] (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|oldULAb[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|oldULAb [27]));

// Location: LCCOMB_X14_Y16_N20
cycloneii_lcell_comb \alu1|start~41 (
// Equation(s):
// \alu1|start~41_combout  = (\alu1|oldULAb [26] & ((\alu1|oldULAb [27] $ (\mux1|muxOut[27]~27_combout )) # (!\mux1|muxOut[26]~26_combout ))) # (!\alu1|oldULAb [26] & ((\mux1|muxOut[26]~26_combout ) # (\alu1|oldULAb [27] $ (\mux1|muxOut[27]~27_combout ))))

	.dataa(\alu1|oldULAb [26]),
	.datab(\alu1|oldULAb [27]),
	.datac(\mux1|muxOut[27]~27_combout ),
	.datad(\mux1|muxOut[26]~26_combout ),
	.cin(gnd),
	.combout(\alu1|start~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~41 .lut_mask = 16'h7DBE;
defparam \alu1|start~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneii_lcell_comb \alu1|start~44 (
// Equation(s):
// \alu1|start~44_combout  = (\alu1|start~40_combout ) # ((\alu1|start~43_combout ) # ((\alu1|start~42_combout ) # (\alu1|start~41_combout )))

	.dataa(\alu1|start~40_combout ),
	.datab(\alu1|start~43_combout ),
	.datac(\alu1|start~42_combout ),
	.datad(\alu1|start~41_combout ),
	.cin(gnd),
	.combout(\alu1|start~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~44 .lut_mask = 16'hFFFE;
defparam \alu1|start~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneii_lcell_comb \alu1|start~45 (
// Equation(s):
// \alu1|start~45_combout  = (\alu1|start~32_combout ) # ((\alu1|start~35_combout ) # ((\alu1|start~39_combout ) # (\alu1|start~44_combout )))

	.dataa(\alu1|start~32_combout ),
	.datab(\alu1|start~35_combout ),
	.datac(\alu1|start~39_combout ),
	.datad(\alu1|start~44_combout ),
	.cin(gnd),
	.combout(\alu1|start~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~45 .lut_mask = 16'hFFFE;
defparam \alu1|start~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneii_lcell_comb \alu1|start~46 (
// Equation(s):
// \alu1|start~46_combout  = (\alu1|start~0_combout  & ((\alu1|start~11_combout ) # ((\alu1|start~45_combout )))) # (!\alu1|start~0_combout  & (((\alu1|start~regout ))))

	.dataa(\alu1|start~11_combout ),
	.datab(\alu1|start~0_combout ),
	.datac(\alu1|start~regout ),
	.datad(\alu1|start~45_combout ),
	.cin(gnd),
	.combout(\alu1|start~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|start~46 .lut_mask = 16'hFCB8;
defparam \alu1|start~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N27
cycloneii_lcell_ff \alu1|start (
	.clk(!\clock2~clkctrl_outclk ),
	.datain(\alu1|start~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|start~regout ));

// Location: LCCOMB_X19_Y17_N0
cycloneii_lcell_comb \alu1|multiplier_1|Equal1~1 (
// Equation(s):
// \alu1|multiplier_1|Equal1~1_combout  = (\alu1|start~regout ) # (\alu1|multiplier_1|load~regout )

	.dataa(vcc),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|load~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu1|multiplier_1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|Equal1~1 .lut_mask = 16'hFCFC;
defparam \alu1|multiplier_1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneii_lcell_comb \alu1|multiplier_1|estado~0 (
// Equation(s):
// \alu1|multiplier_1|estado~0_combout  = (\alu1|multiplier_1|Equal4~7_combout ) # ((\alu1|multiplier_1|Equal4~4_combout ) # (\alu1|multiplier_1|Equal4~8_combout ))

	.dataa(\alu1|multiplier_1|Equal4~7_combout ),
	.datab(vcc),
	.datac(\alu1|multiplier_1|Equal4~4_combout ),
	.datad(\alu1|multiplier_1|Equal4~8_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|estado~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|estado~0 .lut_mask = 16'hFFFA;
defparam \alu1|multiplier_1|estado~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneii_lcell_comb \alu1|multiplier_1|estado~1 (
// Equation(s):
// \alu1|multiplier_1|estado~1_combout  = (\alu1|multiplier_1|Equal1~1_combout  & ((\alu1|multiplier_1|Equal4~5_combout ) # ((\alu1|multiplier_1|estado~0_combout ) # (\alu1|multiplier_1|Equal4~6_combout ))))

	.dataa(\alu1|multiplier_1|Equal4~5_combout ),
	.datab(\alu1|multiplier_1|Equal1~1_combout ),
	.datac(\alu1|multiplier_1|estado~0_combout ),
	.datad(\alu1|multiplier_1|Equal4~6_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|estado~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|estado~1 .lut_mask = 16'hCCC8;
defparam \alu1|multiplier_1|estado~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N3
cycloneii_lcell_ff \alu1|multiplier_1|estado[1] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|estado~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|estado [1]));

// Location: LCCOMB_X19_Y16_N24
cycloneii_lcell_comb \alu1|multiplier_1|Equal1~0 (
// Equation(s):
// \alu1|multiplier_1|Equal1~0_combout  = (!\alu1|multiplier_1|estado [1] & ((\alu1|multiplier_1|load~regout ) # (\alu1|start~regout )))

	.dataa(\alu1|multiplier_1|load~regout ),
	.datab(\alu1|multiplier_1|estado [1]),
	.datac(vcc),
	.datad(\alu1|start~regout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|Equal1~0 .lut_mask = 16'h3322;
defparam \alu1|multiplier_1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N13
cycloneii_lcell_ff \alu1|multiplier_1|register[1] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[1]~0_combout ),
	.sdata(\alu1|multiplier_1|register[2]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [1]));

// Location: LCCOMB_X16_Y18_N12
cycloneii_lcell_comb \alu1|multiplier_1|register[1]~0 (
// Equation(s):
// \alu1|multiplier_1|register[1]~0_combout  = (\alu1|multiplier_1|Equal1~0_combout  & ((\mux1|muxOut[1]~1_combout ))) # (!\alu1|multiplier_1|Equal1~0_combout  & (\alu1|multiplier_1|register [1]))

	.dataa(vcc),
	.datab(\alu1|multiplier_1|Equal1~0_combout ),
	.datac(\alu1|multiplier_1|register [1]),
	.datad(\mux1|muxOut[1]~1_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[1]~0 .lut_mask = 16'hFC30;
defparam \alu1|multiplier_1|register[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N11
cycloneii_lcell_ff \alu1|multiplier_1|produto[0] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[1]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [0]));

// Location: LCCOMB_X18_Y16_N10
cycloneii_lcell_comb \alu1|ULAout[0]~2 (
// Equation(s):
// \alu1|ULAout[0]~2_combout  = (\alu1|ULAout[8]~0_combout  & ((\alu1|ULAout[8]~1_combout  & ((\alu1|Add0~3_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|multiplier_1|produto [0])))) # (!\alu1|ULAout[8]~0_combout  & (\alu1|ULAout[8]~1_combout ))

	.dataa(\alu1|ULAout[8]~0_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|multiplier_1|produto [0]),
	.datad(\alu1|Add0~3_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[0]~2 .lut_mask = 16'hEC64;
defparam \alu1|ULAout[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneii_lcell_comb \alu1|ULAout[0]~3 (
// Equation(s):
// \alu1|ULAout[0]~3_combout  = (\RF1|regsOutA [0] & ((\alu1|ULAout[0]~2_combout ) # ((\mux1|muxOut[0]~0_combout  & \ctrR1|regOut [2])))) # (!\RF1|regsOutA [0] & (\alu1|ULAout[0]~2_combout  & ((\mux1|muxOut[0]~0_combout ) # (!\ctrR1|regOut [2]))))

	.dataa(\RF1|regsOutA [0]),
	.datab(\mux1|muxOut[0]~0_combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[0]~2_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[0]~3 .lut_mask = 16'hEF80;
defparam \alu1|ULAout[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneii_lcell_comb \alu1|ULAout[0]~4 (
// Equation(s):
// \alu1|ULAout[0]~4_combout  = (!\reset~combout  & (\alu1|ULAout[0]~3_combout  & ((!\ctrR1|regOut [1]) # (!\ctrR1|regOut [2]))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\reset~combout ),
	.datac(\ctrR1|regOut [1]),
	.datad(\alu1|ULAout[0]~3_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[0]~4 .lut_mask = 16'h1300;
defparam \alu1|ULAout[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N3
cycloneii_lcell_ff \D1|regOut[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu1|ULAout[0]~4_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D1|regOut [0]));

// Location: LCFF_X19_Y18_N17
cycloneii_lcell_ff \D2|regOut[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\D1|regOut [0]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\D2|regOut [0]));

// Location: LCCOMB_X18_Y20_N18
cycloneii_lcell_comb \ram1|ramOut[0]~0 (
// Equation(s):
// \ram1|ramOut[0]~0_combout  = (\ram1|ram~0_regout  & ((\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\ram1|ram~0_regout  & (\ram1|ram~1_regout ))

	.dataa(\ram1|ram~1_regout ),
	.datab(\ram1|ram~0_regout ),
	.datac(vcc),
	.datad(\ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\ram1|ramOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ramOut[0]~0 .lut_mask = 16'hEE22;
defparam \ram1|ramOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneii_lcell_comb \ram1|ram_rtl_0_bypass[21]~feeder (
// Equation(s):
// \ram1|ram_rtl_0_bypass[21]~feeder_combout  = \B|regOut [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B|regOut [0]),
	.cin(gnd),
	.combout(\ram1|ram_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram1|ram_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \ram1|ram_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N5
cycloneii_lcell_ff \ram1|ram_rtl_0_bypass[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ram_rtl_0_bypass[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ram_rtl_0_bypass [21]));

// Location: LCFF_X18_Y20_N19
cycloneii_lcell_ff \ram1|ramOut[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram1|ramOut[0]~0_combout ),
	.sdata(\ram1|ram_rtl_0_bypass [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ram1|ram~combout ),
	.ena(\ctrR2|regOut [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram1|ramOut [0]));

// Location: LCCOMB_X19_Y18_N16
cycloneii_lcell_comb \mux2|muxOut[0]~0 (
// Equation(s):
// \mux2|muxOut[0]~0_combout  = (\ctrR3|regOut [4] & ((\ram1|ramOut [0]))) # (!\ctrR3|regOut [4] & (\D2|regOut [0]))

	.dataa(vcc),
	.datab(\ctrR3|regOut [4]),
	.datac(\D2|regOut [0]),
	.datad(\ram1|ramOut [0]),
	.cin(gnd),
	.combout(\mux2|muxOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|muxOut[0]~0 .lut_mask = 16'hFC30;
defparam \mux2|muxOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneii_lcell_comb \alu1|multiplier_1|register[21]~21 (
// Equation(s):
// \alu1|multiplier_1|register[21]~21_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~42_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~10_combout )))

	.dataa(\alu1|multiplier_1|register~42_combout ),
	.datab(\alu1|multiplier_1|Add0~10_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|register~37_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[21]~21 .lut_mask = 16'hAACC;
defparam \alu1|multiplier_1|register[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N31
cycloneii_lcell_ff \alu1|multiplier_1|produto[20] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[21]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [20]));

// Location: LCCOMB_X20_Y14_N30
cycloneii_lcell_comb \alu1|ULAout[20]~62 (
// Equation(s):
// \alu1|ULAout[20]~62_combout  = (\alu1|ULAout[8]~1_combout  & ((\alu1|Add0~63_combout ) # ((!\alu1|ULAout[8]~0_combout )))) # (!\alu1|ULAout[8]~1_combout  & (((\alu1|multiplier_1|produto [20] & \alu1|ULAout[8]~0_combout ))))

	.dataa(\alu1|Add0~63_combout ),
	.datab(\alu1|ULAout[8]~1_combout ),
	.datac(\alu1|multiplier_1|produto [20]),
	.datad(\alu1|ULAout[8]~0_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[20]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[20]~62 .lut_mask = 16'hB8CC;
defparam \alu1|ULAout[20]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneii_lcell_comb \alu1|ULAout[20]~63 (
// Equation(s):
// \alu1|ULAout[20]~63_combout  = (!\ctrR1|regOut [1] & ((\mux1|muxOut[20]~20_combout  & ((\RF1|regsOutA [20]) # (\alu1|ULAout[20]~62_combout ))) # (!\mux1|muxOut[20]~20_combout  & (\RF1|regsOutA [20] & \alu1|ULAout[20]~62_combout ))))

	.dataa(\mux1|muxOut[20]~20_combout ),
	.datab(\ctrR1|regOut [1]),
	.datac(\RF1|regsOutA [20]),
	.datad(\alu1|ULAout[20]~62_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[20]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[20]~63 .lut_mask = 16'h3220;
defparam \alu1|ULAout[20]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneii_lcell_comb \alu1|ULAout[20]~64 (
// Equation(s):
// \alu1|ULAout[20]~64_combout  = (!\reset~combout  & ((\ctrR1|regOut [2] & ((\alu1|ULAout[20]~63_combout ))) # (!\ctrR1|regOut [2] & (\alu1|ULAout[20]~62_combout ))))

	.dataa(\reset~combout ),
	.datab(\ctrR1|regOut [2]),
	.datac(\alu1|ULAout[20]~62_combout ),
	.datad(\alu1|ULAout[20]~63_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[20]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[20]~64 .lut_mask = 16'h5410;
defparam \alu1|ULAout[20]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N27
cycloneii_lcell_ff \alu1|multiplier_1|produto[25] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu1|multiplier_1|register[26]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [25]));

// Location: LCCOMB_X15_Y17_N26
cycloneii_lcell_comb \alu1|ULAout[25]~77 (
// Equation(s):
// \alu1|ULAout[25]~77_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~78_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & (\alu1|multiplier_1|produto [25])))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|multiplier_1|produto [25]),
	.datad(\alu1|Add0~78_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[25]~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[25]~77 .lut_mask = 16'hEA62;
defparam \alu1|ULAout[25]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
cycloneii_lcell_comb \alu1|ULAout[25]~78 (
// Equation(s):
// \alu1|ULAout[25]~78_combout  = (!\ctrR1|regOut [1] & ((\mux1|muxOut[25]~25_combout  & ((\RF1|regsOutA [25]) # (\alu1|ULAout[25]~77_combout ))) # (!\mux1|muxOut[25]~25_combout  & (\RF1|regsOutA [25] & \alu1|ULAout[25]~77_combout ))))

	.dataa(\mux1|muxOut[25]~25_combout ),
	.datab(\ctrR1|regOut [1]),
	.datac(\RF1|regsOutA [25]),
	.datad(\alu1|ULAout[25]~77_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[25]~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[25]~78 .lut_mask = 16'h3220;
defparam \alu1|ULAout[25]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
cycloneii_lcell_comb \alu1|ULAout[25]~79 (
// Equation(s):
// \alu1|ULAout[25]~79_combout  = (!\reset~combout  & ((\ctrR1|regOut [2] & ((\alu1|ULAout[25]~78_combout ))) # (!\ctrR1|regOut [2] & (\alu1|ULAout[25]~77_combout ))))

	.dataa(\reset~combout ),
	.datab(\alu1|ULAout[25]~77_combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[25]~78_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[25]~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[25]~79 .lut_mask = 16'h5404;
defparam \alu1|ULAout[25]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneii_lcell_comb \alu1|multiplier_1|produto[27]~feeder (
// Equation(s):
// \alu1|multiplier_1|produto[27]~feeder_combout  = \alu1|multiplier_1|register[28]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu1|multiplier_1|register[28]~28_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|produto[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|produto[27]~feeder .lut_mask = 16'hFF00;
defparam \alu1|multiplier_1|produto[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N27
cycloneii_lcell_ff \alu1|multiplier_1|produto[27] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|produto[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [27]));

// Location: LCCOMB_X15_Y17_N22
cycloneii_lcell_comb \alu1|ULAout[27]~83 (
// Equation(s):
// \alu1|ULAout[27]~83_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~84_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & ((\alu1|multiplier_1|produto [27]))))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|Add0~84_combout ),
	.datad(\alu1|multiplier_1|produto [27]),
	.cin(gnd),
	.combout(\alu1|ULAout[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[27]~83 .lut_mask = 16'hE6A2;
defparam \alu1|ULAout[27]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
cycloneii_lcell_comb \alu1|ULAout[27]~84 (
// Equation(s):
// \alu1|ULAout[27]~84_combout  = (!\ctrR1|regOut [1] & ((\RF1|regsOutA [27] & ((\mux1|muxOut[27]~27_combout ) # (\alu1|ULAout[27]~83_combout ))) # (!\RF1|regsOutA [27] & (\mux1|muxOut[27]~27_combout  & \alu1|ULAout[27]~83_combout ))))

	.dataa(\RF1|regsOutA [27]),
	.datab(\ctrR1|regOut [1]),
	.datac(\mux1|muxOut[27]~27_combout ),
	.datad(\alu1|ULAout[27]~83_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[27]~84 .lut_mask = 16'h3220;
defparam \alu1|ULAout[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
cycloneii_lcell_comb \alu1|ULAout[27]~85 (
// Equation(s):
// \alu1|ULAout[27]~85_combout  = (!\reset~combout  & ((\ctrR1|regOut [2] & ((\alu1|ULAout[27]~84_combout ))) # (!\ctrR1|regOut [2] & (\alu1|ULAout[27]~83_combout ))))

	.dataa(\reset~combout ),
	.datab(\alu1|ULAout[27]~83_combout ),
	.datac(\ctrR1|regOut [2]),
	.datad(\alu1|ULAout[27]~84_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[27]~85 .lut_mask = 16'h5404;
defparam \alu1|ULAout[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N5
cycloneii_lcell_ff \alu1|multiplier_1|register[29] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|register[29]~29_combout ),
	.sdata(\alu1|multiplier_1|register[30]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\alu1|multiplier_1|Equal1~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|register [29]));

// Location: LCCOMB_X19_Y17_N16
cycloneii_lcell_comb \alu1|multiplier_1|register~50 (
// Equation(s):
// \alu1|multiplier_1|register~50_combout  = (\alu1|multiplier_1|register [29] & ((\alu1|multiplier_1|estado [1]) # ((!\alu1|start~regout  & !\alu1|multiplier_1|load~regout ))))

	.dataa(\alu1|multiplier_1|estado [1]),
	.datab(\alu1|start~regout ),
	.datac(\alu1|multiplier_1|load~regout ),
	.datad(\alu1|multiplier_1|register [29]),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register~50 .lut_mask = 16'hAB00;
defparam \alu1|multiplier_1|register~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneii_lcell_comb \alu1|multiplier_1|register[29]~29 (
// Equation(s):
// \alu1|multiplier_1|register[29]~29_combout  = (\alu1|multiplier_1|register~37_combout  & (\alu1|multiplier_1|register~50_combout )) # (!\alu1|multiplier_1|register~37_combout  & ((\alu1|multiplier_1|Add0~26_combout )))

	.dataa(\alu1|multiplier_1|register~37_combout ),
	.datab(\alu1|multiplier_1|register~50_combout ),
	.datac(vcc),
	.datad(\alu1|multiplier_1|Add0~26_combout ),
	.cin(gnd),
	.combout(\alu1|multiplier_1|register[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|register[29]~29 .lut_mask = 16'hDD88;
defparam \alu1|multiplier_1|register[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneii_lcell_comb \alu1|multiplier_1|produto[28]~feeder (
// Equation(s):
// \alu1|multiplier_1|produto[28]~feeder_combout  = \alu1|multiplier_1|register[29]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\alu1|multiplier_1|register[29]~29_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu1|multiplier_1|produto[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|multiplier_1|produto[28]~feeder .lut_mask = 16'hF0F0;
defparam \alu1|multiplier_1|produto[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N13
cycloneii_lcell_ff \alu1|multiplier_1|produto[28] (
	.clk(\clock2~clkctrl_outclk ),
	.datain(\alu1|multiplier_1|produto[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu1|multiplier_1|produto[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\alu1|multiplier_1|produto [28]));

// Location: LCCOMB_X15_Y17_N8
cycloneii_lcell_comb \alu1|ULAout[28]~86 (
// Equation(s):
// \alu1|ULAout[28]~86_combout  = (\alu1|ULAout[8]~1_combout  & (((\alu1|Add0~87_combout )) # (!\alu1|ULAout[8]~0_combout ))) # (!\alu1|ULAout[8]~1_combout  & (\alu1|ULAout[8]~0_combout  & ((\alu1|multiplier_1|produto [28]))))

	.dataa(\alu1|ULAout[8]~1_combout ),
	.datab(\alu1|ULAout[8]~0_combout ),
	.datac(\alu1|Add0~87_combout ),
	.datad(\alu1|multiplier_1|produto [28]),
	.cin(gnd),
	.combout(\alu1|ULAout[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[28]~86 .lut_mask = 16'hE6A2;
defparam \alu1|ULAout[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneii_lcell_comb \RF1|regT7[28]~feeder (
// Equation(s):
// \RF1|regT7[28]~feeder_combout  = \mux2|muxOut[28]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|muxOut[28]~28_combout ),
	.cin(gnd),
	.combout(\RF1|regT7[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|regT7[28]~feeder .lut_mask = 16'hFF00;
defparam \RF1|regT7[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N23
cycloneii_lcell_ff \RF1|regT7[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|regT7[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT7 [28]));

// Location: LCFF_X16_Y12_N15
cycloneii_lcell_ff \RF1|regT4[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[28]~28_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT4 [28]));

// Location: LCCOMB_X15_Y9_N0
cycloneii_lcell_comb \RF1|Mux3~7 (
// Equation(s):
// \RF1|Mux3~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (\RF1|regT6 [28])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regT4 [28])))))

	.dataa(\RF1|regT6 [28]),
	.datab(\RF1|regT4 [28]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux3~7 .lut_mask = 16'hFA0C;
defparam \RF1|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N30
cycloneii_lcell_comb \RF1|Mux3~8 (
// Equation(s):
// \RF1|Mux3~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux3~7_combout  & ((\RF1|regT7 [28]))) # (!\RF1|Mux3~7_combout  & (\RF1|regT5 [28])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux3~7_combout ))))

	.dataa(\RF1|regT5 [28]),
	.datab(\RF1|regT7 [28]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\RF1|Mux3~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux3~8 .lut_mask = 16'hCFA0;
defparam \RF1|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N3
cycloneii_lcell_ff \RF1|regT1[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[28]~28_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [28]));

// Location: LCCOMB_X16_Y11_N2
cycloneii_lcell_comb \RF1|Mux3~0 (
// Equation(s):
// \RF1|Mux3~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ((\RF1|regT1 [28]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regT0 [28]))))

	.dataa(\RF1|regT0 [28]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regT1 [28]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux3~0 .lut_mask = 16'hFC22;
defparam \RF1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneii_lcell_comb \RF1|Mux3~1 (
// Equation(s):
// \RF1|Mux3~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux3~0_combout  & (\RF1|regT3 [28])) # (!\RF1|Mux3~0_combout  & ((\RF1|regT2 [28]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux3~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regT3 [28]),
	.datac(\RF1|regT2 [28]),
	.datad(\RF1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux3~1 .lut_mask = 16'hDDA0;
defparam \RF1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneii_lcell_comb \RF1|Mux3~4 (
// Equation(s):
// \RF1|Mux3~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (\RF1|regS1 [28])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|regS0 [28])))))

	.dataa(\RF1|regS1 [28]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS0 [28]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux3~4 .lut_mask = 16'hEE30;
defparam \RF1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneii_lcell_comb \RF1|Mux3~5 (
// Equation(s):
// \RF1|Mux3~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux3~4_combout  & ((\RF1|regS3 [28]))) # (!\RF1|Mux3~4_combout  & (\RF1|regS2 [28])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux3~4_combout ))))

	.dataa(\RF1|regS2 [28]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS3 [28]),
	.datad(\RF1|Mux3~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux3~5 .lut_mask = 16'hF388;
defparam \RF1|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneii_lcell_comb \RF1|Mux3~2 (
// Equation(s):
// \RF1|Mux3~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regS6 [28]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|regS4 [28] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\RF1|regS4 [28]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|regS6 [28]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux3~2 .lut_mask = 16'hCCE2;
defparam \RF1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneii_lcell_comb \RF1|Mux3~3 (
// Equation(s):
// \RF1|Mux3~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux3~2_combout  & ((\RF1|regS7 [28]))) # (!\RF1|Mux3~2_combout  & (\RF1|regS5 [28])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux3~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\RF1|regS5 [28]),
	.datac(\RF1|regS7 [28]),
	.datad(\RF1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux3~3 .lut_mask = 16'hF588;
defparam \RF1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneii_lcell_comb \RF1|Mux3~6 (
// Equation(s):
// \RF1|Mux3~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux3~3_combout ))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|Mux3~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux3~5_combout ),
	.datad(\RF1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux3~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneii_lcell_comb \RF1|Mux3~9 (
// Equation(s):
// \RF1|Mux3~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux3~6_combout  & (\RF1|Mux3~8_combout )) # (!\RF1|Mux3~6_combout  & ((\RF1|Mux3~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux3~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|Mux3~8_combout ),
	.datac(\RF1|Mux3~1_combout ),
	.datad(\RF1|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux3~9 .lut_mask = 16'hDDA0;
defparam \RF1|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y9_N21
cycloneii_lcell_ff \RF1|regsOutA[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux3~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [28]));

// Location: LCCOMB_X15_Y17_N30
cycloneii_lcell_comb \alu1|ULAout[28]~87 (
// Equation(s):
// \alu1|ULAout[28]~87_combout  = (!\ctrR1|regOut [1] & ((\mux1|muxOut[28]~28_combout  & ((\alu1|ULAout[28]~86_combout ) # (\RF1|regsOutA [28]))) # (!\mux1|muxOut[28]~28_combout  & (\alu1|ULAout[28]~86_combout  & \RF1|regsOutA [28]))))

	.dataa(\mux1|muxOut[28]~28_combout ),
	.datab(\ctrR1|regOut [1]),
	.datac(\alu1|ULAout[28]~86_combout ),
	.datad(\RF1|regsOutA [28]),
	.cin(gnd),
	.combout(\alu1|ULAout[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[28]~87 .lut_mask = 16'h3220;
defparam \alu1|ULAout[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cycloneii_lcell_comb \alu1|ULAout[28]~88 (
// Equation(s):
// \alu1|ULAout[28]~88_combout  = (!\reset~combout  & ((\ctrR1|regOut [2] & ((\alu1|ULAout[28]~87_combout ))) # (!\ctrR1|regOut [2] & (\alu1|ULAout[28]~86_combout ))))

	.dataa(\ctrR1|regOut [2]),
	.datab(\reset~combout ),
	.datac(\alu1|ULAout[28]~86_combout ),
	.datad(\alu1|ULAout[28]~87_combout ),
	.cin(gnd),
	.combout(\alu1|ULAout[28]~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|ULAout[28]~88 .lut_mask = 16'h3210;
defparam \alu1|ULAout[28]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N25
cycloneii_lcell_ff \RF1|regT3[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [11]));

// Location: LCCOMB_X24_Y14_N24
cycloneii_lcell_comb \RF1|Mux20~7 (
// Equation(s):
// \RF1|Mux20~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regT3 [11]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS3 [11] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regS3 [11]),
	.datac(\RF1|regT3 [11]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux20~7 .lut_mask = 16'hAAE4;
defparam \RF1|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneii_lcell_comb \RF1|Mux20~8 (
// Equation(s):
// \RF1|Mux20~8_combout  = (\RF1|Mux20~7_combout  & ((\RF1|regT7 [11]) # ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\RF1|Mux20~7_combout  & (((\RF1|regS7 [11] & \rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regT7 [11]),
	.datab(\RF1|Mux20~7_combout ),
	.datac(\RF1|regS7 [11]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux20~8 .lut_mask = 16'hB8CC;
defparam \RF1|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N5
cycloneii_lcell_ff \RF1|regS4[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[11]~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS4 [11]));

// Location: LCCOMB_X21_Y12_N28
cycloneii_lcell_comb \RF1|Mux20~4 (
// Equation(s):
// \RF1|Mux20~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS4 [11]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS0 [11]))))

	.dataa(\RF1|regS0 [11]),
	.datab(\RF1|regS4 [11]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux20~4 .lut_mask = 16'hFC0A;
defparam \RF1|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneii_lcell_comb \RF1|Mux20~5 (
// Equation(s):
// \RF1|Mux20~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux20~4_combout  & ((\RF1|regT4 [11]))) # (!\RF1|Mux20~4_combout  & (\RF1|regT0 [11])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux20~4_combout ))))

	.dataa(\RF1|regT0 [11]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT4 [11]),
	.datad(\RF1|Mux20~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux20~5 .lut_mask = 16'hF388;
defparam \RF1|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneii_lcell_comb \RF1|Mux20~2 (
// Equation(s):
// \RF1|Mux20~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS6 [11]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS2 [11]))))

	.dataa(\RF1|regS2 [11]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regS6 [11]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux20~2 .lut_mask = 16'hFC22;
defparam \RF1|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneii_lcell_comb \RF1|Mux20~3 (
// Equation(s):
// \RF1|Mux20~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux20~2_combout  & ((\RF1|regT6 [11]))) # (!\RF1|Mux20~2_combout  & (\RF1|regT2 [11])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux20~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT2 [11]),
	.datac(\RF1|regT6 [11]),
	.datad(\RF1|Mux20~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux20~3 .lut_mask = 16'hF588;
defparam \RF1|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneii_lcell_comb \RF1|Mux20~6 (
// Equation(s):
// \RF1|Mux20~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ) # ((\RF1|Mux20~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|Mux20~5_combout )))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|Mux20~5_combout ),
	.datad(\RF1|Mux20~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux20~6 .lut_mask = 16'hBA98;
defparam \RF1|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneii_lcell_comb \RF1|Mux20~9 (
// Equation(s):
// \RF1|Mux20~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux20~6_combout  & ((\RF1|Mux20~8_combout ))) # (!\RF1|Mux20~6_combout  & (\RF1|Mux20~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout 
//  & (((\RF1|Mux20~6_combout ))))

	.dataa(\RF1|Mux20~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|Mux20~8_combout ),
	.datad(\RF1|Mux20~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux20~9 .lut_mask = 16'hF388;
defparam \RF1|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N11
cycloneii_lcell_ff \RF1|regsOutA[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux20~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [11]));

// Location: LCFF_X24_Y10_N13
cycloneii_lcell_ff \RF1|regS1[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS1 [21]));

// Location: LCCOMB_X24_Y10_N12
cycloneii_lcell_comb \RF1|Mux10~2 (
// Equation(s):
// \RF1|Mux10~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (\RF1|regS5 [21])) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS1 [21])))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regS5 [21]),
	.datac(\RF1|regS1 [21]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux10~2 .lut_mask = 16'hEE50;
defparam \RF1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneii_lcell_comb \RF1|Mux10~3 (
// Equation(s):
// \RF1|Mux10~3_combout  = (\RF1|Mux10~2_combout  & (((\RF1|regT5 [21]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\RF1|Mux10~2_combout  & (\RF1|regT1 [21] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regT1 [21]),
	.datab(\RF1|regT5 [21]),
	.datac(\RF1|Mux10~2_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux10~3 .lut_mask = 16'hCAF0;
defparam \RF1|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N9
cycloneii_lcell_ff \RF1|regT0[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[21]~21_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [21]));

// Location: LCCOMB_X20_Y12_N8
cycloneii_lcell_comb \RF1|Mux10~4 (
// Equation(s):
// \RF1|Mux10~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regT0 [21]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS0 [21] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\RF1|regS0 [21]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT0 [21]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux10~4 .lut_mask = 16'hCCE2;
defparam \RF1|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneii_lcell_comb \RF1|Mux10~5 (
// Equation(s):
// \RF1|Mux10~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux10~4_combout  & ((\RF1|regT4 [21]))) # (!\RF1|Mux10~4_combout  & (\RF1|regS4 [21])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux10~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|regS4 [21]),
	.datac(\RF1|regT4 [21]),
	.datad(\RF1|Mux10~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux10~5 .lut_mask = 16'hF588;
defparam \RF1|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneii_lcell_comb \RF1|Mux10~6 (
// Equation(s):
// \RF1|Mux10~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17 ) # ((\RF1|Mux10~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux10~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux10~3_combout ),
	.datad(\RF1|Mux10~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux10~6 .lut_mask = 16'hB9A8;
defparam \RF1|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneii_lcell_comb \RF1|Mux10~7 (
// Equation(s):
// \RF1|Mux10~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS7 [21]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS3 [21] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regS7 [21]),
	.datab(\RF1|regS3 [21]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux10~7 .lut_mask = 16'hF0AC;
defparam \RF1|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneii_lcell_comb \RF1|Mux10~8 (
// Equation(s):
// \RF1|Mux10~8_combout  = (\RF1|Mux10~7_combout  & (((\RF1|regT7 [21]) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\RF1|Mux10~7_combout  & (\RF1|regT3 [21] & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\RF1|regT3 [21]),
	.datab(\RF1|regT7 [21]),
	.datac(\RF1|Mux10~7_combout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux10~8 .lut_mask = 16'hCAF0;
defparam \RF1|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneii_lcell_comb \RF1|Mux10~9 (
// Equation(s):
// \RF1|Mux10~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux10~6_combout  & ((\RF1|Mux10~8_combout ))) # (!\RF1|Mux10~6_combout  & (\RF1|Mux10~1_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// (((\RF1|Mux10~6_combout ))))

	.dataa(\RF1|Mux10~1_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux10~6_combout ),
	.datad(\RF1|Mux10~8_combout ),
	.cin(gnd),
	.combout(\RF1|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux10~9 .lut_mask = 16'hF838;
defparam \RF1|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N7
cycloneii_lcell_ff \RF1|regsOutA[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux10~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [21]));

// Location: LCFF_X21_Y9_N13
cycloneii_lcell_ff \RF1|regS7[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS7 [26]));

// Location: LCFF_X19_Y9_N31
cycloneii_lcell_ff \RF1|regS5[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS5 [26]));

// Location: LCCOMB_X19_Y9_N20
cycloneii_lcell_comb \RF1|Mux5~0 (
// Equation(s):
// \RF1|Mux5~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\RF1|regS5 [26]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\RF1|regS4 [26] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\RF1|regS4 [26]),
	.datab(\RF1|regS5 [26]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux5~0 .lut_mask = 16'hF0CA;
defparam \RF1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneii_lcell_comb \RF1|Mux5~1 (
// Equation(s):
// \RF1|Mux5~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|Mux5~0_combout  & ((\RF1|regS7 [26]))) # (!\RF1|Mux5~0_combout  & (\RF1|regS6 [26])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|Mux5~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regS6 [26]),
	.datac(\RF1|regS7 [26]),
	.datad(\RF1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux5~1 .lut_mask = 16'hF588;
defparam \RF1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N7
cycloneii_lcell_ff \RF1|regT0[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT0 [26]));

// Location: LCCOMB_X16_Y11_N6
cycloneii_lcell_comb \RF1|Mux5~2 (
// Equation(s):
// \RF1|Mux5~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a17  & ((\RF1|regT2 [26]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (((\RF1|regT0 [26] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\RF1|regT2 [26]),
	.datac(\RF1|regT0 [26]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\RF1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux5~2 .lut_mask = 16'hAAD8;
defparam \RF1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneii_lcell_comb \RF1|Mux5~3 (
// Equation(s):
// \RF1|Mux5~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux5~2_combout  & (\RF1|regT3 [26])) # (!\RF1|Mux5~2_combout  & ((\RF1|regT1 [26]))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux5~2_combout ))))

	.dataa(\RF1|regT3 [26]),
	.datab(\RF1|regT1 [26]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\RF1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux5~3 .lut_mask = 16'hAFC0;
defparam \RF1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N11
cycloneii_lcell_ff \RF1|regS2[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[26]~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [26]));

// Location: LCCOMB_X21_Y11_N10
cycloneii_lcell_comb \RF1|Mux5~4 (
// Equation(s):
// \RF1|Mux5~4_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a17 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// ((\RF1|regS2 [26]))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|regS0 [26]))))

	.dataa(\RF1|regS0 [26]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\RF1|regS2 [26]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\RF1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux5~4 .lut_mask = 16'hFC22;
defparam \RF1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneii_lcell_comb \RF1|Mux5~5 (
// Equation(s):
// \RF1|Mux5~5_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux5~4_combout  & ((\RF1|regS3 [26]))) # (!\RF1|Mux5~4_combout  & (\RF1|regS1 [26])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux5~4_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\RF1|regS1 [26]),
	.datac(\RF1|regS3 [26]),
	.datad(\RF1|Mux5~4_combout ),
	.cin(gnd),
	.combout(\RF1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux5~5 .lut_mask = 16'hF588;
defparam \RF1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneii_lcell_comb \RF1|Mux5~6 (
// Equation(s):
// \RF1|Mux5~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a18 ) # ((\RF1|Mux5~3_combout )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & 
// ((\RF1|Mux5~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux5~3_combout ),
	.datad(\RF1|Mux5~5_combout ),
	.cin(gnd),
	.combout(\RF1|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux5~6 .lut_mask = 16'hB9A8;
defparam \RF1|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneii_lcell_comb \RF1|Mux5~9 (
// Equation(s):
// \RF1|Mux5~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux5~6_combout  & (\RF1|Mux5~8_combout )) # (!\RF1|Mux5~6_combout  & ((\RF1|Mux5~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux5~6_combout ))))

	.dataa(\RF1|Mux5~8_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|Mux5~1_combout ),
	.datad(\RF1|Mux5~6_combout ),
	.cin(gnd),
	.combout(\RF1|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux5~9 .lut_mask = 16'hBBC0;
defparam \RF1|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N27
cycloneii_lcell_ff \RF1|regsOutA[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux5~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [26]));

// Location: LCFF_X24_Y14_N11
cycloneii_lcell_ff \RF1|regT3[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[27]~27_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT3 [27]));

// Location: LCCOMB_X24_Y14_N10
cycloneii_lcell_comb \RF1|Mux4~7 (
// Equation(s):
// \RF1|Mux4~7_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|regT3 [27]) # (\rom1|rom_rtl_0|auto_generated|ram_block1a18 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS3 [27] & 
// ((!\rom1|rom_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regS3 [27]),
	.datac(\RF1|regT3 [27]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RF1|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux4~7 .lut_mask = 16'hAAE4;
defparam \RF1|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneii_lcell_comb \RF1|Mux4~8 (
// Equation(s):
// \RF1|Mux4~8_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux4~7_combout  & ((\RF1|regT7 [27]))) # (!\RF1|Mux4~7_combout  & (\RF1|regS7 [27])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux4~7_combout ))))

	.dataa(\RF1|regS7 [27]),
	.datab(\RF1|regT7 [27]),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\RF1|Mux4~7_combout ),
	.cin(gnd),
	.combout(\RF1|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux4~8 .lut_mask = 16'hCFA0;
defparam \RF1|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneii_lcell_comb \RF1|Mux4~5 (
// Equation(s):
// \RF1|Mux4~5_combout  = (\RF1|Mux4~4_combout  & (((\RF1|regT4 [27])) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))) # (!\RF1|Mux4~4_combout  & (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT0 [27]))))

	.dataa(\RF1|Mux4~4_combout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RF1|regT4 [27]),
	.datad(\RF1|regT0 [27]),
	.cin(gnd),
	.combout(\RF1|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux4~5 .lut_mask = 16'hE6A2;
defparam \RF1|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N19
cycloneii_lcell_ff \RF1|regT6[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[27]~27_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT6 [27]));

// Location: LCFF_X18_Y13_N1
cycloneii_lcell_ff \RF1|regS2[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[27]~27_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regS2 [27]));

// Location: LCCOMB_X18_Y13_N0
cycloneii_lcell_comb \RF1|Mux4~2 (
// Equation(s):
// \RF1|Mux4~2_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|regS6 [27]) # ((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|regS2 [27] & 
// !\rom1|rom_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|regS6 [27]),
	.datac(\RF1|regS2 [27]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux4~2 .lut_mask = 16'hAAD8;
defparam \RF1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneii_lcell_comb \RF1|Mux4~3 (
// Equation(s):
// \RF1|Mux4~3_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|Mux4~2_combout  & ((\RF1|regT6 [27]))) # (!\RF1|Mux4~2_combout  & (\RF1|regT2 [27])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (((\RF1|Mux4~2_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\RF1|regT2 [27]),
	.datac(\RF1|regT6 [27]),
	.datad(\RF1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\RF1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux4~3 .lut_mask = 16'hF588;
defparam \RF1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneii_lcell_comb \RF1|Mux4~6 (
// Equation(s):
// \RF1|Mux4~6_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & (\rom1|rom_rtl_0|auto_generated|ram_block1a17 )) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a17  & 
// ((\RF1|Mux4~3_combout ))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a17  & (\RF1|Mux4~5_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\RF1|Mux4~5_combout ),
	.datad(\RF1|Mux4~3_combout ),
	.cin(gnd),
	.combout(\RF1|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux4~6 .lut_mask = 16'hDC98;
defparam \RF1|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N5
cycloneii_lcell_ff \RF1|regT5[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[27]~27_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT5 [27]));

// Location: LCFF_X18_Y14_N9
cycloneii_lcell_ff \RF1|regT1[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux2|muxOut[27]~27_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regT1 [27]));

// Location: LCCOMB_X18_Y14_N8
cycloneii_lcell_comb \RF1|Mux4~0 (
// Equation(s):
// \RF1|Mux4~0_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\rom1|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\rom1|rom_rtl_0|auto_generated|ram_block1a19  & ((\RF1|regT1 [27]))) # 
// (!\rom1|rom_rtl_0|auto_generated|ram_block1a19  & (\RF1|regS1 [27]))))

	.dataa(\RF1|regS1 [27]),
	.datab(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\RF1|regT1 [27]),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\RF1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux4~0 .lut_mask = 16'hFC22;
defparam \RF1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneii_lcell_comb \RF1|Mux4~1 (
// Equation(s):
// \RF1|Mux4~1_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a18  & ((\RF1|Mux4~0_combout  & ((\RF1|regT5 [27]))) # (!\RF1|Mux4~0_combout  & (\RF1|regS5 [27])))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a18  & (((\RF1|Mux4~0_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\RF1|regS5 [27]),
	.datac(\RF1|regT5 [27]),
	.datad(\RF1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\RF1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux4~1 .lut_mask = 16'hF588;
defparam \RF1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneii_lcell_comb \RF1|Mux4~9 (
// Equation(s):
// \RF1|Mux4~9_combout  = (\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\RF1|Mux4~6_combout  & (\RF1|Mux4~8_combout )) # (!\RF1|Mux4~6_combout  & ((\RF1|Mux4~1_combout ))))) # (!\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// (((\RF1|Mux4~6_combout ))))

	.dataa(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\RF1|Mux4~8_combout ),
	.datac(\RF1|Mux4~6_combout ),
	.datad(\RF1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\RF1|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Mux4~9 .lut_mask = 16'hDAD0;
defparam \RF1|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N5
cycloneii_lcell_ff \RF1|regsOutA[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RF1|Mux4~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.sload(gnd),
	.ena(\RF1|regsOutA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF1|regsOutA [27]));

// Location: LCCOMB_X15_Y14_N8
cycloneii_lcell_comb \mux1|muxOut[20]~20 (
// Equation(s):
// \mux1|muxOut[20]~20_combout  = (\RF1|regsOutB [20] & !\ctrR1|regOut [5])

	.dataa(vcc),
	.datab(\RF1|regsOutB [20]),
	.datac(vcc),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[20]~20 .lut_mask = 16'h00CC;
defparam \mux1|muxOut[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N28
cycloneii_lcell_comb \mux1|muxOut[23]~23 (
// Equation(s):
// \mux1|muxOut[23]~23_combout  = (\RF1|regsOutB [23] & !\ctrR1|regOut [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF1|regsOutB [23]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[23]~23 .lut_mask = 16'h00F0;
defparam \mux1|muxOut[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneii_lcell_comb \mux1|muxOut[25]~25 (
// Equation(s):
// \mux1|muxOut[25]~25_combout  = (\RF1|regsOutB [25] & !\ctrR1|regOut [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF1|regsOutB [25]),
	.datad(\ctrR1|regOut [5]),
	.cin(gnd),
	.combout(\mux1|muxOut[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|muxOut[25]~25 .lut_mask = 16'h00F0;
defparam \mux1|muxOut[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N15
cycloneii_lcell_ff \imm|regOut[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [14]));

// Location: LCCOMB_X15_Y13_N16
cycloneii_lcell_comb \imm|regOut[15]~feeder (
// Equation(s):
// \imm|regOut[15]~feeder_combout  = \rom1|rom_rtl_0|auto_generated|ram_block1a15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\imm|regOut[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm|regOut[15]~feeder .lut_mask = 16'hFF00;
defparam \imm|regOut[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N17
cycloneii_lcell_ff \imm|regOut[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\imm|regOut[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm|regOut [15]));

// Location: LCCOMB_X36_Y1_N16
cycloneii_lcell_comb \ctrR1|regOut[12]~feeder (
// Equation(s):
// \ctrR1|regOut[12]~feeder_combout  = \rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\ctrR1|regOut[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[12]~feeder .lut_mask = 16'hFF00;
defparam \ctrR1|regOut[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y1_N17
cycloneii_lcell_ff \ctrR1|regOut[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [12]));

// Location: LCCOMB_X2_Y3_N0
cycloneii_lcell_comb \ctrR1|regOut[13]~feeder (
// Equation(s):
// \ctrR1|regOut[13]~feeder_combout  = \rom1|rom_rtl_0|auto_generated|ram_block1a17 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\ctrR1|regOut[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[13]~feeder .lut_mask = 16'hFF00;
defparam \ctrR1|regOut[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y3_N1
cycloneii_lcell_ff \ctrR1|regOut[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [13]));

// Location: LCCOMB_X1_Y3_N28
cycloneii_lcell_comb \ctrR1|regOut[14]~feeder (
// Equation(s):
// \ctrR1|regOut[14]~feeder_combout  = \rom1|rom_rtl_0|auto_generated|ram_block1a18 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\ctrR1|regOut[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[14]~feeder .lut_mask = 16'hFF00;
defparam \ctrR1|regOut[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y3_N29
cycloneii_lcell_ff \ctrR1|regOut[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [14]));

// Location: LCCOMB_X49_Y7_N0
cycloneii_lcell_comb \ctrR1|regOut[15]~feeder (
// Equation(s):
// \ctrR1|regOut[15]~feeder_combout  = \rom1|rom_rtl_0|auto_generated|ram_block1a19 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\ctrR1|regOut[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[15]~feeder .lut_mask = 16'hFF00;
defparam \ctrR1|regOut[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y7_N1
cycloneii_lcell_ff \ctrR1|regOut[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [15]));

// Location: LCCOMB_X21_Y13_N16
cycloneii_lcell_comb \ctrR1|regOut[16]~feeder (
// Equation(s):
// \ctrR1|regOut[16]~feeder_combout  = \rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrR1|regOut[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR1|regOut[16]~feeder .lut_mask = 16'hF0F0;
defparam \ctrR1|regOut[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N17
cycloneii_lcell_ff \ctrR1|regOut[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR1|regOut[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR1|regOut [16]));

// Location: LCCOMB_X15_Y20_N2
cycloneii_lcell_comb \ctrR2|regOut[0]~feeder (
// Equation(s):
// \ctrR2|regOut[0]~feeder_combout  = \ctrR1|regOut [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR1|regOut [0]),
	.cin(gnd),
	.combout(\ctrR2|regOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR2|regOut[0]~feeder .lut_mask = 16'hFF00;
defparam \ctrR2|regOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y20_N3
cycloneii_lcell_ff \ctrR2|regOut[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR2|regOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [0]));

// Location: LCCOMB_X15_Y20_N16
cycloneii_lcell_comb \ctrR3|regOut[0]~feeder (
// Equation(s):
// \ctrR3|regOut[0]~feeder_combout  = \ctrR2|regOut [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR2|regOut [0]),
	.cin(gnd),
	.combout(\ctrR3|regOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR3|regOut[0]~feeder .lut_mask = 16'hFF00;
defparam \ctrR3|regOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y20_N17
cycloneii_lcell_ff \ctrR3|regOut[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR3|regOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [0]));

// Location: LCCOMB_X1_Y12_N2
cycloneii_lcell_comb \ctrR2|regOut[1]~feeder (
// Equation(s):
// \ctrR2|regOut[1]~feeder_combout  = \ctrR1|regOut [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR1|regOut [1]),
	.cin(gnd),
	.combout(\ctrR2|regOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR2|regOut[1]~feeder .lut_mask = 16'hFF00;
defparam \ctrR2|regOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N3
cycloneii_lcell_ff \ctrR2|regOut[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR2|regOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [1]));

// Location: LCCOMB_X1_Y12_N28
cycloneii_lcell_comb \ctrR3|regOut[1]~feeder (
// Equation(s):
// \ctrR3|regOut[1]~feeder_combout  = \ctrR2|regOut [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR2|regOut [1]),
	.cin(gnd),
	.combout(\ctrR3|regOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR3|regOut[1]~feeder .lut_mask = 16'hFF00;
defparam \ctrR3|regOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N29
cycloneii_lcell_ff \ctrR3|regOut[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR3|regOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [1]));

// Location: LCFF_X15_Y17_N17
cycloneii_lcell_ff \ctrR2|regOut[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR1|regOut [2]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [2]));

// Location: LCFF_X15_Y17_N11
cycloneii_lcell_ff \ctrR3|regOut[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR2|regOut [2]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [2]));

// Location: LCFF_X19_Y20_N21
cycloneii_lcell_ff \ctrR3|regOut[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR2|regOut [3]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [3]));

// Location: LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \ctrR3|regOut[5]~feeder (
// Equation(s):
// \ctrR3|regOut[5]~feeder_combout  = \ctrR2|regOut [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR2|regOut [5]),
	.cin(gnd),
	.combout(\ctrR3|regOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR3|regOut[5]~feeder .lut_mask = 16'hFF00;
defparam \ctrR3|regOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N27
cycloneii_lcell_ff \ctrR3|regOut[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR3|regOut[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [5]));

// Location: LCFF_X15_Y13_N29
cycloneii_lcell_ff \ctrR2|regOut[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\imm|regOut [11]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [7]));

// Location: LCFF_X15_Y13_N1
cycloneii_lcell_ff \ctrR3|regOut[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR2|regOut [7]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [7]));

// Location: LCFF_X15_Y14_N17
cycloneii_lcell_ff \ctrR2|regOut[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\imm|regOut [12]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [8]));

// Location: LCFF_X15_Y14_N27
cycloneii_lcell_ff \ctrR3|regOut[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR2|regOut [8]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [8]));

// Location: LCFF_X15_Y14_N21
cycloneii_lcell_ff \ctrR2|regOut[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\imm|regOut [13]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [9]));

// Location: LCFF_X15_Y14_N11
cycloneii_lcell_ff \ctrR3|regOut[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR2|regOut [9]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [9]));

// Location: LCFF_X15_Y13_N19
cycloneii_lcell_ff \ctrR2|regOut[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\imm|regOut [14]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [10]));

// Location: LCFF_X15_Y13_N13
cycloneii_lcell_ff \ctrR3|regOut[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR2|regOut [10]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [10]));

// Location: LCFF_X15_Y13_N9
cycloneii_lcell_ff \ctrR2|regOut[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\imm|regOut [15]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [11]));

// Location: LCFF_X15_Y13_N7
cycloneii_lcell_ff \ctrR3|regOut[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR2|regOut [11]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [11]));

// Location: LCFF_X36_Y1_N1
cycloneii_lcell_ff \ctrR2|regOut[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR1|regOut [12]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [12]));

// Location: LCCOMB_X36_Y1_N10
cycloneii_lcell_comb \ctrR3|regOut[12]~feeder (
// Equation(s):
// \ctrR3|regOut[12]~feeder_combout  = \ctrR2|regOut [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR2|regOut [12]),
	.cin(gnd),
	.combout(\ctrR3|regOut[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR3|regOut[12]~feeder .lut_mask = 16'hFF00;
defparam \ctrR3|regOut[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y1_N11
cycloneii_lcell_ff \ctrR3|regOut[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR3|regOut[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [12]));

// Location: LCCOMB_X2_Y3_N12
cycloneii_lcell_comb \ctrR2|regOut[13]~feeder (
// Equation(s):
// \ctrR2|regOut[13]~feeder_combout  = \ctrR1|regOut [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR1|regOut [13]),
	.cin(gnd),
	.combout(\ctrR2|regOut[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR2|regOut[13]~feeder .lut_mask = 16'hFF00;
defparam \ctrR2|regOut[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y3_N13
cycloneii_lcell_ff \ctrR2|regOut[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR2|regOut[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [13]));

// Location: LCCOMB_X2_Y3_N2
cycloneii_lcell_comb \ctrR3|regOut[13]~feeder (
// Equation(s):
// \ctrR3|regOut[13]~feeder_combout  = \ctrR2|regOut [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR2|regOut [13]),
	.cin(gnd),
	.combout(\ctrR3|regOut[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR3|regOut[13]~feeder .lut_mask = 16'hFF00;
defparam \ctrR3|regOut[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y3_N3
cycloneii_lcell_ff \ctrR3|regOut[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR3|regOut[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [13]));

// Location: LCCOMB_X1_Y3_N0
cycloneii_lcell_comb \ctrR2|regOut[14]~feeder (
// Equation(s):
// \ctrR2|regOut[14]~feeder_combout  = \ctrR1|regOut [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR1|regOut [14]),
	.cin(gnd),
	.combout(\ctrR2|regOut[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR2|regOut[14]~feeder .lut_mask = 16'hFF00;
defparam \ctrR2|regOut[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y3_N1
cycloneii_lcell_ff \ctrR2|regOut[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR2|regOut[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [14]));

// Location: LCCOMB_X1_Y3_N26
cycloneii_lcell_comb \ctrR3|regOut[14]~feeder (
// Equation(s):
// \ctrR3|regOut[14]~feeder_combout  = \ctrR2|regOut [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR2|regOut [14]),
	.cin(gnd),
	.combout(\ctrR3|regOut[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR3|regOut[14]~feeder .lut_mask = 16'hFF00;
defparam \ctrR3|regOut[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y3_N27
cycloneii_lcell_ff \ctrR3|regOut[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR3|regOut[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [14]));

// Location: LCCOMB_X49_Y7_N4
cycloneii_lcell_comb \ctrR2|regOut[15]~feeder (
// Equation(s):
// \ctrR2|regOut[15]~feeder_combout  = \ctrR1|regOut [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR1|regOut [15]),
	.cin(gnd),
	.combout(\ctrR2|regOut[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR2|regOut[15]~feeder .lut_mask = 16'hFF00;
defparam \ctrR2|regOut[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y7_N5
cycloneii_lcell_ff \ctrR2|regOut[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR2|regOut[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [15]));

// Location: LCFF_X49_Y7_N7
cycloneii_lcell_ff \ctrR3|regOut[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrR2|regOut [15]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [15]));

// Location: LCCOMB_X21_Y13_N28
cycloneii_lcell_comb \ctrR2|regOut[16]~feeder (
// Equation(s):
// \ctrR2|regOut[16]~feeder_combout  = \ctrR1|regOut [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrR1|regOut [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrR2|regOut[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR2|regOut[16]~feeder .lut_mask = 16'hF0F0;
defparam \ctrR2|regOut[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N29
cycloneii_lcell_ff \ctrR2|regOut[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR2|regOut[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR2|regOut [16]));

// Location: LCCOMB_X21_Y13_N6
cycloneii_lcell_comb \ctrR3|regOut[16]~feeder (
// Equation(s):
// \ctrR3|regOut[16]~feeder_combout  = \ctrR2|regOut [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrR2|regOut [16]),
	.cin(gnd),
	.combout(\ctrR3|regOut[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrR3|regOut[16]~feeder .lut_mask = 16'hFF00;
defparam \ctrR3|regOut[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N7
cycloneii_lcell_ff \ctrR3|regOut[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrR3|regOut[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrR3|regOut [16]));

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[0]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[0]));
// synopsys translate_off
defparam \rawData[0]~I .input_async_reset = "none";
defparam \rawData[0]~I .input_power_up = "low";
defparam \rawData[0]~I .input_register_mode = "none";
defparam \rawData[0]~I .input_sync_reset = "none";
defparam \rawData[0]~I .oe_async_reset = "none";
defparam \rawData[0]~I .oe_power_up = "low";
defparam \rawData[0]~I .oe_register_mode = "none";
defparam \rawData[0]~I .oe_sync_reset = "none";
defparam \rawData[0]~I .operation_mode = "output";
defparam \rawData[0]~I .output_async_reset = "none";
defparam \rawData[0]~I .output_power_up = "low";
defparam \rawData[0]~I .output_register_mode = "none";
defparam \rawData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[1]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[1]));
// synopsys translate_off
defparam \rawData[1]~I .input_async_reset = "none";
defparam \rawData[1]~I .input_power_up = "low";
defparam \rawData[1]~I .input_register_mode = "none";
defparam \rawData[1]~I .input_sync_reset = "none";
defparam \rawData[1]~I .oe_async_reset = "none";
defparam \rawData[1]~I .oe_power_up = "low";
defparam \rawData[1]~I .oe_register_mode = "none";
defparam \rawData[1]~I .oe_sync_reset = "none";
defparam \rawData[1]~I .operation_mode = "output";
defparam \rawData[1]~I .output_async_reset = "none";
defparam \rawData[1]~I .output_power_up = "low";
defparam \rawData[1]~I .output_register_mode = "none";
defparam \rawData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[2]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[2]));
// synopsys translate_off
defparam \rawData[2]~I .input_async_reset = "none";
defparam \rawData[2]~I .input_power_up = "low";
defparam \rawData[2]~I .input_register_mode = "none";
defparam \rawData[2]~I .input_sync_reset = "none";
defparam \rawData[2]~I .oe_async_reset = "none";
defparam \rawData[2]~I .oe_power_up = "low";
defparam \rawData[2]~I .oe_register_mode = "none";
defparam \rawData[2]~I .oe_sync_reset = "none";
defparam \rawData[2]~I .operation_mode = "output";
defparam \rawData[2]~I .output_async_reset = "none";
defparam \rawData[2]~I .output_power_up = "low";
defparam \rawData[2]~I .output_register_mode = "none";
defparam \rawData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[3]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[3]));
// synopsys translate_off
defparam \rawData[3]~I .input_async_reset = "none";
defparam \rawData[3]~I .input_power_up = "low";
defparam \rawData[3]~I .input_register_mode = "none";
defparam \rawData[3]~I .input_sync_reset = "none";
defparam \rawData[3]~I .oe_async_reset = "none";
defparam \rawData[3]~I .oe_power_up = "low";
defparam \rawData[3]~I .oe_register_mode = "none";
defparam \rawData[3]~I .oe_sync_reset = "none";
defparam \rawData[3]~I .operation_mode = "output";
defparam \rawData[3]~I .output_async_reset = "none";
defparam \rawData[3]~I .output_power_up = "low";
defparam \rawData[3]~I .output_register_mode = "none";
defparam \rawData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[4]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[4]));
// synopsys translate_off
defparam \rawData[4]~I .input_async_reset = "none";
defparam \rawData[4]~I .input_power_up = "low";
defparam \rawData[4]~I .input_register_mode = "none";
defparam \rawData[4]~I .input_sync_reset = "none";
defparam \rawData[4]~I .oe_async_reset = "none";
defparam \rawData[4]~I .oe_power_up = "low";
defparam \rawData[4]~I .oe_register_mode = "none";
defparam \rawData[4]~I .oe_sync_reset = "none";
defparam \rawData[4]~I .operation_mode = "output";
defparam \rawData[4]~I .output_async_reset = "none";
defparam \rawData[4]~I .output_power_up = "low";
defparam \rawData[4]~I .output_register_mode = "none";
defparam \rawData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[5]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[5]));
// synopsys translate_off
defparam \rawData[5]~I .input_async_reset = "none";
defparam \rawData[5]~I .input_power_up = "low";
defparam \rawData[5]~I .input_register_mode = "none";
defparam \rawData[5]~I .input_sync_reset = "none";
defparam \rawData[5]~I .oe_async_reset = "none";
defparam \rawData[5]~I .oe_power_up = "low";
defparam \rawData[5]~I .oe_register_mode = "none";
defparam \rawData[5]~I .oe_sync_reset = "none";
defparam \rawData[5]~I .operation_mode = "output";
defparam \rawData[5]~I .output_async_reset = "none";
defparam \rawData[5]~I .output_power_up = "low";
defparam \rawData[5]~I .output_register_mode = "none";
defparam \rawData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[6]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[6]));
// synopsys translate_off
defparam \rawData[6]~I .input_async_reset = "none";
defparam \rawData[6]~I .input_power_up = "low";
defparam \rawData[6]~I .input_register_mode = "none";
defparam \rawData[6]~I .input_sync_reset = "none";
defparam \rawData[6]~I .oe_async_reset = "none";
defparam \rawData[6]~I .oe_power_up = "low";
defparam \rawData[6]~I .oe_register_mode = "none";
defparam \rawData[6]~I .oe_sync_reset = "none";
defparam \rawData[6]~I .operation_mode = "output";
defparam \rawData[6]~I .output_async_reset = "none";
defparam \rawData[6]~I .output_power_up = "low";
defparam \rawData[6]~I .output_register_mode = "none";
defparam \rawData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[7]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[7]));
// synopsys translate_off
defparam \rawData[7]~I .input_async_reset = "none";
defparam \rawData[7]~I .input_power_up = "low";
defparam \rawData[7]~I .input_register_mode = "none";
defparam \rawData[7]~I .input_sync_reset = "none";
defparam \rawData[7]~I .oe_async_reset = "none";
defparam \rawData[7]~I .oe_power_up = "low";
defparam \rawData[7]~I .oe_register_mode = "none";
defparam \rawData[7]~I .oe_sync_reset = "none";
defparam \rawData[7]~I .operation_mode = "output";
defparam \rawData[7]~I .output_async_reset = "none";
defparam \rawData[7]~I .output_power_up = "low";
defparam \rawData[7]~I .output_register_mode = "none";
defparam \rawData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[8]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[8]));
// synopsys translate_off
defparam \rawData[8]~I .input_async_reset = "none";
defparam \rawData[8]~I .input_power_up = "low";
defparam \rawData[8]~I .input_register_mode = "none";
defparam \rawData[8]~I .input_sync_reset = "none";
defparam \rawData[8]~I .oe_async_reset = "none";
defparam \rawData[8]~I .oe_power_up = "low";
defparam \rawData[8]~I .oe_register_mode = "none";
defparam \rawData[8]~I .oe_sync_reset = "none";
defparam \rawData[8]~I .operation_mode = "output";
defparam \rawData[8]~I .output_async_reset = "none";
defparam \rawData[8]~I .output_power_up = "low";
defparam \rawData[8]~I .output_register_mode = "none";
defparam \rawData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[9]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[9]));
// synopsys translate_off
defparam \rawData[9]~I .input_async_reset = "none";
defparam \rawData[9]~I .input_power_up = "low";
defparam \rawData[9]~I .input_register_mode = "none";
defparam \rawData[9]~I .input_sync_reset = "none";
defparam \rawData[9]~I .oe_async_reset = "none";
defparam \rawData[9]~I .oe_power_up = "low";
defparam \rawData[9]~I .oe_register_mode = "none";
defparam \rawData[9]~I .oe_sync_reset = "none";
defparam \rawData[9]~I .operation_mode = "output";
defparam \rawData[9]~I .output_async_reset = "none";
defparam \rawData[9]~I .output_power_up = "low";
defparam \rawData[9]~I .output_register_mode = "none";
defparam \rawData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[10]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[10]));
// synopsys translate_off
defparam \rawData[10]~I .input_async_reset = "none";
defparam \rawData[10]~I .input_power_up = "low";
defparam \rawData[10]~I .input_register_mode = "none";
defparam \rawData[10]~I .input_sync_reset = "none";
defparam \rawData[10]~I .oe_async_reset = "none";
defparam \rawData[10]~I .oe_power_up = "low";
defparam \rawData[10]~I .oe_register_mode = "none";
defparam \rawData[10]~I .oe_sync_reset = "none";
defparam \rawData[10]~I .operation_mode = "output";
defparam \rawData[10]~I .output_async_reset = "none";
defparam \rawData[10]~I .output_power_up = "low";
defparam \rawData[10]~I .output_register_mode = "none";
defparam \rawData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[11]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[11]));
// synopsys translate_off
defparam \rawData[11]~I .input_async_reset = "none";
defparam \rawData[11]~I .input_power_up = "low";
defparam \rawData[11]~I .input_register_mode = "none";
defparam \rawData[11]~I .input_sync_reset = "none";
defparam \rawData[11]~I .oe_async_reset = "none";
defparam \rawData[11]~I .oe_power_up = "low";
defparam \rawData[11]~I .oe_register_mode = "none";
defparam \rawData[11]~I .oe_sync_reset = "none";
defparam \rawData[11]~I .operation_mode = "output";
defparam \rawData[11]~I .output_async_reset = "none";
defparam \rawData[11]~I .output_power_up = "low";
defparam \rawData[11]~I .output_register_mode = "none";
defparam \rawData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[12]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[12]));
// synopsys translate_off
defparam \rawData[12]~I .input_async_reset = "none";
defparam \rawData[12]~I .input_power_up = "low";
defparam \rawData[12]~I .input_register_mode = "none";
defparam \rawData[12]~I .input_sync_reset = "none";
defparam \rawData[12]~I .oe_async_reset = "none";
defparam \rawData[12]~I .oe_power_up = "low";
defparam \rawData[12]~I .oe_register_mode = "none";
defparam \rawData[12]~I .oe_sync_reset = "none";
defparam \rawData[12]~I .operation_mode = "output";
defparam \rawData[12]~I .output_async_reset = "none";
defparam \rawData[12]~I .output_power_up = "low";
defparam \rawData[12]~I .output_register_mode = "none";
defparam \rawData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[13]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[13]));
// synopsys translate_off
defparam \rawData[13]~I .input_async_reset = "none";
defparam \rawData[13]~I .input_power_up = "low";
defparam \rawData[13]~I .input_register_mode = "none";
defparam \rawData[13]~I .input_sync_reset = "none";
defparam \rawData[13]~I .oe_async_reset = "none";
defparam \rawData[13]~I .oe_power_up = "low";
defparam \rawData[13]~I .oe_register_mode = "none";
defparam \rawData[13]~I .oe_sync_reset = "none";
defparam \rawData[13]~I .operation_mode = "output";
defparam \rawData[13]~I .output_async_reset = "none";
defparam \rawData[13]~I .output_power_up = "low";
defparam \rawData[13]~I .output_register_mode = "none";
defparam \rawData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[14]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[14]));
// synopsys translate_off
defparam \rawData[14]~I .input_async_reset = "none";
defparam \rawData[14]~I .input_power_up = "low";
defparam \rawData[14]~I .input_register_mode = "none";
defparam \rawData[14]~I .input_sync_reset = "none";
defparam \rawData[14]~I .oe_async_reset = "none";
defparam \rawData[14]~I .oe_power_up = "low";
defparam \rawData[14]~I .oe_register_mode = "none";
defparam \rawData[14]~I .oe_sync_reset = "none";
defparam \rawData[14]~I .operation_mode = "output";
defparam \rawData[14]~I .output_async_reset = "none";
defparam \rawData[14]~I .output_power_up = "low";
defparam \rawData[14]~I .output_register_mode = "none";
defparam \rawData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[15]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[15]));
// synopsys translate_off
defparam \rawData[15]~I .input_async_reset = "none";
defparam \rawData[15]~I .input_power_up = "low";
defparam \rawData[15]~I .input_register_mode = "none";
defparam \rawData[15]~I .input_sync_reset = "none";
defparam \rawData[15]~I .oe_async_reset = "none";
defparam \rawData[15]~I .oe_power_up = "low";
defparam \rawData[15]~I .oe_register_mode = "none";
defparam \rawData[15]~I .oe_sync_reset = "none";
defparam \rawData[15]~I .operation_mode = "output";
defparam \rawData[15]~I .output_async_reset = "none";
defparam \rawData[15]~I .output_power_up = "low";
defparam \rawData[15]~I .output_register_mode = "none";
defparam \rawData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[16]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[16]));
// synopsys translate_off
defparam \rawData[16]~I .input_async_reset = "none";
defparam \rawData[16]~I .input_power_up = "low";
defparam \rawData[16]~I .input_register_mode = "none";
defparam \rawData[16]~I .input_sync_reset = "none";
defparam \rawData[16]~I .oe_async_reset = "none";
defparam \rawData[16]~I .oe_power_up = "low";
defparam \rawData[16]~I .oe_register_mode = "none";
defparam \rawData[16]~I .oe_sync_reset = "none";
defparam \rawData[16]~I .operation_mode = "output";
defparam \rawData[16]~I .output_async_reset = "none";
defparam \rawData[16]~I .output_power_up = "low";
defparam \rawData[16]~I .output_register_mode = "none";
defparam \rawData[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[17]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[17]));
// synopsys translate_off
defparam \rawData[17]~I .input_async_reset = "none";
defparam \rawData[17]~I .input_power_up = "low";
defparam \rawData[17]~I .input_register_mode = "none";
defparam \rawData[17]~I .input_sync_reset = "none";
defparam \rawData[17]~I .oe_async_reset = "none";
defparam \rawData[17]~I .oe_power_up = "low";
defparam \rawData[17]~I .oe_register_mode = "none";
defparam \rawData[17]~I .oe_sync_reset = "none";
defparam \rawData[17]~I .operation_mode = "output";
defparam \rawData[17]~I .output_async_reset = "none";
defparam \rawData[17]~I .output_power_up = "low";
defparam \rawData[17]~I .output_register_mode = "none";
defparam \rawData[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[18]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[18]));
// synopsys translate_off
defparam \rawData[18]~I .input_async_reset = "none";
defparam \rawData[18]~I .input_power_up = "low";
defparam \rawData[18]~I .input_register_mode = "none";
defparam \rawData[18]~I .input_sync_reset = "none";
defparam \rawData[18]~I .oe_async_reset = "none";
defparam \rawData[18]~I .oe_power_up = "low";
defparam \rawData[18]~I .oe_register_mode = "none";
defparam \rawData[18]~I .oe_sync_reset = "none";
defparam \rawData[18]~I .operation_mode = "output";
defparam \rawData[18]~I .output_async_reset = "none";
defparam \rawData[18]~I .output_power_up = "low";
defparam \rawData[18]~I .output_register_mode = "none";
defparam \rawData[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[19]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[19]));
// synopsys translate_off
defparam \rawData[19]~I .input_async_reset = "none";
defparam \rawData[19]~I .input_power_up = "low";
defparam \rawData[19]~I .input_register_mode = "none";
defparam \rawData[19]~I .input_sync_reset = "none";
defparam \rawData[19]~I .oe_async_reset = "none";
defparam \rawData[19]~I .oe_power_up = "low";
defparam \rawData[19]~I .oe_register_mode = "none";
defparam \rawData[19]~I .oe_sync_reset = "none";
defparam \rawData[19]~I .operation_mode = "output";
defparam \rawData[19]~I .output_async_reset = "none";
defparam \rawData[19]~I .output_power_up = "low";
defparam \rawData[19]~I .output_register_mode = "none";
defparam \rawData[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[20]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[20]));
// synopsys translate_off
defparam \rawData[20]~I .input_async_reset = "none";
defparam \rawData[20]~I .input_power_up = "low";
defparam \rawData[20]~I .input_register_mode = "none";
defparam \rawData[20]~I .input_sync_reset = "none";
defparam \rawData[20]~I .oe_async_reset = "none";
defparam \rawData[20]~I .oe_power_up = "low";
defparam \rawData[20]~I .oe_register_mode = "none";
defparam \rawData[20]~I .oe_sync_reset = "none";
defparam \rawData[20]~I .operation_mode = "output";
defparam \rawData[20]~I .output_async_reset = "none";
defparam \rawData[20]~I .output_power_up = "low";
defparam \rawData[20]~I .output_register_mode = "none";
defparam \rawData[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[21]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a21 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[21]));
// synopsys translate_off
defparam \rawData[21]~I .input_async_reset = "none";
defparam \rawData[21]~I .input_power_up = "low";
defparam \rawData[21]~I .input_register_mode = "none";
defparam \rawData[21]~I .input_sync_reset = "none";
defparam \rawData[21]~I .oe_async_reset = "none";
defparam \rawData[21]~I .oe_power_up = "low";
defparam \rawData[21]~I .oe_register_mode = "none";
defparam \rawData[21]~I .oe_sync_reset = "none";
defparam \rawData[21]~I .operation_mode = "output";
defparam \rawData[21]~I .output_async_reset = "none";
defparam \rawData[21]~I .output_power_up = "low";
defparam \rawData[21]~I .output_register_mode = "none";
defparam \rawData[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[22]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a22 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[22]));
// synopsys translate_off
defparam \rawData[22]~I .input_async_reset = "none";
defparam \rawData[22]~I .input_power_up = "low";
defparam \rawData[22]~I .input_register_mode = "none";
defparam \rawData[22]~I .input_sync_reset = "none";
defparam \rawData[22]~I .oe_async_reset = "none";
defparam \rawData[22]~I .oe_power_up = "low";
defparam \rawData[22]~I .oe_register_mode = "none";
defparam \rawData[22]~I .oe_sync_reset = "none";
defparam \rawData[22]~I .operation_mode = "output";
defparam \rawData[22]~I .output_async_reset = "none";
defparam \rawData[22]~I .output_power_up = "low";
defparam \rawData[22]~I .output_register_mode = "none";
defparam \rawData[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[23]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a23 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[23]));
// synopsys translate_off
defparam \rawData[23]~I .input_async_reset = "none";
defparam \rawData[23]~I .input_power_up = "low";
defparam \rawData[23]~I .input_register_mode = "none";
defparam \rawData[23]~I .input_sync_reset = "none";
defparam \rawData[23]~I .oe_async_reset = "none";
defparam \rawData[23]~I .oe_power_up = "low";
defparam \rawData[23]~I .oe_register_mode = "none";
defparam \rawData[23]~I .oe_sync_reset = "none";
defparam \rawData[23]~I .operation_mode = "output";
defparam \rawData[23]~I .output_async_reset = "none";
defparam \rawData[23]~I .output_power_up = "low";
defparam \rawData[23]~I .output_register_mode = "none";
defparam \rawData[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[24]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[24]));
// synopsys translate_off
defparam \rawData[24]~I .input_async_reset = "none";
defparam \rawData[24]~I .input_power_up = "low";
defparam \rawData[24]~I .input_register_mode = "none";
defparam \rawData[24]~I .input_sync_reset = "none";
defparam \rawData[24]~I .oe_async_reset = "none";
defparam \rawData[24]~I .oe_power_up = "low";
defparam \rawData[24]~I .oe_register_mode = "none";
defparam \rawData[24]~I .oe_sync_reset = "none";
defparam \rawData[24]~I .operation_mode = "output";
defparam \rawData[24]~I .output_async_reset = "none";
defparam \rawData[24]~I .output_power_up = "low";
defparam \rawData[24]~I .output_register_mode = "none";
defparam \rawData[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[25]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a25 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[25]));
// synopsys translate_off
defparam \rawData[25]~I .input_async_reset = "none";
defparam \rawData[25]~I .input_power_up = "low";
defparam \rawData[25]~I .input_register_mode = "none";
defparam \rawData[25]~I .input_sync_reset = "none";
defparam \rawData[25]~I .oe_async_reset = "none";
defparam \rawData[25]~I .oe_power_up = "low";
defparam \rawData[25]~I .oe_register_mode = "none";
defparam \rawData[25]~I .oe_sync_reset = "none";
defparam \rawData[25]~I .operation_mode = "output";
defparam \rawData[25]~I .output_async_reset = "none";
defparam \rawData[25]~I .output_power_up = "low";
defparam \rawData[25]~I .output_register_mode = "none";
defparam \rawData[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[26]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[26]));
// synopsys translate_off
defparam \rawData[26]~I .input_async_reset = "none";
defparam \rawData[26]~I .input_power_up = "low";
defparam \rawData[26]~I .input_register_mode = "none";
defparam \rawData[26]~I .input_sync_reset = "none";
defparam \rawData[26]~I .oe_async_reset = "none";
defparam \rawData[26]~I .oe_power_up = "low";
defparam \rawData[26]~I .oe_register_mode = "none";
defparam \rawData[26]~I .oe_sync_reset = "none";
defparam \rawData[26]~I .operation_mode = "output";
defparam \rawData[26]~I .output_async_reset = "none";
defparam \rawData[26]~I .output_power_up = "low";
defparam \rawData[26]~I .output_register_mode = "none";
defparam \rawData[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[27]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a27 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[27]));
// synopsys translate_off
defparam \rawData[27]~I .input_async_reset = "none";
defparam \rawData[27]~I .input_power_up = "low";
defparam \rawData[27]~I .input_register_mode = "none";
defparam \rawData[27]~I .input_sync_reset = "none";
defparam \rawData[27]~I .oe_async_reset = "none";
defparam \rawData[27]~I .oe_power_up = "low";
defparam \rawData[27]~I .oe_register_mode = "none";
defparam \rawData[27]~I .oe_sync_reset = "none";
defparam \rawData[27]~I .operation_mode = "output";
defparam \rawData[27]~I .output_async_reset = "none";
defparam \rawData[27]~I .output_power_up = "low";
defparam \rawData[27]~I .output_register_mode = "none";
defparam \rawData[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[28]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a28 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[28]));
// synopsys translate_off
defparam \rawData[28]~I .input_async_reset = "none";
defparam \rawData[28]~I .input_power_up = "low";
defparam \rawData[28]~I .input_register_mode = "none";
defparam \rawData[28]~I .input_sync_reset = "none";
defparam \rawData[28]~I .oe_async_reset = "none";
defparam \rawData[28]~I .oe_power_up = "low";
defparam \rawData[28]~I .oe_register_mode = "none";
defparam \rawData[28]~I .oe_sync_reset = "none";
defparam \rawData[28]~I .operation_mode = "output";
defparam \rawData[28]~I .output_async_reset = "none";
defparam \rawData[28]~I .output_power_up = "low";
defparam \rawData[28]~I .output_register_mode = "none";
defparam \rawData[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[29]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a29 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[29]));
// synopsys translate_off
defparam \rawData[29]~I .input_async_reset = "none";
defparam \rawData[29]~I .input_power_up = "low";
defparam \rawData[29]~I .input_register_mode = "none";
defparam \rawData[29]~I .input_sync_reset = "none";
defparam \rawData[29]~I .oe_async_reset = "none";
defparam \rawData[29]~I .oe_power_up = "low";
defparam \rawData[29]~I .oe_register_mode = "none";
defparam \rawData[29]~I .oe_sync_reset = "none";
defparam \rawData[29]~I .operation_mode = "output";
defparam \rawData[29]~I .output_async_reset = "none";
defparam \rawData[29]~I .output_power_up = "low";
defparam \rawData[29]~I .output_register_mode = "none";
defparam \rawData[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[30]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[30]));
// synopsys translate_off
defparam \rawData[30]~I .input_async_reset = "none";
defparam \rawData[30]~I .input_power_up = "low";
defparam \rawData[30]~I .input_register_mode = "none";
defparam \rawData[30]~I .input_sync_reset = "none";
defparam \rawData[30]~I .oe_async_reset = "none";
defparam \rawData[30]~I .oe_power_up = "low";
defparam \rawData[30]~I .oe_register_mode = "none";
defparam \rawData[30]~I .oe_sync_reset = "none";
defparam \rawData[30]~I .operation_mode = "output";
defparam \rawData[30]~I .output_async_reset = "none";
defparam \rawData[30]~I .output_power_up = "low";
defparam \rawData[30]~I .output_register_mode = "none";
defparam \rawData[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rawData[31]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a31 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rawData[31]));
// synopsys translate_off
defparam \rawData[31]~I .input_async_reset = "none";
defparam \rawData[31]~I .input_power_up = "low";
defparam \rawData[31]~I .input_register_mode = "none";
defparam \rawData[31]~I .input_sync_reset = "none";
defparam \rawData[31]~I .oe_async_reset = "none";
defparam \rawData[31]~I .oe_power_up = "low";
defparam \rawData[31]~I .oe_register_mode = "none";
defparam \rawData[31]~I .oe_sync_reset = "none";
defparam \rawData[31]~I .operation_mode = "output";
defparam \rawData[31]~I .output_async_reset = "none";
defparam \rawData[31]~I .output_power_up = "low";
defparam \rawData[31]~I .output_register_mode = "none";
defparam \rawData[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[0]~I (
	.datain(\mux2|muxOut[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[0]));
// synopsys translate_off
defparam \mux2Out[0]~I .input_async_reset = "none";
defparam \mux2Out[0]~I .input_power_up = "low";
defparam \mux2Out[0]~I .input_register_mode = "none";
defparam \mux2Out[0]~I .input_sync_reset = "none";
defparam \mux2Out[0]~I .oe_async_reset = "none";
defparam \mux2Out[0]~I .oe_power_up = "low";
defparam \mux2Out[0]~I .oe_register_mode = "none";
defparam \mux2Out[0]~I .oe_sync_reset = "none";
defparam \mux2Out[0]~I .operation_mode = "output";
defparam \mux2Out[0]~I .output_async_reset = "none";
defparam \mux2Out[0]~I .output_power_up = "low";
defparam \mux2Out[0]~I .output_register_mode = "none";
defparam \mux2Out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[1]~I (
	.datain(\mux2|muxOut[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[1]));
// synopsys translate_off
defparam \mux2Out[1]~I .input_async_reset = "none";
defparam \mux2Out[1]~I .input_power_up = "low";
defparam \mux2Out[1]~I .input_register_mode = "none";
defparam \mux2Out[1]~I .input_sync_reset = "none";
defparam \mux2Out[1]~I .oe_async_reset = "none";
defparam \mux2Out[1]~I .oe_power_up = "low";
defparam \mux2Out[1]~I .oe_register_mode = "none";
defparam \mux2Out[1]~I .oe_sync_reset = "none";
defparam \mux2Out[1]~I .operation_mode = "output";
defparam \mux2Out[1]~I .output_async_reset = "none";
defparam \mux2Out[1]~I .output_power_up = "low";
defparam \mux2Out[1]~I .output_register_mode = "none";
defparam \mux2Out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[2]~I (
	.datain(\mux2|muxOut[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[2]));
// synopsys translate_off
defparam \mux2Out[2]~I .input_async_reset = "none";
defparam \mux2Out[2]~I .input_power_up = "low";
defparam \mux2Out[2]~I .input_register_mode = "none";
defparam \mux2Out[2]~I .input_sync_reset = "none";
defparam \mux2Out[2]~I .oe_async_reset = "none";
defparam \mux2Out[2]~I .oe_power_up = "low";
defparam \mux2Out[2]~I .oe_register_mode = "none";
defparam \mux2Out[2]~I .oe_sync_reset = "none";
defparam \mux2Out[2]~I .operation_mode = "output";
defparam \mux2Out[2]~I .output_async_reset = "none";
defparam \mux2Out[2]~I .output_power_up = "low";
defparam \mux2Out[2]~I .output_register_mode = "none";
defparam \mux2Out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[3]~I (
	.datain(\mux2|muxOut[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[3]));
// synopsys translate_off
defparam \mux2Out[3]~I .input_async_reset = "none";
defparam \mux2Out[3]~I .input_power_up = "low";
defparam \mux2Out[3]~I .input_register_mode = "none";
defparam \mux2Out[3]~I .input_sync_reset = "none";
defparam \mux2Out[3]~I .oe_async_reset = "none";
defparam \mux2Out[3]~I .oe_power_up = "low";
defparam \mux2Out[3]~I .oe_register_mode = "none";
defparam \mux2Out[3]~I .oe_sync_reset = "none";
defparam \mux2Out[3]~I .operation_mode = "output";
defparam \mux2Out[3]~I .output_async_reset = "none";
defparam \mux2Out[3]~I .output_power_up = "low";
defparam \mux2Out[3]~I .output_register_mode = "none";
defparam \mux2Out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[4]~I (
	.datain(\mux2|muxOut[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[4]));
// synopsys translate_off
defparam \mux2Out[4]~I .input_async_reset = "none";
defparam \mux2Out[4]~I .input_power_up = "low";
defparam \mux2Out[4]~I .input_register_mode = "none";
defparam \mux2Out[4]~I .input_sync_reset = "none";
defparam \mux2Out[4]~I .oe_async_reset = "none";
defparam \mux2Out[4]~I .oe_power_up = "low";
defparam \mux2Out[4]~I .oe_register_mode = "none";
defparam \mux2Out[4]~I .oe_sync_reset = "none";
defparam \mux2Out[4]~I .operation_mode = "output";
defparam \mux2Out[4]~I .output_async_reset = "none";
defparam \mux2Out[4]~I .output_power_up = "low";
defparam \mux2Out[4]~I .output_register_mode = "none";
defparam \mux2Out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[5]~I (
	.datain(\mux2|muxOut[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[5]));
// synopsys translate_off
defparam \mux2Out[5]~I .input_async_reset = "none";
defparam \mux2Out[5]~I .input_power_up = "low";
defparam \mux2Out[5]~I .input_register_mode = "none";
defparam \mux2Out[5]~I .input_sync_reset = "none";
defparam \mux2Out[5]~I .oe_async_reset = "none";
defparam \mux2Out[5]~I .oe_power_up = "low";
defparam \mux2Out[5]~I .oe_register_mode = "none";
defparam \mux2Out[5]~I .oe_sync_reset = "none";
defparam \mux2Out[5]~I .operation_mode = "output";
defparam \mux2Out[5]~I .output_async_reset = "none";
defparam \mux2Out[5]~I .output_power_up = "low";
defparam \mux2Out[5]~I .output_register_mode = "none";
defparam \mux2Out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[6]~I (
	.datain(\mux2|muxOut[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[6]));
// synopsys translate_off
defparam \mux2Out[6]~I .input_async_reset = "none";
defparam \mux2Out[6]~I .input_power_up = "low";
defparam \mux2Out[6]~I .input_register_mode = "none";
defparam \mux2Out[6]~I .input_sync_reset = "none";
defparam \mux2Out[6]~I .oe_async_reset = "none";
defparam \mux2Out[6]~I .oe_power_up = "low";
defparam \mux2Out[6]~I .oe_register_mode = "none";
defparam \mux2Out[6]~I .oe_sync_reset = "none";
defparam \mux2Out[6]~I .operation_mode = "output";
defparam \mux2Out[6]~I .output_async_reset = "none";
defparam \mux2Out[6]~I .output_power_up = "low";
defparam \mux2Out[6]~I .output_register_mode = "none";
defparam \mux2Out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[7]~I (
	.datain(\mux2|muxOut[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[7]));
// synopsys translate_off
defparam \mux2Out[7]~I .input_async_reset = "none";
defparam \mux2Out[7]~I .input_power_up = "low";
defparam \mux2Out[7]~I .input_register_mode = "none";
defparam \mux2Out[7]~I .input_sync_reset = "none";
defparam \mux2Out[7]~I .oe_async_reset = "none";
defparam \mux2Out[7]~I .oe_power_up = "low";
defparam \mux2Out[7]~I .oe_register_mode = "none";
defparam \mux2Out[7]~I .oe_sync_reset = "none";
defparam \mux2Out[7]~I .operation_mode = "output";
defparam \mux2Out[7]~I .output_async_reset = "none";
defparam \mux2Out[7]~I .output_power_up = "low";
defparam \mux2Out[7]~I .output_register_mode = "none";
defparam \mux2Out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[8]~I (
	.datain(\mux2|muxOut[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[8]));
// synopsys translate_off
defparam \mux2Out[8]~I .input_async_reset = "none";
defparam \mux2Out[8]~I .input_power_up = "low";
defparam \mux2Out[8]~I .input_register_mode = "none";
defparam \mux2Out[8]~I .input_sync_reset = "none";
defparam \mux2Out[8]~I .oe_async_reset = "none";
defparam \mux2Out[8]~I .oe_power_up = "low";
defparam \mux2Out[8]~I .oe_register_mode = "none";
defparam \mux2Out[8]~I .oe_sync_reset = "none";
defparam \mux2Out[8]~I .operation_mode = "output";
defparam \mux2Out[8]~I .output_async_reset = "none";
defparam \mux2Out[8]~I .output_power_up = "low";
defparam \mux2Out[8]~I .output_register_mode = "none";
defparam \mux2Out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[9]~I (
	.datain(\mux2|muxOut[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[9]));
// synopsys translate_off
defparam \mux2Out[9]~I .input_async_reset = "none";
defparam \mux2Out[9]~I .input_power_up = "low";
defparam \mux2Out[9]~I .input_register_mode = "none";
defparam \mux2Out[9]~I .input_sync_reset = "none";
defparam \mux2Out[9]~I .oe_async_reset = "none";
defparam \mux2Out[9]~I .oe_power_up = "low";
defparam \mux2Out[9]~I .oe_register_mode = "none";
defparam \mux2Out[9]~I .oe_sync_reset = "none";
defparam \mux2Out[9]~I .operation_mode = "output";
defparam \mux2Out[9]~I .output_async_reset = "none";
defparam \mux2Out[9]~I .output_power_up = "low";
defparam \mux2Out[9]~I .output_register_mode = "none";
defparam \mux2Out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[10]~I (
	.datain(\mux2|muxOut[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[10]));
// synopsys translate_off
defparam \mux2Out[10]~I .input_async_reset = "none";
defparam \mux2Out[10]~I .input_power_up = "low";
defparam \mux2Out[10]~I .input_register_mode = "none";
defparam \mux2Out[10]~I .input_sync_reset = "none";
defparam \mux2Out[10]~I .oe_async_reset = "none";
defparam \mux2Out[10]~I .oe_power_up = "low";
defparam \mux2Out[10]~I .oe_register_mode = "none";
defparam \mux2Out[10]~I .oe_sync_reset = "none";
defparam \mux2Out[10]~I .operation_mode = "output";
defparam \mux2Out[10]~I .output_async_reset = "none";
defparam \mux2Out[10]~I .output_power_up = "low";
defparam \mux2Out[10]~I .output_register_mode = "none";
defparam \mux2Out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[11]~I (
	.datain(\mux2|muxOut[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[11]));
// synopsys translate_off
defparam \mux2Out[11]~I .input_async_reset = "none";
defparam \mux2Out[11]~I .input_power_up = "low";
defparam \mux2Out[11]~I .input_register_mode = "none";
defparam \mux2Out[11]~I .input_sync_reset = "none";
defparam \mux2Out[11]~I .oe_async_reset = "none";
defparam \mux2Out[11]~I .oe_power_up = "low";
defparam \mux2Out[11]~I .oe_register_mode = "none";
defparam \mux2Out[11]~I .oe_sync_reset = "none";
defparam \mux2Out[11]~I .operation_mode = "output";
defparam \mux2Out[11]~I .output_async_reset = "none";
defparam \mux2Out[11]~I .output_power_up = "low";
defparam \mux2Out[11]~I .output_register_mode = "none";
defparam \mux2Out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[12]~I (
	.datain(\mux2|muxOut[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[12]));
// synopsys translate_off
defparam \mux2Out[12]~I .input_async_reset = "none";
defparam \mux2Out[12]~I .input_power_up = "low";
defparam \mux2Out[12]~I .input_register_mode = "none";
defparam \mux2Out[12]~I .input_sync_reset = "none";
defparam \mux2Out[12]~I .oe_async_reset = "none";
defparam \mux2Out[12]~I .oe_power_up = "low";
defparam \mux2Out[12]~I .oe_register_mode = "none";
defparam \mux2Out[12]~I .oe_sync_reset = "none";
defparam \mux2Out[12]~I .operation_mode = "output";
defparam \mux2Out[12]~I .output_async_reset = "none";
defparam \mux2Out[12]~I .output_power_up = "low";
defparam \mux2Out[12]~I .output_register_mode = "none";
defparam \mux2Out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[13]~I (
	.datain(\mux2|muxOut[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[13]));
// synopsys translate_off
defparam \mux2Out[13]~I .input_async_reset = "none";
defparam \mux2Out[13]~I .input_power_up = "low";
defparam \mux2Out[13]~I .input_register_mode = "none";
defparam \mux2Out[13]~I .input_sync_reset = "none";
defparam \mux2Out[13]~I .oe_async_reset = "none";
defparam \mux2Out[13]~I .oe_power_up = "low";
defparam \mux2Out[13]~I .oe_register_mode = "none";
defparam \mux2Out[13]~I .oe_sync_reset = "none";
defparam \mux2Out[13]~I .operation_mode = "output";
defparam \mux2Out[13]~I .output_async_reset = "none";
defparam \mux2Out[13]~I .output_power_up = "low";
defparam \mux2Out[13]~I .output_register_mode = "none";
defparam \mux2Out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[14]~I (
	.datain(\mux2|muxOut[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[14]));
// synopsys translate_off
defparam \mux2Out[14]~I .input_async_reset = "none";
defparam \mux2Out[14]~I .input_power_up = "low";
defparam \mux2Out[14]~I .input_register_mode = "none";
defparam \mux2Out[14]~I .input_sync_reset = "none";
defparam \mux2Out[14]~I .oe_async_reset = "none";
defparam \mux2Out[14]~I .oe_power_up = "low";
defparam \mux2Out[14]~I .oe_register_mode = "none";
defparam \mux2Out[14]~I .oe_sync_reset = "none";
defparam \mux2Out[14]~I .operation_mode = "output";
defparam \mux2Out[14]~I .output_async_reset = "none";
defparam \mux2Out[14]~I .output_power_up = "low";
defparam \mux2Out[14]~I .output_register_mode = "none";
defparam \mux2Out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[15]~I (
	.datain(\mux2|muxOut[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[15]));
// synopsys translate_off
defparam \mux2Out[15]~I .input_async_reset = "none";
defparam \mux2Out[15]~I .input_power_up = "low";
defparam \mux2Out[15]~I .input_register_mode = "none";
defparam \mux2Out[15]~I .input_sync_reset = "none";
defparam \mux2Out[15]~I .oe_async_reset = "none";
defparam \mux2Out[15]~I .oe_power_up = "low";
defparam \mux2Out[15]~I .oe_register_mode = "none";
defparam \mux2Out[15]~I .oe_sync_reset = "none";
defparam \mux2Out[15]~I .operation_mode = "output";
defparam \mux2Out[15]~I .output_async_reset = "none";
defparam \mux2Out[15]~I .output_power_up = "low";
defparam \mux2Out[15]~I .output_register_mode = "none";
defparam \mux2Out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[16]~I (
	.datain(\mux2|muxOut[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[16]));
// synopsys translate_off
defparam \mux2Out[16]~I .input_async_reset = "none";
defparam \mux2Out[16]~I .input_power_up = "low";
defparam \mux2Out[16]~I .input_register_mode = "none";
defparam \mux2Out[16]~I .input_sync_reset = "none";
defparam \mux2Out[16]~I .oe_async_reset = "none";
defparam \mux2Out[16]~I .oe_power_up = "low";
defparam \mux2Out[16]~I .oe_register_mode = "none";
defparam \mux2Out[16]~I .oe_sync_reset = "none";
defparam \mux2Out[16]~I .operation_mode = "output";
defparam \mux2Out[16]~I .output_async_reset = "none";
defparam \mux2Out[16]~I .output_power_up = "low";
defparam \mux2Out[16]~I .output_register_mode = "none";
defparam \mux2Out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[17]~I (
	.datain(\mux2|muxOut[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[17]));
// synopsys translate_off
defparam \mux2Out[17]~I .input_async_reset = "none";
defparam \mux2Out[17]~I .input_power_up = "low";
defparam \mux2Out[17]~I .input_register_mode = "none";
defparam \mux2Out[17]~I .input_sync_reset = "none";
defparam \mux2Out[17]~I .oe_async_reset = "none";
defparam \mux2Out[17]~I .oe_power_up = "low";
defparam \mux2Out[17]~I .oe_register_mode = "none";
defparam \mux2Out[17]~I .oe_sync_reset = "none";
defparam \mux2Out[17]~I .operation_mode = "output";
defparam \mux2Out[17]~I .output_async_reset = "none";
defparam \mux2Out[17]~I .output_power_up = "low";
defparam \mux2Out[17]~I .output_register_mode = "none";
defparam \mux2Out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[18]~I (
	.datain(\mux2|muxOut[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[18]));
// synopsys translate_off
defparam \mux2Out[18]~I .input_async_reset = "none";
defparam \mux2Out[18]~I .input_power_up = "low";
defparam \mux2Out[18]~I .input_register_mode = "none";
defparam \mux2Out[18]~I .input_sync_reset = "none";
defparam \mux2Out[18]~I .oe_async_reset = "none";
defparam \mux2Out[18]~I .oe_power_up = "low";
defparam \mux2Out[18]~I .oe_register_mode = "none";
defparam \mux2Out[18]~I .oe_sync_reset = "none";
defparam \mux2Out[18]~I .operation_mode = "output";
defparam \mux2Out[18]~I .output_async_reset = "none";
defparam \mux2Out[18]~I .output_power_up = "low";
defparam \mux2Out[18]~I .output_register_mode = "none";
defparam \mux2Out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[19]~I (
	.datain(\mux2|muxOut[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[19]));
// synopsys translate_off
defparam \mux2Out[19]~I .input_async_reset = "none";
defparam \mux2Out[19]~I .input_power_up = "low";
defparam \mux2Out[19]~I .input_register_mode = "none";
defparam \mux2Out[19]~I .input_sync_reset = "none";
defparam \mux2Out[19]~I .oe_async_reset = "none";
defparam \mux2Out[19]~I .oe_power_up = "low";
defparam \mux2Out[19]~I .oe_register_mode = "none";
defparam \mux2Out[19]~I .oe_sync_reset = "none";
defparam \mux2Out[19]~I .operation_mode = "output";
defparam \mux2Out[19]~I .output_async_reset = "none";
defparam \mux2Out[19]~I .output_power_up = "low";
defparam \mux2Out[19]~I .output_register_mode = "none";
defparam \mux2Out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[20]~I (
	.datain(\mux2|muxOut[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[20]));
// synopsys translate_off
defparam \mux2Out[20]~I .input_async_reset = "none";
defparam \mux2Out[20]~I .input_power_up = "low";
defparam \mux2Out[20]~I .input_register_mode = "none";
defparam \mux2Out[20]~I .input_sync_reset = "none";
defparam \mux2Out[20]~I .oe_async_reset = "none";
defparam \mux2Out[20]~I .oe_power_up = "low";
defparam \mux2Out[20]~I .oe_register_mode = "none";
defparam \mux2Out[20]~I .oe_sync_reset = "none";
defparam \mux2Out[20]~I .operation_mode = "output";
defparam \mux2Out[20]~I .output_async_reset = "none";
defparam \mux2Out[20]~I .output_power_up = "low";
defparam \mux2Out[20]~I .output_register_mode = "none";
defparam \mux2Out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[21]~I (
	.datain(\mux2|muxOut[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[21]));
// synopsys translate_off
defparam \mux2Out[21]~I .input_async_reset = "none";
defparam \mux2Out[21]~I .input_power_up = "low";
defparam \mux2Out[21]~I .input_register_mode = "none";
defparam \mux2Out[21]~I .input_sync_reset = "none";
defparam \mux2Out[21]~I .oe_async_reset = "none";
defparam \mux2Out[21]~I .oe_power_up = "low";
defparam \mux2Out[21]~I .oe_register_mode = "none";
defparam \mux2Out[21]~I .oe_sync_reset = "none";
defparam \mux2Out[21]~I .operation_mode = "output";
defparam \mux2Out[21]~I .output_async_reset = "none";
defparam \mux2Out[21]~I .output_power_up = "low";
defparam \mux2Out[21]~I .output_register_mode = "none";
defparam \mux2Out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[22]~I (
	.datain(\mux2|muxOut[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[22]));
// synopsys translate_off
defparam \mux2Out[22]~I .input_async_reset = "none";
defparam \mux2Out[22]~I .input_power_up = "low";
defparam \mux2Out[22]~I .input_register_mode = "none";
defparam \mux2Out[22]~I .input_sync_reset = "none";
defparam \mux2Out[22]~I .oe_async_reset = "none";
defparam \mux2Out[22]~I .oe_power_up = "low";
defparam \mux2Out[22]~I .oe_register_mode = "none";
defparam \mux2Out[22]~I .oe_sync_reset = "none";
defparam \mux2Out[22]~I .operation_mode = "output";
defparam \mux2Out[22]~I .output_async_reset = "none";
defparam \mux2Out[22]~I .output_power_up = "low";
defparam \mux2Out[22]~I .output_register_mode = "none";
defparam \mux2Out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[23]~I (
	.datain(\mux2|muxOut[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[23]));
// synopsys translate_off
defparam \mux2Out[23]~I .input_async_reset = "none";
defparam \mux2Out[23]~I .input_power_up = "low";
defparam \mux2Out[23]~I .input_register_mode = "none";
defparam \mux2Out[23]~I .input_sync_reset = "none";
defparam \mux2Out[23]~I .oe_async_reset = "none";
defparam \mux2Out[23]~I .oe_power_up = "low";
defparam \mux2Out[23]~I .oe_register_mode = "none";
defparam \mux2Out[23]~I .oe_sync_reset = "none";
defparam \mux2Out[23]~I .operation_mode = "output";
defparam \mux2Out[23]~I .output_async_reset = "none";
defparam \mux2Out[23]~I .output_power_up = "low";
defparam \mux2Out[23]~I .output_register_mode = "none";
defparam \mux2Out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[24]~I (
	.datain(\mux2|muxOut[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[24]));
// synopsys translate_off
defparam \mux2Out[24]~I .input_async_reset = "none";
defparam \mux2Out[24]~I .input_power_up = "low";
defparam \mux2Out[24]~I .input_register_mode = "none";
defparam \mux2Out[24]~I .input_sync_reset = "none";
defparam \mux2Out[24]~I .oe_async_reset = "none";
defparam \mux2Out[24]~I .oe_power_up = "low";
defparam \mux2Out[24]~I .oe_register_mode = "none";
defparam \mux2Out[24]~I .oe_sync_reset = "none";
defparam \mux2Out[24]~I .operation_mode = "output";
defparam \mux2Out[24]~I .output_async_reset = "none";
defparam \mux2Out[24]~I .output_power_up = "low";
defparam \mux2Out[24]~I .output_register_mode = "none";
defparam \mux2Out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[25]~I (
	.datain(\mux2|muxOut[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[25]));
// synopsys translate_off
defparam \mux2Out[25]~I .input_async_reset = "none";
defparam \mux2Out[25]~I .input_power_up = "low";
defparam \mux2Out[25]~I .input_register_mode = "none";
defparam \mux2Out[25]~I .input_sync_reset = "none";
defparam \mux2Out[25]~I .oe_async_reset = "none";
defparam \mux2Out[25]~I .oe_power_up = "low";
defparam \mux2Out[25]~I .oe_register_mode = "none";
defparam \mux2Out[25]~I .oe_sync_reset = "none";
defparam \mux2Out[25]~I .operation_mode = "output";
defparam \mux2Out[25]~I .output_async_reset = "none";
defparam \mux2Out[25]~I .output_power_up = "low";
defparam \mux2Out[25]~I .output_register_mode = "none";
defparam \mux2Out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[26]~I (
	.datain(\mux2|muxOut[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[26]));
// synopsys translate_off
defparam \mux2Out[26]~I .input_async_reset = "none";
defparam \mux2Out[26]~I .input_power_up = "low";
defparam \mux2Out[26]~I .input_register_mode = "none";
defparam \mux2Out[26]~I .input_sync_reset = "none";
defparam \mux2Out[26]~I .oe_async_reset = "none";
defparam \mux2Out[26]~I .oe_power_up = "low";
defparam \mux2Out[26]~I .oe_register_mode = "none";
defparam \mux2Out[26]~I .oe_sync_reset = "none";
defparam \mux2Out[26]~I .operation_mode = "output";
defparam \mux2Out[26]~I .output_async_reset = "none";
defparam \mux2Out[26]~I .output_power_up = "low";
defparam \mux2Out[26]~I .output_register_mode = "none";
defparam \mux2Out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[27]~I (
	.datain(\mux2|muxOut[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[27]));
// synopsys translate_off
defparam \mux2Out[27]~I .input_async_reset = "none";
defparam \mux2Out[27]~I .input_power_up = "low";
defparam \mux2Out[27]~I .input_register_mode = "none";
defparam \mux2Out[27]~I .input_sync_reset = "none";
defparam \mux2Out[27]~I .oe_async_reset = "none";
defparam \mux2Out[27]~I .oe_power_up = "low";
defparam \mux2Out[27]~I .oe_register_mode = "none";
defparam \mux2Out[27]~I .oe_sync_reset = "none";
defparam \mux2Out[27]~I .operation_mode = "output";
defparam \mux2Out[27]~I .output_async_reset = "none";
defparam \mux2Out[27]~I .output_power_up = "low";
defparam \mux2Out[27]~I .output_register_mode = "none";
defparam \mux2Out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[28]~I (
	.datain(\mux2|muxOut[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[28]));
// synopsys translate_off
defparam \mux2Out[28]~I .input_async_reset = "none";
defparam \mux2Out[28]~I .input_power_up = "low";
defparam \mux2Out[28]~I .input_register_mode = "none";
defparam \mux2Out[28]~I .input_sync_reset = "none";
defparam \mux2Out[28]~I .oe_async_reset = "none";
defparam \mux2Out[28]~I .oe_power_up = "low";
defparam \mux2Out[28]~I .oe_register_mode = "none";
defparam \mux2Out[28]~I .oe_sync_reset = "none";
defparam \mux2Out[28]~I .operation_mode = "output";
defparam \mux2Out[28]~I .output_async_reset = "none";
defparam \mux2Out[28]~I .output_power_up = "low";
defparam \mux2Out[28]~I .output_register_mode = "none";
defparam \mux2Out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[29]~I (
	.datain(\mux2|muxOut[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[29]));
// synopsys translate_off
defparam \mux2Out[29]~I .input_async_reset = "none";
defparam \mux2Out[29]~I .input_power_up = "low";
defparam \mux2Out[29]~I .input_register_mode = "none";
defparam \mux2Out[29]~I .input_sync_reset = "none";
defparam \mux2Out[29]~I .oe_async_reset = "none";
defparam \mux2Out[29]~I .oe_power_up = "low";
defparam \mux2Out[29]~I .oe_register_mode = "none";
defparam \mux2Out[29]~I .oe_sync_reset = "none";
defparam \mux2Out[29]~I .operation_mode = "output";
defparam \mux2Out[29]~I .output_async_reset = "none";
defparam \mux2Out[29]~I .output_power_up = "low";
defparam \mux2Out[29]~I .output_register_mode = "none";
defparam \mux2Out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[30]~I (
	.datain(\mux2|muxOut[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[30]));
// synopsys translate_off
defparam \mux2Out[30]~I .input_async_reset = "none";
defparam \mux2Out[30]~I .input_power_up = "low";
defparam \mux2Out[30]~I .input_register_mode = "none";
defparam \mux2Out[30]~I .input_sync_reset = "none";
defparam \mux2Out[30]~I .oe_async_reset = "none";
defparam \mux2Out[30]~I .oe_power_up = "low";
defparam \mux2Out[30]~I .oe_register_mode = "none";
defparam \mux2Out[30]~I .oe_sync_reset = "none";
defparam \mux2Out[30]~I .operation_mode = "output";
defparam \mux2Out[30]~I .output_async_reset = "none";
defparam \mux2Out[30]~I .output_power_up = "low";
defparam \mux2Out[30]~I .output_register_mode = "none";
defparam \mux2Out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2Out[31]~I (
	.datain(\mux2|muxOut[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2Out[31]));
// synopsys translate_off
defparam \mux2Out[31]~I .input_async_reset = "none";
defparam \mux2Out[31]~I .input_power_up = "low";
defparam \mux2Out[31]~I .input_register_mode = "none";
defparam \mux2Out[31]~I .input_sync_reset = "none";
defparam \mux2Out[31]~I .oe_async_reset = "none";
defparam \mux2Out[31]~I .oe_power_up = "low";
defparam \mux2Out[31]~I .oe_register_mode = "none";
defparam \mux2Out[31]~I .oe_sync_reset = "none";
defparam \mux2Out[31]~I .operation_mode = "output";
defparam \mux2Out[31]~I .output_async_reset = "none";
defparam \mux2Out[31]~I .output_power_up = "low";
defparam \mux2Out[31]~I .output_register_mode = "none";
defparam \mux2Out[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[0]~I (
	.datain(!\ctr1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[0]));
// synopsys translate_off
defparam \readyData[0]~I .input_async_reset = "none";
defparam \readyData[0]~I .input_power_up = "low";
defparam \readyData[0]~I .input_register_mode = "none";
defparam \readyData[0]~I .input_sync_reset = "none";
defparam \readyData[0]~I .oe_async_reset = "none";
defparam \readyData[0]~I .oe_power_up = "low";
defparam \readyData[0]~I .oe_register_mode = "none";
defparam \readyData[0]~I .oe_sync_reset = "none";
defparam \readyData[0]~I .operation_mode = "output";
defparam \readyData[0]~I .output_async_reset = "none";
defparam \readyData[0]~I .output_power_up = "low";
defparam \readyData[0]~I .output_register_mode = "none";
defparam \readyData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[1]~I (
	.datain(\ctr1|readyData [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[1]));
// synopsys translate_off
defparam \readyData[1]~I .input_async_reset = "none";
defparam \readyData[1]~I .input_power_up = "low";
defparam \readyData[1]~I .input_register_mode = "none";
defparam \readyData[1]~I .input_sync_reset = "none";
defparam \readyData[1]~I .oe_async_reset = "none";
defparam \readyData[1]~I .oe_power_up = "low";
defparam \readyData[1]~I .oe_register_mode = "none";
defparam \readyData[1]~I .oe_sync_reset = "none";
defparam \readyData[1]~I .operation_mode = "output";
defparam \readyData[1]~I .output_async_reset = "none";
defparam \readyData[1]~I .output_power_up = "low";
defparam \readyData[1]~I .output_register_mode = "none";
defparam \readyData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[2]~I (
	.datain(\ctr1|readyData [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[2]));
// synopsys translate_off
defparam \readyData[2]~I .input_async_reset = "none";
defparam \readyData[2]~I .input_power_up = "low";
defparam \readyData[2]~I .input_register_mode = "none";
defparam \readyData[2]~I .input_sync_reset = "none";
defparam \readyData[2]~I .oe_async_reset = "none";
defparam \readyData[2]~I .oe_power_up = "low";
defparam \readyData[2]~I .oe_register_mode = "none";
defparam \readyData[2]~I .oe_sync_reset = "none";
defparam \readyData[2]~I .operation_mode = "output";
defparam \readyData[2]~I .output_async_reset = "none";
defparam \readyData[2]~I .output_power_up = "low";
defparam \readyData[2]~I .output_register_mode = "none";
defparam \readyData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[3]~I (
	.datain(!\ctr1|CODEFUNC.SW_225~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[3]));
// synopsys translate_off
defparam \readyData[3]~I .input_async_reset = "none";
defparam \readyData[3]~I .input_power_up = "low";
defparam \readyData[3]~I .input_register_mode = "none";
defparam \readyData[3]~I .input_sync_reset = "none";
defparam \readyData[3]~I .oe_async_reset = "none";
defparam \readyData[3]~I .oe_power_up = "low";
defparam \readyData[3]~I .oe_register_mode = "none";
defparam \readyData[3]~I .oe_sync_reset = "none";
defparam \readyData[3]~I .operation_mode = "output";
defparam \readyData[3]~I .output_async_reset = "none";
defparam \readyData[3]~I .output_power_up = "low";
defparam \readyData[3]~I .output_register_mode = "none";
defparam \readyData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[4]~I (
	.datain(\ctr1|readyData [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[4]));
// synopsys translate_off
defparam \readyData[4]~I .input_async_reset = "none";
defparam \readyData[4]~I .input_power_up = "low";
defparam \readyData[4]~I .input_register_mode = "none";
defparam \readyData[4]~I .input_sync_reset = "none";
defparam \readyData[4]~I .oe_async_reset = "none";
defparam \readyData[4]~I .oe_power_up = "low";
defparam \readyData[4]~I .oe_register_mode = "none";
defparam \readyData[4]~I .oe_sync_reset = "none";
defparam \readyData[4]~I .operation_mode = "output";
defparam \readyData[4]~I .output_async_reset = "none";
defparam \readyData[4]~I .output_power_up = "low";
defparam \readyData[4]~I .output_register_mode = "none";
defparam \readyData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[5]~I (
	.datain(\ctr1|readyData [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[5]));
// synopsys translate_off
defparam \readyData[5]~I .input_async_reset = "none";
defparam \readyData[5]~I .input_power_up = "low";
defparam \readyData[5]~I .input_register_mode = "none";
defparam \readyData[5]~I .input_sync_reset = "none";
defparam \readyData[5]~I .oe_async_reset = "none";
defparam \readyData[5]~I .oe_power_up = "low";
defparam \readyData[5]~I .oe_register_mode = "none";
defparam \readyData[5]~I .oe_sync_reset = "none";
defparam \readyData[5]~I .operation_mode = "output";
defparam \readyData[5]~I .output_async_reset = "none";
defparam \readyData[5]~I .output_power_up = "low";
defparam \readyData[5]~I .output_register_mode = "none";
defparam \readyData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[6]~I (
	.datain(\ctr1|readyData [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[6]));
// synopsys translate_off
defparam \readyData[6]~I .input_async_reset = "none";
defparam \readyData[6]~I .input_power_up = "low";
defparam \readyData[6]~I .input_register_mode = "none";
defparam \readyData[6]~I .input_sync_reset = "none";
defparam \readyData[6]~I .oe_async_reset = "none";
defparam \readyData[6]~I .oe_power_up = "low";
defparam \readyData[6]~I .oe_register_mode = "none";
defparam \readyData[6]~I .oe_sync_reset = "none";
defparam \readyData[6]~I .operation_mode = "output";
defparam \readyData[6]~I .output_async_reset = "none";
defparam \readyData[6]~I .output_power_up = "low";
defparam \readyData[6]~I .output_register_mode = "none";
defparam \readyData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[7]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[7]));
// synopsys translate_off
defparam \readyData[7]~I .input_async_reset = "none";
defparam \readyData[7]~I .input_power_up = "low";
defparam \readyData[7]~I .input_register_mode = "none";
defparam \readyData[7]~I .input_sync_reset = "none";
defparam \readyData[7]~I .oe_async_reset = "none";
defparam \readyData[7]~I .oe_power_up = "low";
defparam \readyData[7]~I .oe_register_mode = "none";
defparam \readyData[7]~I .oe_sync_reset = "none";
defparam \readyData[7]~I .operation_mode = "output";
defparam \readyData[7]~I .output_async_reset = "none";
defparam \readyData[7]~I .output_power_up = "low";
defparam \readyData[7]~I .output_register_mode = "none";
defparam \readyData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[8]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[8]));
// synopsys translate_off
defparam \readyData[8]~I .input_async_reset = "none";
defparam \readyData[8]~I .input_power_up = "low";
defparam \readyData[8]~I .input_register_mode = "none";
defparam \readyData[8]~I .input_sync_reset = "none";
defparam \readyData[8]~I .oe_async_reset = "none";
defparam \readyData[8]~I .oe_power_up = "low";
defparam \readyData[8]~I .oe_register_mode = "none";
defparam \readyData[8]~I .oe_sync_reset = "none";
defparam \readyData[8]~I .operation_mode = "output";
defparam \readyData[8]~I .output_async_reset = "none";
defparam \readyData[8]~I .output_power_up = "low";
defparam \readyData[8]~I .output_register_mode = "none";
defparam \readyData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[9]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[9]));
// synopsys translate_off
defparam \readyData[9]~I .input_async_reset = "none";
defparam \readyData[9]~I .input_power_up = "low";
defparam \readyData[9]~I .input_register_mode = "none";
defparam \readyData[9]~I .input_sync_reset = "none";
defparam \readyData[9]~I .oe_async_reset = "none";
defparam \readyData[9]~I .oe_power_up = "low";
defparam \readyData[9]~I .oe_register_mode = "none";
defparam \readyData[9]~I .oe_sync_reset = "none";
defparam \readyData[9]~I .operation_mode = "output";
defparam \readyData[9]~I .output_async_reset = "none";
defparam \readyData[9]~I .output_power_up = "low";
defparam \readyData[9]~I .output_register_mode = "none";
defparam \readyData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[10]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[10]));
// synopsys translate_off
defparam \readyData[10]~I .input_async_reset = "none";
defparam \readyData[10]~I .input_power_up = "low";
defparam \readyData[10]~I .input_register_mode = "none";
defparam \readyData[10]~I .input_sync_reset = "none";
defparam \readyData[10]~I .oe_async_reset = "none";
defparam \readyData[10]~I .oe_power_up = "low";
defparam \readyData[10]~I .oe_register_mode = "none";
defparam \readyData[10]~I .oe_sync_reset = "none";
defparam \readyData[10]~I .operation_mode = "output";
defparam \readyData[10]~I .output_async_reset = "none";
defparam \readyData[10]~I .output_power_up = "low";
defparam \readyData[10]~I .output_register_mode = "none";
defparam \readyData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[11]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[11]));
// synopsys translate_off
defparam \readyData[11]~I .input_async_reset = "none";
defparam \readyData[11]~I .input_power_up = "low";
defparam \readyData[11]~I .input_register_mode = "none";
defparam \readyData[11]~I .input_sync_reset = "none";
defparam \readyData[11]~I .oe_async_reset = "none";
defparam \readyData[11]~I .oe_power_up = "low";
defparam \readyData[11]~I .oe_register_mode = "none";
defparam \readyData[11]~I .oe_sync_reset = "none";
defparam \readyData[11]~I .operation_mode = "output";
defparam \readyData[11]~I .output_async_reset = "none";
defparam \readyData[11]~I .output_power_up = "low";
defparam \readyData[11]~I .output_register_mode = "none";
defparam \readyData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[12]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[12]));
// synopsys translate_off
defparam \readyData[12]~I .input_async_reset = "none";
defparam \readyData[12]~I .input_power_up = "low";
defparam \readyData[12]~I .input_register_mode = "none";
defparam \readyData[12]~I .input_sync_reset = "none";
defparam \readyData[12]~I .oe_async_reset = "none";
defparam \readyData[12]~I .oe_power_up = "low";
defparam \readyData[12]~I .oe_register_mode = "none";
defparam \readyData[12]~I .oe_sync_reset = "none";
defparam \readyData[12]~I .operation_mode = "output";
defparam \readyData[12]~I .output_async_reset = "none";
defparam \readyData[12]~I .output_power_up = "low";
defparam \readyData[12]~I .output_register_mode = "none";
defparam \readyData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[13]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a17 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[13]));
// synopsys translate_off
defparam \readyData[13]~I .input_async_reset = "none";
defparam \readyData[13]~I .input_power_up = "low";
defparam \readyData[13]~I .input_register_mode = "none";
defparam \readyData[13]~I .input_sync_reset = "none";
defparam \readyData[13]~I .oe_async_reset = "none";
defparam \readyData[13]~I .oe_power_up = "low";
defparam \readyData[13]~I .oe_register_mode = "none";
defparam \readyData[13]~I .oe_sync_reset = "none";
defparam \readyData[13]~I .operation_mode = "output";
defparam \readyData[13]~I .output_async_reset = "none";
defparam \readyData[13]~I .output_power_up = "low";
defparam \readyData[13]~I .output_register_mode = "none";
defparam \readyData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[14]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a18 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[14]));
// synopsys translate_off
defparam \readyData[14]~I .input_async_reset = "none";
defparam \readyData[14]~I .input_power_up = "low";
defparam \readyData[14]~I .input_register_mode = "none";
defparam \readyData[14]~I .input_sync_reset = "none";
defparam \readyData[14]~I .oe_async_reset = "none";
defparam \readyData[14]~I .oe_power_up = "low";
defparam \readyData[14]~I .oe_register_mode = "none";
defparam \readyData[14]~I .oe_sync_reset = "none";
defparam \readyData[14]~I .operation_mode = "output";
defparam \readyData[14]~I .output_async_reset = "none";
defparam \readyData[14]~I .output_power_up = "low";
defparam \readyData[14]~I .output_register_mode = "none";
defparam \readyData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[15]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a19 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[15]));
// synopsys translate_off
defparam \readyData[15]~I .input_async_reset = "none";
defparam \readyData[15]~I .input_power_up = "low";
defparam \readyData[15]~I .input_register_mode = "none";
defparam \readyData[15]~I .input_sync_reset = "none";
defparam \readyData[15]~I .oe_async_reset = "none";
defparam \readyData[15]~I .oe_power_up = "low";
defparam \readyData[15]~I .oe_register_mode = "none";
defparam \readyData[15]~I .oe_sync_reset = "none";
defparam \readyData[15]~I .operation_mode = "output";
defparam \readyData[15]~I .output_async_reset = "none";
defparam \readyData[15]~I .output_power_up = "low";
defparam \readyData[15]~I .output_register_mode = "none";
defparam \readyData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[16]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[16]));
// synopsys translate_off
defparam \readyData[16]~I .input_async_reset = "none";
defparam \readyData[16]~I .input_power_up = "low";
defparam \readyData[16]~I .input_register_mode = "none";
defparam \readyData[16]~I .input_sync_reset = "none";
defparam \readyData[16]~I .oe_async_reset = "none";
defparam \readyData[16]~I .oe_power_up = "low";
defparam \readyData[16]~I .oe_register_mode = "none";
defparam \readyData[16]~I .oe_sync_reset = "none";
defparam \readyData[16]~I .operation_mode = "output";
defparam \readyData[16]~I .output_async_reset = "none";
defparam \readyData[16]~I .output_power_up = "low";
defparam \readyData[16]~I .output_register_mode = "none";
defparam \readyData[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[17]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a21 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[17]));
// synopsys translate_off
defparam \readyData[17]~I .input_async_reset = "none";
defparam \readyData[17]~I .input_power_up = "low";
defparam \readyData[17]~I .input_register_mode = "none";
defparam \readyData[17]~I .input_sync_reset = "none";
defparam \readyData[17]~I .oe_async_reset = "none";
defparam \readyData[17]~I .oe_power_up = "low";
defparam \readyData[17]~I .oe_register_mode = "none";
defparam \readyData[17]~I .oe_sync_reset = "none";
defparam \readyData[17]~I .operation_mode = "output";
defparam \readyData[17]~I .output_async_reset = "none";
defparam \readyData[17]~I .output_power_up = "low";
defparam \readyData[17]~I .output_register_mode = "none";
defparam \readyData[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[18]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a22 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[18]));
// synopsys translate_off
defparam \readyData[18]~I .input_async_reset = "none";
defparam \readyData[18]~I .input_power_up = "low";
defparam \readyData[18]~I .input_register_mode = "none";
defparam \readyData[18]~I .input_sync_reset = "none";
defparam \readyData[18]~I .oe_async_reset = "none";
defparam \readyData[18]~I .oe_power_up = "low";
defparam \readyData[18]~I .oe_register_mode = "none";
defparam \readyData[18]~I .oe_sync_reset = "none";
defparam \readyData[18]~I .operation_mode = "output";
defparam \readyData[18]~I .output_async_reset = "none";
defparam \readyData[18]~I .output_power_up = "low";
defparam \readyData[18]~I .output_register_mode = "none";
defparam \readyData[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[19]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a23 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[19]));
// synopsys translate_off
defparam \readyData[19]~I .input_async_reset = "none";
defparam \readyData[19]~I .input_power_up = "low";
defparam \readyData[19]~I .input_register_mode = "none";
defparam \readyData[19]~I .input_sync_reset = "none";
defparam \readyData[19]~I .oe_async_reset = "none";
defparam \readyData[19]~I .oe_power_up = "low";
defparam \readyData[19]~I .oe_register_mode = "none";
defparam \readyData[19]~I .oe_sync_reset = "none";
defparam \readyData[19]~I .operation_mode = "output";
defparam \readyData[19]~I .output_async_reset = "none";
defparam \readyData[19]~I .output_power_up = "low";
defparam \readyData[19]~I .output_register_mode = "none";
defparam \readyData[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[20]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[20]));
// synopsys translate_off
defparam \readyData[20]~I .input_async_reset = "none";
defparam \readyData[20]~I .input_power_up = "low";
defparam \readyData[20]~I .input_register_mode = "none";
defparam \readyData[20]~I .input_sync_reset = "none";
defparam \readyData[20]~I .oe_async_reset = "none";
defparam \readyData[20]~I .oe_power_up = "low";
defparam \readyData[20]~I .oe_register_mode = "none";
defparam \readyData[20]~I .oe_sync_reset = "none";
defparam \readyData[20]~I .operation_mode = "output";
defparam \readyData[20]~I .output_async_reset = "none";
defparam \readyData[20]~I .output_power_up = "low";
defparam \readyData[20]~I .output_register_mode = "none";
defparam \readyData[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[21]~I (
	.datain(\rom1|rom_rtl_0|auto_generated|ram_block1a25 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[21]));
// synopsys translate_off
defparam \readyData[21]~I .input_async_reset = "none";
defparam \readyData[21]~I .input_power_up = "low";
defparam \readyData[21]~I .input_register_mode = "none";
defparam \readyData[21]~I .input_sync_reset = "none";
defparam \readyData[21]~I .oe_async_reset = "none";
defparam \readyData[21]~I .oe_power_up = "low";
defparam \readyData[21]~I .oe_register_mode = "none";
defparam \readyData[21]~I .oe_sync_reset = "none";
defparam \readyData[21]~I .operation_mode = "output";
defparam \readyData[21]~I .output_async_reset = "none";
defparam \readyData[21]~I .output_power_up = "low";
defparam \readyData[21]~I .output_register_mode = "none";
defparam \readyData[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[22]));
// synopsys translate_off
defparam \readyData[22]~I .input_async_reset = "none";
defparam \readyData[22]~I .input_power_up = "low";
defparam \readyData[22]~I .input_register_mode = "none";
defparam \readyData[22]~I .input_sync_reset = "none";
defparam \readyData[22]~I .oe_async_reset = "none";
defparam \readyData[22]~I .oe_power_up = "low";
defparam \readyData[22]~I .oe_register_mode = "none";
defparam \readyData[22]~I .oe_sync_reset = "none";
defparam \readyData[22]~I .operation_mode = "output";
defparam \readyData[22]~I .output_async_reset = "none";
defparam \readyData[22]~I .output_power_up = "low";
defparam \readyData[22]~I .output_register_mode = "none";
defparam \readyData[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[23]));
// synopsys translate_off
defparam \readyData[23]~I .input_async_reset = "none";
defparam \readyData[23]~I .input_power_up = "low";
defparam \readyData[23]~I .input_register_mode = "none";
defparam \readyData[23]~I .input_sync_reset = "none";
defparam \readyData[23]~I .oe_async_reset = "none";
defparam \readyData[23]~I .oe_power_up = "low";
defparam \readyData[23]~I .oe_register_mode = "none";
defparam \readyData[23]~I .oe_sync_reset = "none";
defparam \readyData[23]~I .operation_mode = "output";
defparam \readyData[23]~I .output_async_reset = "none";
defparam \readyData[23]~I .output_power_up = "low";
defparam \readyData[23]~I .output_register_mode = "none";
defparam \readyData[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[24]));
// synopsys translate_off
defparam \readyData[24]~I .input_async_reset = "none";
defparam \readyData[24]~I .input_power_up = "low";
defparam \readyData[24]~I .input_register_mode = "none";
defparam \readyData[24]~I .input_sync_reset = "none";
defparam \readyData[24]~I .oe_async_reset = "none";
defparam \readyData[24]~I .oe_power_up = "low";
defparam \readyData[24]~I .oe_register_mode = "none";
defparam \readyData[24]~I .oe_sync_reset = "none";
defparam \readyData[24]~I .operation_mode = "output";
defparam \readyData[24]~I .output_async_reset = "none";
defparam \readyData[24]~I .output_power_up = "low";
defparam \readyData[24]~I .output_register_mode = "none";
defparam \readyData[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[25]));
// synopsys translate_off
defparam \readyData[25]~I .input_async_reset = "none";
defparam \readyData[25]~I .input_power_up = "low";
defparam \readyData[25]~I .input_register_mode = "none";
defparam \readyData[25]~I .input_sync_reset = "none";
defparam \readyData[25]~I .oe_async_reset = "none";
defparam \readyData[25]~I .oe_power_up = "low";
defparam \readyData[25]~I .oe_register_mode = "none";
defparam \readyData[25]~I .oe_sync_reset = "none";
defparam \readyData[25]~I .operation_mode = "output";
defparam \readyData[25]~I .output_async_reset = "none";
defparam \readyData[25]~I .output_power_up = "low";
defparam \readyData[25]~I .output_register_mode = "none";
defparam \readyData[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[26]));
// synopsys translate_off
defparam \readyData[26]~I .input_async_reset = "none";
defparam \readyData[26]~I .input_power_up = "low";
defparam \readyData[26]~I .input_register_mode = "none";
defparam \readyData[26]~I .input_sync_reset = "none";
defparam \readyData[26]~I .oe_async_reset = "none";
defparam \readyData[26]~I .oe_power_up = "low";
defparam \readyData[26]~I .oe_register_mode = "none";
defparam \readyData[26]~I .oe_sync_reset = "none";
defparam \readyData[26]~I .operation_mode = "output";
defparam \readyData[26]~I .output_async_reset = "none";
defparam \readyData[26]~I .output_power_up = "low";
defparam \readyData[26]~I .output_register_mode = "none";
defparam \readyData[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[27]));
// synopsys translate_off
defparam \readyData[27]~I .input_async_reset = "none";
defparam \readyData[27]~I .input_power_up = "low";
defparam \readyData[27]~I .input_register_mode = "none";
defparam \readyData[27]~I .input_sync_reset = "none";
defparam \readyData[27]~I .oe_async_reset = "none";
defparam \readyData[27]~I .oe_power_up = "low";
defparam \readyData[27]~I .oe_register_mode = "none";
defparam \readyData[27]~I .oe_sync_reset = "none";
defparam \readyData[27]~I .operation_mode = "output";
defparam \readyData[27]~I .output_async_reset = "none";
defparam \readyData[27]~I .output_power_up = "low";
defparam \readyData[27]~I .output_register_mode = "none";
defparam \readyData[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[28]));
// synopsys translate_off
defparam \readyData[28]~I .input_async_reset = "none";
defparam \readyData[28]~I .input_power_up = "low";
defparam \readyData[28]~I .input_register_mode = "none";
defparam \readyData[28]~I .input_sync_reset = "none";
defparam \readyData[28]~I .oe_async_reset = "none";
defparam \readyData[28]~I .oe_power_up = "low";
defparam \readyData[28]~I .oe_register_mode = "none";
defparam \readyData[28]~I .oe_sync_reset = "none";
defparam \readyData[28]~I .operation_mode = "output";
defparam \readyData[28]~I .output_async_reset = "none";
defparam \readyData[28]~I .output_power_up = "low";
defparam \readyData[28]~I .output_register_mode = "none";
defparam \readyData[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[29]));
// synopsys translate_off
defparam \readyData[29]~I .input_async_reset = "none";
defparam \readyData[29]~I .input_power_up = "low";
defparam \readyData[29]~I .input_register_mode = "none";
defparam \readyData[29]~I .input_sync_reset = "none";
defparam \readyData[29]~I .oe_async_reset = "none";
defparam \readyData[29]~I .oe_power_up = "low";
defparam \readyData[29]~I .oe_register_mode = "none";
defparam \readyData[29]~I .oe_sync_reset = "none";
defparam \readyData[29]~I .operation_mode = "output";
defparam \readyData[29]~I .output_async_reset = "none";
defparam \readyData[29]~I .output_power_up = "low";
defparam \readyData[29]~I .output_register_mode = "none";
defparam \readyData[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[30]));
// synopsys translate_off
defparam \readyData[30]~I .input_async_reset = "none";
defparam \readyData[30]~I .input_power_up = "low";
defparam \readyData[30]~I .input_register_mode = "none";
defparam \readyData[30]~I .input_sync_reset = "none";
defparam \readyData[30]~I .oe_async_reset = "none";
defparam \readyData[30]~I .oe_power_up = "low";
defparam \readyData[30]~I .oe_register_mode = "none";
defparam \readyData[30]~I .oe_sync_reset = "none";
defparam \readyData[30]~I .operation_mode = "output";
defparam \readyData[30]~I .output_async_reset = "none";
defparam \readyData[30]~I .output_power_up = "low";
defparam \readyData[30]~I .output_register_mode = "none";
defparam \readyData[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyData[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyData[31]));
// synopsys translate_off
defparam \readyData[31]~I .input_async_reset = "none";
defparam \readyData[31]~I .input_power_up = "low";
defparam \readyData[31]~I .input_register_mode = "none";
defparam \readyData[31]~I .input_sync_reset = "none";
defparam \readyData[31]~I .oe_async_reset = "none";
defparam \readyData[31]~I .oe_power_up = "low";
defparam \readyData[31]~I .oe_register_mode = "none";
defparam \readyData[31]~I .oe_sync_reset = "none";
defparam \readyData[31]~I .operation_mode = "output";
defparam \readyData[31]~I .output_async_reset = "none";
defparam \readyData[31]~I .output_power_up = "low";
defparam \readyData[31]~I .output_register_mode = "none";
defparam \readyData[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[0]~I (
	.datain(\alu1|ULAout[0]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[0]));
// synopsys translate_off
defparam \aluOut[0]~I .input_async_reset = "none";
defparam \aluOut[0]~I .input_power_up = "low";
defparam \aluOut[0]~I .input_register_mode = "none";
defparam \aluOut[0]~I .input_sync_reset = "none";
defparam \aluOut[0]~I .oe_async_reset = "none";
defparam \aluOut[0]~I .oe_power_up = "low";
defparam \aluOut[0]~I .oe_register_mode = "none";
defparam \aluOut[0]~I .oe_sync_reset = "none";
defparam \aluOut[0]~I .operation_mode = "output";
defparam \aluOut[0]~I .output_async_reset = "none";
defparam \aluOut[0]~I .output_power_up = "low";
defparam \aluOut[0]~I .output_register_mode = "none";
defparam \aluOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[1]~I (
	.datain(\alu1|ULAout[1]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[1]));
// synopsys translate_off
defparam \aluOut[1]~I .input_async_reset = "none";
defparam \aluOut[1]~I .input_power_up = "low";
defparam \aluOut[1]~I .input_register_mode = "none";
defparam \aluOut[1]~I .input_sync_reset = "none";
defparam \aluOut[1]~I .oe_async_reset = "none";
defparam \aluOut[1]~I .oe_power_up = "low";
defparam \aluOut[1]~I .oe_register_mode = "none";
defparam \aluOut[1]~I .oe_sync_reset = "none";
defparam \aluOut[1]~I .operation_mode = "output";
defparam \aluOut[1]~I .output_async_reset = "none";
defparam \aluOut[1]~I .output_power_up = "low";
defparam \aluOut[1]~I .output_register_mode = "none";
defparam \aluOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[2]~I (
	.datain(\alu1|ULAout[2]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[2]));
// synopsys translate_off
defparam \aluOut[2]~I .input_async_reset = "none";
defparam \aluOut[2]~I .input_power_up = "low";
defparam \aluOut[2]~I .input_register_mode = "none";
defparam \aluOut[2]~I .input_sync_reset = "none";
defparam \aluOut[2]~I .oe_async_reset = "none";
defparam \aluOut[2]~I .oe_power_up = "low";
defparam \aluOut[2]~I .oe_register_mode = "none";
defparam \aluOut[2]~I .oe_sync_reset = "none";
defparam \aluOut[2]~I .operation_mode = "output";
defparam \aluOut[2]~I .output_async_reset = "none";
defparam \aluOut[2]~I .output_power_up = "low";
defparam \aluOut[2]~I .output_register_mode = "none";
defparam \aluOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[3]~I (
	.datain(\alu1|ULAout[3]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[3]));
// synopsys translate_off
defparam \aluOut[3]~I .input_async_reset = "none";
defparam \aluOut[3]~I .input_power_up = "low";
defparam \aluOut[3]~I .input_register_mode = "none";
defparam \aluOut[3]~I .input_sync_reset = "none";
defparam \aluOut[3]~I .oe_async_reset = "none";
defparam \aluOut[3]~I .oe_power_up = "low";
defparam \aluOut[3]~I .oe_register_mode = "none";
defparam \aluOut[3]~I .oe_sync_reset = "none";
defparam \aluOut[3]~I .operation_mode = "output";
defparam \aluOut[3]~I .output_async_reset = "none";
defparam \aluOut[3]~I .output_power_up = "low";
defparam \aluOut[3]~I .output_register_mode = "none";
defparam \aluOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[4]~I (
	.datain(\alu1|ULAout[4]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[4]));
// synopsys translate_off
defparam \aluOut[4]~I .input_async_reset = "none";
defparam \aluOut[4]~I .input_power_up = "low";
defparam \aluOut[4]~I .input_register_mode = "none";
defparam \aluOut[4]~I .input_sync_reset = "none";
defparam \aluOut[4]~I .oe_async_reset = "none";
defparam \aluOut[4]~I .oe_power_up = "low";
defparam \aluOut[4]~I .oe_register_mode = "none";
defparam \aluOut[4]~I .oe_sync_reset = "none";
defparam \aluOut[4]~I .operation_mode = "output";
defparam \aluOut[4]~I .output_async_reset = "none";
defparam \aluOut[4]~I .output_power_up = "low";
defparam \aluOut[4]~I .output_register_mode = "none";
defparam \aluOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[5]~I (
	.datain(\alu1|ULAout[5]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[5]));
// synopsys translate_off
defparam \aluOut[5]~I .input_async_reset = "none";
defparam \aluOut[5]~I .input_power_up = "low";
defparam \aluOut[5]~I .input_register_mode = "none";
defparam \aluOut[5]~I .input_sync_reset = "none";
defparam \aluOut[5]~I .oe_async_reset = "none";
defparam \aluOut[5]~I .oe_power_up = "low";
defparam \aluOut[5]~I .oe_register_mode = "none";
defparam \aluOut[5]~I .oe_sync_reset = "none";
defparam \aluOut[5]~I .operation_mode = "output";
defparam \aluOut[5]~I .output_async_reset = "none";
defparam \aluOut[5]~I .output_power_up = "low";
defparam \aluOut[5]~I .output_register_mode = "none";
defparam \aluOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[6]~I (
	.datain(\alu1|ULAout[6]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[6]));
// synopsys translate_off
defparam \aluOut[6]~I .input_async_reset = "none";
defparam \aluOut[6]~I .input_power_up = "low";
defparam \aluOut[6]~I .input_register_mode = "none";
defparam \aluOut[6]~I .input_sync_reset = "none";
defparam \aluOut[6]~I .oe_async_reset = "none";
defparam \aluOut[6]~I .oe_power_up = "low";
defparam \aluOut[6]~I .oe_register_mode = "none";
defparam \aluOut[6]~I .oe_sync_reset = "none";
defparam \aluOut[6]~I .operation_mode = "output";
defparam \aluOut[6]~I .output_async_reset = "none";
defparam \aluOut[6]~I .output_power_up = "low";
defparam \aluOut[6]~I .output_register_mode = "none";
defparam \aluOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[7]~I (
	.datain(\alu1|ULAout[7]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[7]));
// synopsys translate_off
defparam \aluOut[7]~I .input_async_reset = "none";
defparam \aluOut[7]~I .input_power_up = "low";
defparam \aluOut[7]~I .input_register_mode = "none";
defparam \aluOut[7]~I .input_sync_reset = "none";
defparam \aluOut[7]~I .oe_async_reset = "none";
defparam \aluOut[7]~I .oe_power_up = "low";
defparam \aluOut[7]~I .oe_register_mode = "none";
defparam \aluOut[7]~I .oe_sync_reset = "none";
defparam \aluOut[7]~I .operation_mode = "output";
defparam \aluOut[7]~I .output_async_reset = "none";
defparam \aluOut[7]~I .output_power_up = "low";
defparam \aluOut[7]~I .output_register_mode = "none";
defparam \aluOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[8]~I (
	.datain(\alu1|ULAout[8]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[8]));
// synopsys translate_off
defparam \aluOut[8]~I .input_async_reset = "none";
defparam \aluOut[8]~I .input_power_up = "low";
defparam \aluOut[8]~I .input_register_mode = "none";
defparam \aluOut[8]~I .input_sync_reset = "none";
defparam \aluOut[8]~I .oe_async_reset = "none";
defparam \aluOut[8]~I .oe_power_up = "low";
defparam \aluOut[8]~I .oe_register_mode = "none";
defparam \aluOut[8]~I .oe_sync_reset = "none";
defparam \aluOut[8]~I .operation_mode = "output";
defparam \aluOut[8]~I .output_async_reset = "none";
defparam \aluOut[8]~I .output_power_up = "low";
defparam \aluOut[8]~I .output_register_mode = "none";
defparam \aluOut[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[9]~I (
	.datain(\alu1|ULAout[9]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[9]));
// synopsys translate_off
defparam \aluOut[9]~I .input_async_reset = "none";
defparam \aluOut[9]~I .input_power_up = "low";
defparam \aluOut[9]~I .input_register_mode = "none";
defparam \aluOut[9]~I .input_sync_reset = "none";
defparam \aluOut[9]~I .oe_async_reset = "none";
defparam \aluOut[9]~I .oe_power_up = "low";
defparam \aluOut[9]~I .oe_register_mode = "none";
defparam \aluOut[9]~I .oe_sync_reset = "none";
defparam \aluOut[9]~I .operation_mode = "output";
defparam \aluOut[9]~I .output_async_reset = "none";
defparam \aluOut[9]~I .output_power_up = "low";
defparam \aluOut[9]~I .output_register_mode = "none";
defparam \aluOut[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[10]~I (
	.datain(\alu1|ULAout[10]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[10]));
// synopsys translate_off
defparam \aluOut[10]~I .input_async_reset = "none";
defparam \aluOut[10]~I .input_power_up = "low";
defparam \aluOut[10]~I .input_register_mode = "none";
defparam \aluOut[10]~I .input_sync_reset = "none";
defparam \aluOut[10]~I .oe_async_reset = "none";
defparam \aluOut[10]~I .oe_power_up = "low";
defparam \aluOut[10]~I .oe_register_mode = "none";
defparam \aluOut[10]~I .oe_sync_reset = "none";
defparam \aluOut[10]~I .operation_mode = "output";
defparam \aluOut[10]~I .output_async_reset = "none";
defparam \aluOut[10]~I .output_power_up = "low";
defparam \aluOut[10]~I .output_register_mode = "none";
defparam \aluOut[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[11]~I (
	.datain(\alu1|ULAout[11]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[11]));
// synopsys translate_off
defparam \aluOut[11]~I .input_async_reset = "none";
defparam \aluOut[11]~I .input_power_up = "low";
defparam \aluOut[11]~I .input_register_mode = "none";
defparam \aluOut[11]~I .input_sync_reset = "none";
defparam \aluOut[11]~I .oe_async_reset = "none";
defparam \aluOut[11]~I .oe_power_up = "low";
defparam \aluOut[11]~I .oe_register_mode = "none";
defparam \aluOut[11]~I .oe_sync_reset = "none";
defparam \aluOut[11]~I .operation_mode = "output";
defparam \aluOut[11]~I .output_async_reset = "none";
defparam \aluOut[11]~I .output_power_up = "low";
defparam \aluOut[11]~I .output_register_mode = "none";
defparam \aluOut[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[12]~I (
	.datain(\alu1|ULAout[12]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[12]));
// synopsys translate_off
defparam \aluOut[12]~I .input_async_reset = "none";
defparam \aluOut[12]~I .input_power_up = "low";
defparam \aluOut[12]~I .input_register_mode = "none";
defparam \aluOut[12]~I .input_sync_reset = "none";
defparam \aluOut[12]~I .oe_async_reset = "none";
defparam \aluOut[12]~I .oe_power_up = "low";
defparam \aluOut[12]~I .oe_register_mode = "none";
defparam \aluOut[12]~I .oe_sync_reset = "none";
defparam \aluOut[12]~I .operation_mode = "output";
defparam \aluOut[12]~I .output_async_reset = "none";
defparam \aluOut[12]~I .output_power_up = "low";
defparam \aluOut[12]~I .output_register_mode = "none";
defparam \aluOut[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[13]~I (
	.datain(\alu1|ULAout[13]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[13]));
// synopsys translate_off
defparam \aluOut[13]~I .input_async_reset = "none";
defparam \aluOut[13]~I .input_power_up = "low";
defparam \aluOut[13]~I .input_register_mode = "none";
defparam \aluOut[13]~I .input_sync_reset = "none";
defparam \aluOut[13]~I .oe_async_reset = "none";
defparam \aluOut[13]~I .oe_power_up = "low";
defparam \aluOut[13]~I .oe_register_mode = "none";
defparam \aluOut[13]~I .oe_sync_reset = "none";
defparam \aluOut[13]~I .operation_mode = "output";
defparam \aluOut[13]~I .output_async_reset = "none";
defparam \aluOut[13]~I .output_power_up = "low";
defparam \aluOut[13]~I .output_register_mode = "none";
defparam \aluOut[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[14]~I (
	.datain(\alu1|ULAout[14]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[14]));
// synopsys translate_off
defparam \aluOut[14]~I .input_async_reset = "none";
defparam \aluOut[14]~I .input_power_up = "low";
defparam \aluOut[14]~I .input_register_mode = "none";
defparam \aluOut[14]~I .input_sync_reset = "none";
defparam \aluOut[14]~I .oe_async_reset = "none";
defparam \aluOut[14]~I .oe_power_up = "low";
defparam \aluOut[14]~I .oe_register_mode = "none";
defparam \aluOut[14]~I .oe_sync_reset = "none";
defparam \aluOut[14]~I .operation_mode = "output";
defparam \aluOut[14]~I .output_async_reset = "none";
defparam \aluOut[14]~I .output_power_up = "low";
defparam \aluOut[14]~I .output_register_mode = "none";
defparam \aluOut[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[15]~I (
	.datain(\alu1|ULAout[15]~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[15]));
// synopsys translate_off
defparam \aluOut[15]~I .input_async_reset = "none";
defparam \aluOut[15]~I .input_power_up = "low";
defparam \aluOut[15]~I .input_register_mode = "none";
defparam \aluOut[15]~I .input_sync_reset = "none";
defparam \aluOut[15]~I .oe_async_reset = "none";
defparam \aluOut[15]~I .oe_power_up = "low";
defparam \aluOut[15]~I .oe_register_mode = "none";
defparam \aluOut[15]~I .oe_sync_reset = "none";
defparam \aluOut[15]~I .operation_mode = "output";
defparam \aluOut[15]~I .output_async_reset = "none";
defparam \aluOut[15]~I .output_power_up = "low";
defparam \aluOut[15]~I .output_register_mode = "none";
defparam \aluOut[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[16]~I (
	.datain(\alu1|ULAout[16]~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[16]));
// synopsys translate_off
defparam \aluOut[16]~I .input_async_reset = "none";
defparam \aluOut[16]~I .input_power_up = "low";
defparam \aluOut[16]~I .input_register_mode = "none";
defparam \aluOut[16]~I .input_sync_reset = "none";
defparam \aluOut[16]~I .oe_async_reset = "none";
defparam \aluOut[16]~I .oe_power_up = "low";
defparam \aluOut[16]~I .oe_register_mode = "none";
defparam \aluOut[16]~I .oe_sync_reset = "none";
defparam \aluOut[16]~I .operation_mode = "output";
defparam \aluOut[16]~I .output_async_reset = "none";
defparam \aluOut[16]~I .output_power_up = "low";
defparam \aluOut[16]~I .output_register_mode = "none";
defparam \aluOut[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[17]~I (
	.datain(\alu1|ULAout[17]~55_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[17]));
// synopsys translate_off
defparam \aluOut[17]~I .input_async_reset = "none";
defparam \aluOut[17]~I .input_power_up = "low";
defparam \aluOut[17]~I .input_register_mode = "none";
defparam \aluOut[17]~I .input_sync_reset = "none";
defparam \aluOut[17]~I .oe_async_reset = "none";
defparam \aluOut[17]~I .oe_power_up = "low";
defparam \aluOut[17]~I .oe_register_mode = "none";
defparam \aluOut[17]~I .oe_sync_reset = "none";
defparam \aluOut[17]~I .operation_mode = "output";
defparam \aluOut[17]~I .output_async_reset = "none";
defparam \aluOut[17]~I .output_power_up = "low";
defparam \aluOut[17]~I .output_register_mode = "none";
defparam \aluOut[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[18]~I (
	.datain(\alu1|ULAout[18]~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[18]));
// synopsys translate_off
defparam \aluOut[18]~I .input_async_reset = "none";
defparam \aluOut[18]~I .input_power_up = "low";
defparam \aluOut[18]~I .input_register_mode = "none";
defparam \aluOut[18]~I .input_sync_reset = "none";
defparam \aluOut[18]~I .oe_async_reset = "none";
defparam \aluOut[18]~I .oe_power_up = "low";
defparam \aluOut[18]~I .oe_register_mode = "none";
defparam \aluOut[18]~I .oe_sync_reset = "none";
defparam \aluOut[18]~I .operation_mode = "output";
defparam \aluOut[18]~I .output_async_reset = "none";
defparam \aluOut[18]~I .output_power_up = "low";
defparam \aluOut[18]~I .output_register_mode = "none";
defparam \aluOut[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[19]~I (
	.datain(\alu1|ULAout[19]~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[19]));
// synopsys translate_off
defparam \aluOut[19]~I .input_async_reset = "none";
defparam \aluOut[19]~I .input_power_up = "low";
defparam \aluOut[19]~I .input_register_mode = "none";
defparam \aluOut[19]~I .input_sync_reset = "none";
defparam \aluOut[19]~I .oe_async_reset = "none";
defparam \aluOut[19]~I .oe_power_up = "low";
defparam \aluOut[19]~I .oe_register_mode = "none";
defparam \aluOut[19]~I .oe_sync_reset = "none";
defparam \aluOut[19]~I .operation_mode = "output";
defparam \aluOut[19]~I .output_async_reset = "none";
defparam \aluOut[19]~I .output_power_up = "low";
defparam \aluOut[19]~I .output_register_mode = "none";
defparam \aluOut[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[20]~I (
	.datain(\alu1|ULAout[20]~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[20]));
// synopsys translate_off
defparam \aluOut[20]~I .input_async_reset = "none";
defparam \aluOut[20]~I .input_power_up = "low";
defparam \aluOut[20]~I .input_register_mode = "none";
defparam \aluOut[20]~I .input_sync_reset = "none";
defparam \aluOut[20]~I .oe_async_reset = "none";
defparam \aluOut[20]~I .oe_power_up = "low";
defparam \aluOut[20]~I .oe_register_mode = "none";
defparam \aluOut[20]~I .oe_sync_reset = "none";
defparam \aluOut[20]~I .operation_mode = "output";
defparam \aluOut[20]~I .output_async_reset = "none";
defparam \aluOut[20]~I .output_power_up = "low";
defparam \aluOut[20]~I .output_register_mode = "none";
defparam \aluOut[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[21]~I (
	.datain(\alu1|ULAout[21]~67_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[21]));
// synopsys translate_off
defparam \aluOut[21]~I .input_async_reset = "none";
defparam \aluOut[21]~I .input_power_up = "low";
defparam \aluOut[21]~I .input_register_mode = "none";
defparam \aluOut[21]~I .input_sync_reset = "none";
defparam \aluOut[21]~I .oe_async_reset = "none";
defparam \aluOut[21]~I .oe_power_up = "low";
defparam \aluOut[21]~I .oe_register_mode = "none";
defparam \aluOut[21]~I .oe_sync_reset = "none";
defparam \aluOut[21]~I .operation_mode = "output";
defparam \aluOut[21]~I .output_async_reset = "none";
defparam \aluOut[21]~I .output_power_up = "low";
defparam \aluOut[21]~I .output_register_mode = "none";
defparam \aluOut[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[22]~I (
	.datain(\alu1|ULAout[22]~70_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[22]));
// synopsys translate_off
defparam \aluOut[22]~I .input_async_reset = "none";
defparam \aluOut[22]~I .input_power_up = "low";
defparam \aluOut[22]~I .input_register_mode = "none";
defparam \aluOut[22]~I .input_sync_reset = "none";
defparam \aluOut[22]~I .oe_async_reset = "none";
defparam \aluOut[22]~I .oe_power_up = "low";
defparam \aluOut[22]~I .oe_register_mode = "none";
defparam \aluOut[22]~I .oe_sync_reset = "none";
defparam \aluOut[22]~I .operation_mode = "output";
defparam \aluOut[22]~I .output_async_reset = "none";
defparam \aluOut[22]~I .output_power_up = "low";
defparam \aluOut[22]~I .output_register_mode = "none";
defparam \aluOut[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[23]~I (
	.datain(\alu1|ULAout[23]~73_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[23]));
// synopsys translate_off
defparam \aluOut[23]~I .input_async_reset = "none";
defparam \aluOut[23]~I .input_power_up = "low";
defparam \aluOut[23]~I .input_register_mode = "none";
defparam \aluOut[23]~I .input_sync_reset = "none";
defparam \aluOut[23]~I .oe_async_reset = "none";
defparam \aluOut[23]~I .oe_power_up = "low";
defparam \aluOut[23]~I .oe_register_mode = "none";
defparam \aluOut[23]~I .oe_sync_reset = "none";
defparam \aluOut[23]~I .operation_mode = "output";
defparam \aluOut[23]~I .output_async_reset = "none";
defparam \aluOut[23]~I .output_power_up = "low";
defparam \aluOut[23]~I .output_register_mode = "none";
defparam \aluOut[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[24]~I (
	.datain(\alu1|ULAout[24]~76_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[24]));
// synopsys translate_off
defparam \aluOut[24]~I .input_async_reset = "none";
defparam \aluOut[24]~I .input_power_up = "low";
defparam \aluOut[24]~I .input_register_mode = "none";
defparam \aluOut[24]~I .input_sync_reset = "none";
defparam \aluOut[24]~I .oe_async_reset = "none";
defparam \aluOut[24]~I .oe_power_up = "low";
defparam \aluOut[24]~I .oe_register_mode = "none";
defparam \aluOut[24]~I .oe_sync_reset = "none";
defparam \aluOut[24]~I .operation_mode = "output";
defparam \aluOut[24]~I .output_async_reset = "none";
defparam \aluOut[24]~I .output_power_up = "low";
defparam \aluOut[24]~I .output_register_mode = "none";
defparam \aluOut[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[25]~I (
	.datain(\alu1|ULAout[25]~79_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[25]));
// synopsys translate_off
defparam \aluOut[25]~I .input_async_reset = "none";
defparam \aluOut[25]~I .input_power_up = "low";
defparam \aluOut[25]~I .input_register_mode = "none";
defparam \aluOut[25]~I .input_sync_reset = "none";
defparam \aluOut[25]~I .oe_async_reset = "none";
defparam \aluOut[25]~I .oe_power_up = "low";
defparam \aluOut[25]~I .oe_register_mode = "none";
defparam \aluOut[25]~I .oe_sync_reset = "none";
defparam \aluOut[25]~I .operation_mode = "output";
defparam \aluOut[25]~I .output_async_reset = "none";
defparam \aluOut[25]~I .output_power_up = "low";
defparam \aluOut[25]~I .output_register_mode = "none";
defparam \aluOut[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[26]~I (
	.datain(\alu1|ULAout[26]~82_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[26]));
// synopsys translate_off
defparam \aluOut[26]~I .input_async_reset = "none";
defparam \aluOut[26]~I .input_power_up = "low";
defparam \aluOut[26]~I .input_register_mode = "none";
defparam \aluOut[26]~I .input_sync_reset = "none";
defparam \aluOut[26]~I .oe_async_reset = "none";
defparam \aluOut[26]~I .oe_power_up = "low";
defparam \aluOut[26]~I .oe_register_mode = "none";
defparam \aluOut[26]~I .oe_sync_reset = "none";
defparam \aluOut[26]~I .operation_mode = "output";
defparam \aluOut[26]~I .output_async_reset = "none";
defparam \aluOut[26]~I .output_power_up = "low";
defparam \aluOut[26]~I .output_register_mode = "none";
defparam \aluOut[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[27]~I (
	.datain(\alu1|ULAout[27]~85_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[27]));
// synopsys translate_off
defparam \aluOut[27]~I .input_async_reset = "none";
defparam \aluOut[27]~I .input_power_up = "low";
defparam \aluOut[27]~I .input_register_mode = "none";
defparam \aluOut[27]~I .input_sync_reset = "none";
defparam \aluOut[27]~I .oe_async_reset = "none";
defparam \aluOut[27]~I .oe_power_up = "low";
defparam \aluOut[27]~I .oe_register_mode = "none";
defparam \aluOut[27]~I .oe_sync_reset = "none";
defparam \aluOut[27]~I .operation_mode = "output";
defparam \aluOut[27]~I .output_async_reset = "none";
defparam \aluOut[27]~I .output_power_up = "low";
defparam \aluOut[27]~I .output_register_mode = "none";
defparam \aluOut[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[28]~I (
	.datain(\alu1|ULAout[28]~88_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[28]));
// synopsys translate_off
defparam \aluOut[28]~I .input_async_reset = "none";
defparam \aluOut[28]~I .input_power_up = "low";
defparam \aluOut[28]~I .input_register_mode = "none";
defparam \aluOut[28]~I .input_sync_reset = "none";
defparam \aluOut[28]~I .oe_async_reset = "none";
defparam \aluOut[28]~I .oe_power_up = "low";
defparam \aluOut[28]~I .oe_register_mode = "none";
defparam \aluOut[28]~I .oe_sync_reset = "none";
defparam \aluOut[28]~I .operation_mode = "output";
defparam \aluOut[28]~I .output_async_reset = "none";
defparam \aluOut[28]~I .output_power_up = "low";
defparam \aluOut[28]~I .output_register_mode = "none";
defparam \aluOut[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[29]~I (
	.datain(\alu1|ULAout[29]~91_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[29]));
// synopsys translate_off
defparam \aluOut[29]~I .input_async_reset = "none";
defparam \aluOut[29]~I .input_power_up = "low";
defparam \aluOut[29]~I .input_register_mode = "none";
defparam \aluOut[29]~I .input_sync_reset = "none";
defparam \aluOut[29]~I .oe_async_reset = "none";
defparam \aluOut[29]~I .oe_power_up = "low";
defparam \aluOut[29]~I .oe_register_mode = "none";
defparam \aluOut[29]~I .oe_sync_reset = "none";
defparam \aluOut[29]~I .operation_mode = "output";
defparam \aluOut[29]~I .output_async_reset = "none";
defparam \aluOut[29]~I .output_power_up = "low";
defparam \aluOut[29]~I .output_register_mode = "none";
defparam \aluOut[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[30]~I (
	.datain(\alu1|ULAout[30]~94_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[30]));
// synopsys translate_off
defparam \aluOut[30]~I .input_async_reset = "none";
defparam \aluOut[30]~I .input_power_up = "low";
defparam \aluOut[30]~I .input_register_mode = "none";
defparam \aluOut[30]~I .input_sync_reset = "none";
defparam \aluOut[30]~I .oe_async_reset = "none";
defparam \aluOut[30]~I .oe_power_up = "low";
defparam \aluOut[30]~I .oe_register_mode = "none";
defparam \aluOut[30]~I .oe_sync_reset = "none";
defparam \aluOut[30]~I .operation_mode = "output";
defparam \aluOut[30]~I .output_async_reset = "none";
defparam \aluOut[30]~I .output_power_up = "low";
defparam \aluOut[30]~I .output_register_mode = "none";
defparam \aluOut[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOut[31]~I (
	.datain(\alu1|ULAout[31]~97_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOut[31]));
// synopsys translate_off
defparam \aluOut[31]~I .input_async_reset = "none";
defparam \aluOut[31]~I .input_power_up = "low";
defparam \aluOut[31]~I .input_register_mode = "none";
defparam \aluOut[31]~I .input_sync_reset = "none";
defparam \aluOut[31]~I .oe_async_reset = "none";
defparam \aluOut[31]~I .oe_power_up = "low";
defparam \aluOut[31]~I .oe_register_mode = "none";
defparam \aluOut[31]~I .oe_sync_reset = "none";
defparam \aluOut[31]~I .operation_mode = "output";
defparam \aluOut[31]~I .output_async_reset = "none";
defparam \aluOut[31]~I .output_power_up = "low";
defparam \aluOut[31]~I .output_register_mode = "none";
defparam \aluOut[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[0]~I (
	.datain(\RF1|regsOutA [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[0]));
// synopsys translate_off
defparam \regsOutA[0]~I .input_async_reset = "none";
defparam \regsOutA[0]~I .input_power_up = "low";
defparam \regsOutA[0]~I .input_register_mode = "none";
defparam \regsOutA[0]~I .input_sync_reset = "none";
defparam \regsOutA[0]~I .oe_async_reset = "none";
defparam \regsOutA[0]~I .oe_power_up = "low";
defparam \regsOutA[0]~I .oe_register_mode = "none";
defparam \regsOutA[0]~I .oe_sync_reset = "none";
defparam \regsOutA[0]~I .operation_mode = "output";
defparam \regsOutA[0]~I .output_async_reset = "none";
defparam \regsOutA[0]~I .output_power_up = "low";
defparam \regsOutA[0]~I .output_register_mode = "none";
defparam \regsOutA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[1]~I (
	.datain(\RF1|regsOutA [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[1]));
// synopsys translate_off
defparam \regsOutA[1]~I .input_async_reset = "none";
defparam \regsOutA[1]~I .input_power_up = "low";
defparam \regsOutA[1]~I .input_register_mode = "none";
defparam \regsOutA[1]~I .input_sync_reset = "none";
defparam \regsOutA[1]~I .oe_async_reset = "none";
defparam \regsOutA[1]~I .oe_power_up = "low";
defparam \regsOutA[1]~I .oe_register_mode = "none";
defparam \regsOutA[1]~I .oe_sync_reset = "none";
defparam \regsOutA[1]~I .operation_mode = "output";
defparam \regsOutA[1]~I .output_async_reset = "none";
defparam \regsOutA[1]~I .output_power_up = "low";
defparam \regsOutA[1]~I .output_register_mode = "none";
defparam \regsOutA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[2]~I (
	.datain(\RF1|regsOutA [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[2]));
// synopsys translate_off
defparam \regsOutA[2]~I .input_async_reset = "none";
defparam \regsOutA[2]~I .input_power_up = "low";
defparam \regsOutA[2]~I .input_register_mode = "none";
defparam \regsOutA[2]~I .input_sync_reset = "none";
defparam \regsOutA[2]~I .oe_async_reset = "none";
defparam \regsOutA[2]~I .oe_power_up = "low";
defparam \regsOutA[2]~I .oe_register_mode = "none";
defparam \regsOutA[2]~I .oe_sync_reset = "none";
defparam \regsOutA[2]~I .operation_mode = "output";
defparam \regsOutA[2]~I .output_async_reset = "none";
defparam \regsOutA[2]~I .output_power_up = "low";
defparam \regsOutA[2]~I .output_register_mode = "none";
defparam \regsOutA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[3]~I (
	.datain(\RF1|regsOutA [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[3]));
// synopsys translate_off
defparam \regsOutA[3]~I .input_async_reset = "none";
defparam \regsOutA[3]~I .input_power_up = "low";
defparam \regsOutA[3]~I .input_register_mode = "none";
defparam \regsOutA[3]~I .input_sync_reset = "none";
defparam \regsOutA[3]~I .oe_async_reset = "none";
defparam \regsOutA[3]~I .oe_power_up = "low";
defparam \regsOutA[3]~I .oe_register_mode = "none";
defparam \regsOutA[3]~I .oe_sync_reset = "none";
defparam \regsOutA[3]~I .operation_mode = "output";
defparam \regsOutA[3]~I .output_async_reset = "none";
defparam \regsOutA[3]~I .output_power_up = "low";
defparam \regsOutA[3]~I .output_register_mode = "none";
defparam \regsOutA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[4]~I (
	.datain(\RF1|regsOutA [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[4]));
// synopsys translate_off
defparam \regsOutA[4]~I .input_async_reset = "none";
defparam \regsOutA[4]~I .input_power_up = "low";
defparam \regsOutA[4]~I .input_register_mode = "none";
defparam \regsOutA[4]~I .input_sync_reset = "none";
defparam \regsOutA[4]~I .oe_async_reset = "none";
defparam \regsOutA[4]~I .oe_power_up = "low";
defparam \regsOutA[4]~I .oe_register_mode = "none";
defparam \regsOutA[4]~I .oe_sync_reset = "none";
defparam \regsOutA[4]~I .operation_mode = "output";
defparam \regsOutA[4]~I .output_async_reset = "none";
defparam \regsOutA[4]~I .output_power_up = "low";
defparam \regsOutA[4]~I .output_register_mode = "none";
defparam \regsOutA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[5]~I (
	.datain(\RF1|regsOutA [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[5]));
// synopsys translate_off
defparam \regsOutA[5]~I .input_async_reset = "none";
defparam \regsOutA[5]~I .input_power_up = "low";
defparam \regsOutA[5]~I .input_register_mode = "none";
defparam \regsOutA[5]~I .input_sync_reset = "none";
defparam \regsOutA[5]~I .oe_async_reset = "none";
defparam \regsOutA[5]~I .oe_power_up = "low";
defparam \regsOutA[5]~I .oe_register_mode = "none";
defparam \regsOutA[5]~I .oe_sync_reset = "none";
defparam \regsOutA[5]~I .operation_mode = "output";
defparam \regsOutA[5]~I .output_async_reset = "none";
defparam \regsOutA[5]~I .output_power_up = "low";
defparam \regsOutA[5]~I .output_register_mode = "none";
defparam \regsOutA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[6]~I (
	.datain(\RF1|regsOutA [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[6]));
// synopsys translate_off
defparam \regsOutA[6]~I .input_async_reset = "none";
defparam \regsOutA[6]~I .input_power_up = "low";
defparam \regsOutA[6]~I .input_register_mode = "none";
defparam \regsOutA[6]~I .input_sync_reset = "none";
defparam \regsOutA[6]~I .oe_async_reset = "none";
defparam \regsOutA[6]~I .oe_power_up = "low";
defparam \regsOutA[6]~I .oe_register_mode = "none";
defparam \regsOutA[6]~I .oe_sync_reset = "none";
defparam \regsOutA[6]~I .operation_mode = "output";
defparam \regsOutA[6]~I .output_async_reset = "none";
defparam \regsOutA[6]~I .output_power_up = "low";
defparam \regsOutA[6]~I .output_register_mode = "none";
defparam \regsOutA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[7]~I (
	.datain(\RF1|regsOutA [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[7]));
// synopsys translate_off
defparam \regsOutA[7]~I .input_async_reset = "none";
defparam \regsOutA[7]~I .input_power_up = "low";
defparam \regsOutA[7]~I .input_register_mode = "none";
defparam \regsOutA[7]~I .input_sync_reset = "none";
defparam \regsOutA[7]~I .oe_async_reset = "none";
defparam \regsOutA[7]~I .oe_power_up = "low";
defparam \regsOutA[7]~I .oe_register_mode = "none";
defparam \regsOutA[7]~I .oe_sync_reset = "none";
defparam \regsOutA[7]~I .operation_mode = "output";
defparam \regsOutA[7]~I .output_async_reset = "none";
defparam \regsOutA[7]~I .output_power_up = "low";
defparam \regsOutA[7]~I .output_register_mode = "none";
defparam \regsOutA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[8]~I (
	.datain(\RF1|regsOutA [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[8]));
// synopsys translate_off
defparam \regsOutA[8]~I .input_async_reset = "none";
defparam \regsOutA[8]~I .input_power_up = "low";
defparam \regsOutA[8]~I .input_register_mode = "none";
defparam \regsOutA[8]~I .input_sync_reset = "none";
defparam \regsOutA[8]~I .oe_async_reset = "none";
defparam \regsOutA[8]~I .oe_power_up = "low";
defparam \regsOutA[8]~I .oe_register_mode = "none";
defparam \regsOutA[8]~I .oe_sync_reset = "none";
defparam \regsOutA[8]~I .operation_mode = "output";
defparam \regsOutA[8]~I .output_async_reset = "none";
defparam \regsOutA[8]~I .output_power_up = "low";
defparam \regsOutA[8]~I .output_register_mode = "none";
defparam \regsOutA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[9]~I (
	.datain(\RF1|regsOutA [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[9]));
// synopsys translate_off
defparam \regsOutA[9]~I .input_async_reset = "none";
defparam \regsOutA[9]~I .input_power_up = "low";
defparam \regsOutA[9]~I .input_register_mode = "none";
defparam \regsOutA[9]~I .input_sync_reset = "none";
defparam \regsOutA[9]~I .oe_async_reset = "none";
defparam \regsOutA[9]~I .oe_power_up = "low";
defparam \regsOutA[9]~I .oe_register_mode = "none";
defparam \regsOutA[9]~I .oe_sync_reset = "none";
defparam \regsOutA[9]~I .operation_mode = "output";
defparam \regsOutA[9]~I .output_async_reset = "none";
defparam \regsOutA[9]~I .output_power_up = "low";
defparam \regsOutA[9]~I .output_register_mode = "none";
defparam \regsOutA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[10]~I (
	.datain(\RF1|regsOutA [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[10]));
// synopsys translate_off
defparam \regsOutA[10]~I .input_async_reset = "none";
defparam \regsOutA[10]~I .input_power_up = "low";
defparam \regsOutA[10]~I .input_register_mode = "none";
defparam \regsOutA[10]~I .input_sync_reset = "none";
defparam \regsOutA[10]~I .oe_async_reset = "none";
defparam \regsOutA[10]~I .oe_power_up = "low";
defparam \regsOutA[10]~I .oe_register_mode = "none";
defparam \regsOutA[10]~I .oe_sync_reset = "none";
defparam \regsOutA[10]~I .operation_mode = "output";
defparam \regsOutA[10]~I .output_async_reset = "none";
defparam \regsOutA[10]~I .output_power_up = "low";
defparam \regsOutA[10]~I .output_register_mode = "none";
defparam \regsOutA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[11]~I (
	.datain(\RF1|regsOutA [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[11]));
// synopsys translate_off
defparam \regsOutA[11]~I .input_async_reset = "none";
defparam \regsOutA[11]~I .input_power_up = "low";
defparam \regsOutA[11]~I .input_register_mode = "none";
defparam \regsOutA[11]~I .input_sync_reset = "none";
defparam \regsOutA[11]~I .oe_async_reset = "none";
defparam \regsOutA[11]~I .oe_power_up = "low";
defparam \regsOutA[11]~I .oe_register_mode = "none";
defparam \regsOutA[11]~I .oe_sync_reset = "none";
defparam \regsOutA[11]~I .operation_mode = "output";
defparam \regsOutA[11]~I .output_async_reset = "none";
defparam \regsOutA[11]~I .output_power_up = "low";
defparam \regsOutA[11]~I .output_register_mode = "none";
defparam \regsOutA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[12]~I (
	.datain(\RF1|regsOutA [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[12]));
// synopsys translate_off
defparam \regsOutA[12]~I .input_async_reset = "none";
defparam \regsOutA[12]~I .input_power_up = "low";
defparam \regsOutA[12]~I .input_register_mode = "none";
defparam \regsOutA[12]~I .input_sync_reset = "none";
defparam \regsOutA[12]~I .oe_async_reset = "none";
defparam \regsOutA[12]~I .oe_power_up = "low";
defparam \regsOutA[12]~I .oe_register_mode = "none";
defparam \regsOutA[12]~I .oe_sync_reset = "none";
defparam \regsOutA[12]~I .operation_mode = "output";
defparam \regsOutA[12]~I .output_async_reset = "none";
defparam \regsOutA[12]~I .output_power_up = "low";
defparam \regsOutA[12]~I .output_register_mode = "none";
defparam \regsOutA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[13]~I (
	.datain(\RF1|regsOutA [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[13]));
// synopsys translate_off
defparam \regsOutA[13]~I .input_async_reset = "none";
defparam \regsOutA[13]~I .input_power_up = "low";
defparam \regsOutA[13]~I .input_register_mode = "none";
defparam \regsOutA[13]~I .input_sync_reset = "none";
defparam \regsOutA[13]~I .oe_async_reset = "none";
defparam \regsOutA[13]~I .oe_power_up = "low";
defparam \regsOutA[13]~I .oe_register_mode = "none";
defparam \regsOutA[13]~I .oe_sync_reset = "none";
defparam \regsOutA[13]~I .operation_mode = "output";
defparam \regsOutA[13]~I .output_async_reset = "none";
defparam \regsOutA[13]~I .output_power_up = "low";
defparam \regsOutA[13]~I .output_register_mode = "none";
defparam \regsOutA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[14]~I (
	.datain(\RF1|regsOutA [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[14]));
// synopsys translate_off
defparam \regsOutA[14]~I .input_async_reset = "none";
defparam \regsOutA[14]~I .input_power_up = "low";
defparam \regsOutA[14]~I .input_register_mode = "none";
defparam \regsOutA[14]~I .input_sync_reset = "none";
defparam \regsOutA[14]~I .oe_async_reset = "none";
defparam \regsOutA[14]~I .oe_power_up = "low";
defparam \regsOutA[14]~I .oe_register_mode = "none";
defparam \regsOutA[14]~I .oe_sync_reset = "none";
defparam \regsOutA[14]~I .operation_mode = "output";
defparam \regsOutA[14]~I .output_async_reset = "none";
defparam \regsOutA[14]~I .output_power_up = "low";
defparam \regsOutA[14]~I .output_register_mode = "none";
defparam \regsOutA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[15]~I (
	.datain(\RF1|regsOutA [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[15]));
// synopsys translate_off
defparam \regsOutA[15]~I .input_async_reset = "none";
defparam \regsOutA[15]~I .input_power_up = "low";
defparam \regsOutA[15]~I .input_register_mode = "none";
defparam \regsOutA[15]~I .input_sync_reset = "none";
defparam \regsOutA[15]~I .oe_async_reset = "none";
defparam \regsOutA[15]~I .oe_power_up = "low";
defparam \regsOutA[15]~I .oe_register_mode = "none";
defparam \regsOutA[15]~I .oe_sync_reset = "none";
defparam \regsOutA[15]~I .operation_mode = "output";
defparam \regsOutA[15]~I .output_async_reset = "none";
defparam \regsOutA[15]~I .output_power_up = "low";
defparam \regsOutA[15]~I .output_register_mode = "none";
defparam \regsOutA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[16]~I (
	.datain(\RF1|regsOutA [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[16]));
// synopsys translate_off
defparam \regsOutA[16]~I .input_async_reset = "none";
defparam \regsOutA[16]~I .input_power_up = "low";
defparam \regsOutA[16]~I .input_register_mode = "none";
defparam \regsOutA[16]~I .input_sync_reset = "none";
defparam \regsOutA[16]~I .oe_async_reset = "none";
defparam \regsOutA[16]~I .oe_power_up = "low";
defparam \regsOutA[16]~I .oe_register_mode = "none";
defparam \regsOutA[16]~I .oe_sync_reset = "none";
defparam \regsOutA[16]~I .operation_mode = "output";
defparam \regsOutA[16]~I .output_async_reset = "none";
defparam \regsOutA[16]~I .output_power_up = "low";
defparam \regsOutA[16]~I .output_register_mode = "none";
defparam \regsOutA[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[17]~I (
	.datain(\RF1|regsOutA [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[17]));
// synopsys translate_off
defparam \regsOutA[17]~I .input_async_reset = "none";
defparam \regsOutA[17]~I .input_power_up = "low";
defparam \regsOutA[17]~I .input_register_mode = "none";
defparam \regsOutA[17]~I .input_sync_reset = "none";
defparam \regsOutA[17]~I .oe_async_reset = "none";
defparam \regsOutA[17]~I .oe_power_up = "low";
defparam \regsOutA[17]~I .oe_register_mode = "none";
defparam \regsOutA[17]~I .oe_sync_reset = "none";
defparam \regsOutA[17]~I .operation_mode = "output";
defparam \regsOutA[17]~I .output_async_reset = "none";
defparam \regsOutA[17]~I .output_power_up = "low";
defparam \regsOutA[17]~I .output_register_mode = "none";
defparam \regsOutA[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[18]~I (
	.datain(\RF1|regsOutA [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[18]));
// synopsys translate_off
defparam \regsOutA[18]~I .input_async_reset = "none";
defparam \regsOutA[18]~I .input_power_up = "low";
defparam \regsOutA[18]~I .input_register_mode = "none";
defparam \regsOutA[18]~I .input_sync_reset = "none";
defparam \regsOutA[18]~I .oe_async_reset = "none";
defparam \regsOutA[18]~I .oe_power_up = "low";
defparam \regsOutA[18]~I .oe_register_mode = "none";
defparam \regsOutA[18]~I .oe_sync_reset = "none";
defparam \regsOutA[18]~I .operation_mode = "output";
defparam \regsOutA[18]~I .output_async_reset = "none";
defparam \regsOutA[18]~I .output_power_up = "low";
defparam \regsOutA[18]~I .output_register_mode = "none";
defparam \regsOutA[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[19]~I (
	.datain(\RF1|regsOutA [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[19]));
// synopsys translate_off
defparam \regsOutA[19]~I .input_async_reset = "none";
defparam \regsOutA[19]~I .input_power_up = "low";
defparam \regsOutA[19]~I .input_register_mode = "none";
defparam \regsOutA[19]~I .input_sync_reset = "none";
defparam \regsOutA[19]~I .oe_async_reset = "none";
defparam \regsOutA[19]~I .oe_power_up = "low";
defparam \regsOutA[19]~I .oe_register_mode = "none";
defparam \regsOutA[19]~I .oe_sync_reset = "none";
defparam \regsOutA[19]~I .operation_mode = "output";
defparam \regsOutA[19]~I .output_async_reset = "none";
defparam \regsOutA[19]~I .output_power_up = "low";
defparam \regsOutA[19]~I .output_register_mode = "none";
defparam \regsOutA[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[20]~I (
	.datain(\RF1|regsOutA [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[20]));
// synopsys translate_off
defparam \regsOutA[20]~I .input_async_reset = "none";
defparam \regsOutA[20]~I .input_power_up = "low";
defparam \regsOutA[20]~I .input_register_mode = "none";
defparam \regsOutA[20]~I .input_sync_reset = "none";
defparam \regsOutA[20]~I .oe_async_reset = "none";
defparam \regsOutA[20]~I .oe_power_up = "low";
defparam \regsOutA[20]~I .oe_register_mode = "none";
defparam \regsOutA[20]~I .oe_sync_reset = "none";
defparam \regsOutA[20]~I .operation_mode = "output";
defparam \regsOutA[20]~I .output_async_reset = "none";
defparam \regsOutA[20]~I .output_power_up = "low";
defparam \regsOutA[20]~I .output_register_mode = "none";
defparam \regsOutA[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[21]~I (
	.datain(\RF1|regsOutA [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[21]));
// synopsys translate_off
defparam \regsOutA[21]~I .input_async_reset = "none";
defparam \regsOutA[21]~I .input_power_up = "low";
defparam \regsOutA[21]~I .input_register_mode = "none";
defparam \regsOutA[21]~I .input_sync_reset = "none";
defparam \regsOutA[21]~I .oe_async_reset = "none";
defparam \regsOutA[21]~I .oe_power_up = "low";
defparam \regsOutA[21]~I .oe_register_mode = "none";
defparam \regsOutA[21]~I .oe_sync_reset = "none";
defparam \regsOutA[21]~I .operation_mode = "output";
defparam \regsOutA[21]~I .output_async_reset = "none";
defparam \regsOutA[21]~I .output_power_up = "low";
defparam \regsOutA[21]~I .output_register_mode = "none";
defparam \regsOutA[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[22]~I (
	.datain(\RF1|regsOutA [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[22]));
// synopsys translate_off
defparam \regsOutA[22]~I .input_async_reset = "none";
defparam \regsOutA[22]~I .input_power_up = "low";
defparam \regsOutA[22]~I .input_register_mode = "none";
defparam \regsOutA[22]~I .input_sync_reset = "none";
defparam \regsOutA[22]~I .oe_async_reset = "none";
defparam \regsOutA[22]~I .oe_power_up = "low";
defparam \regsOutA[22]~I .oe_register_mode = "none";
defparam \regsOutA[22]~I .oe_sync_reset = "none";
defparam \regsOutA[22]~I .operation_mode = "output";
defparam \regsOutA[22]~I .output_async_reset = "none";
defparam \regsOutA[22]~I .output_power_up = "low";
defparam \regsOutA[22]~I .output_register_mode = "none";
defparam \regsOutA[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[23]~I (
	.datain(\RF1|regsOutA [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[23]));
// synopsys translate_off
defparam \regsOutA[23]~I .input_async_reset = "none";
defparam \regsOutA[23]~I .input_power_up = "low";
defparam \regsOutA[23]~I .input_register_mode = "none";
defparam \regsOutA[23]~I .input_sync_reset = "none";
defparam \regsOutA[23]~I .oe_async_reset = "none";
defparam \regsOutA[23]~I .oe_power_up = "low";
defparam \regsOutA[23]~I .oe_register_mode = "none";
defparam \regsOutA[23]~I .oe_sync_reset = "none";
defparam \regsOutA[23]~I .operation_mode = "output";
defparam \regsOutA[23]~I .output_async_reset = "none";
defparam \regsOutA[23]~I .output_power_up = "low";
defparam \regsOutA[23]~I .output_register_mode = "none";
defparam \regsOutA[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[24]~I (
	.datain(\RF1|regsOutA [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[24]));
// synopsys translate_off
defparam \regsOutA[24]~I .input_async_reset = "none";
defparam \regsOutA[24]~I .input_power_up = "low";
defparam \regsOutA[24]~I .input_register_mode = "none";
defparam \regsOutA[24]~I .input_sync_reset = "none";
defparam \regsOutA[24]~I .oe_async_reset = "none";
defparam \regsOutA[24]~I .oe_power_up = "low";
defparam \regsOutA[24]~I .oe_register_mode = "none";
defparam \regsOutA[24]~I .oe_sync_reset = "none";
defparam \regsOutA[24]~I .operation_mode = "output";
defparam \regsOutA[24]~I .output_async_reset = "none";
defparam \regsOutA[24]~I .output_power_up = "low";
defparam \regsOutA[24]~I .output_register_mode = "none";
defparam \regsOutA[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[25]~I (
	.datain(\RF1|regsOutA [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[25]));
// synopsys translate_off
defparam \regsOutA[25]~I .input_async_reset = "none";
defparam \regsOutA[25]~I .input_power_up = "low";
defparam \regsOutA[25]~I .input_register_mode = "none";
defparam \regsOutA[25]~I .input_sync_reset = "none";
defparam \regsOutA[25]~I .oe_async_reset = "none";
defparam \regsOutA[25]~I .oe_power_up = "low";
defparam \regsOutA[25]~I .oe_register_mode = "none";
defparam \regsOutA[25]~I .oe_sync_reset = "none";
defparam \regsOutA[25]~I .operation_mode = "output";
defparam \regsOutA[25]~I .output_async_reset = "none";
defparam \regsOutA[25]~I .output_power_up = "low";
defparam \regsOutA[25]~I .output_register_mode = "none";
defparam \regsOutA[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[26]~I (
	.datain(\RF1|regsOutA [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[26]));
// synopsys translate_off
defparam \regsOutA[26]~I .input_async_reset = "none";
defparam \regsOutA[26]~I .input_power_up = "low";
defparam \regsOutA[26]~I .input_register_mode = "none";
defparam \regsOutA[26]~I .input_sync_reset = "none";
defparam \regsOutA[26]~I .oe_async_reset = "none";
defparam \regsOutA[26]~I .oe_power_up = "low";
defparam \regsOutA[26]~I .oe_register_mode = "none";
defparam \regsOutA[26]~I .oe_sync_reset = "none";
defparam \regsOutA[26]~I .operation_mode = "output";
defparam \regsOutA[26]~I .output_async_reset = "none";
defparam \regsOutA[26]~I .output_power_up = "low";
defparam \regsOutA[26]~I .output_register_mode = "none";
defparam \regsOutA[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[27]~I (
	.datain(\RF1|regsOutA [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[27]));
// synopsys translate_off
defparam \regsOutA[27]~I .input_async_reset = "none";
defparam \regsOutA[27]~I .input_power_up = "low";
defparam \regsOutA[27]~I .input_register_mode = "none";
defparam \regsOutA[27]~I .input_sync_reset = "none";
defparam \regsOutA[27]~I .oe_async_reset = "none";
defparam \regsOutA[27]~I .oe_power_up = "low";
defparam \regsOutA[27]~I .oe_register_mode = "none";
defparam \regsOutA[27]~I .oe_sync_reset = "none";
defparam \regsOutA[27]~I .operation_mode = "output";
defparam \regsOutA[27]~I .output_async_reset = "none";
defparam \regsOutA[27]~I .output_power_up = "low";
defparam \regsOutA[27]~I .output_register_mode = "none";
defparam \regsOutA[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[28]~I (
	.datain(\RF1|regsOutA [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[28]));
// synopsys translate_off
defparam \regsOutA[28]~I .input_async_reset = "none";
defparam \regsOutA[28]~I .input_power_up = "low";
defparam \regsOutA[28]~I .input_register_mode = "none";
defparam \regsOutA[28]~I .input_sync_reset = "none";
defparam \regsOutA[28]~I .oe_async_reset = "none";
defparam \regsOutA[28]~I .oe_power_up = "low";
defparam \regsOutA[28]~I .oe_register_mode = "none";
defparam \regsOutA[28]~I .oe_sync_reset = "none";
defparam \regsOutA[28]~I .operation_mode = "output";
defparam \regsOutA[28]~I .output_async_reset = "none";
defparam \regsOutA[28]~I .output_power_up = "low";
defparam \regsOutA[28]~I .output_register_mode = "none";
defparam \regsOutA[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[29]~I (
	.datain(\RF1|regsOutA [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[29]));
// synopsys translate_off
defparam \regsOutA[29]~I .input_async_reset = "none";
defparam \regsOutA[29]~I .input_power_up = "low";
defparam \regsOutA[29]~I .input_register_mode = "none";
defparam \regsOutA[29]~I .input_sync_reset = "none";
defparam \regsOutA[29]~I .oe_async_reset = "none";
defparam \regsOutA[29]~I .oe_power_up = "low";
defparam \regsOutA[29]~I .oe_register_mode = "none";
defparam \regsOutA[29]~I .oe_sync_reset = "none";
defparam \regsOutA[29]~I .operation_mode = "output";
defparam \regsOutA[29]~I .output_async_reset = "none";
defparam \regsOutA[29]~I .output_power_up = "low";
defparam \regsOutA[29]~I .output_register_mode = "none";
defparam \regsOutA[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[30]~I (
	.datain(\RF1|regsOutA [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[30]));
// synopsys translate_off
defparam \regsOutA[30]~I .input_async_reset = "none";
defparam \regsOutA[30]~I .input_power_up = "low";
defparam \regsOutA[30]~I .input_register_mode = "none";
defparam \regsOutA[30]~I .input_sync_reset = "none";
defparam \regsOutA[30]~I .oe_async_reset = "none";
defparam \regsOutA[30]~I .oe_power_up = "low";
defparam \regsOutA[30]~I .oe_register_mode = "none";
defparam \regsOutA[30]~I .oe_sync_reset = "none";
defparam \regsOutA[30]~I .operation_mode = "output";
defparam \regsOutA[30]~I .output_async_reset = "none";
defparam \regsOutA[30]~I .output_power_up = "low";
defparam \regsOutA[30]~I .output_register_mode = "none";
defparam \regsOutA[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutA[31]~I (
	.datain(\RF1|regsOutA [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutA[31]));
// synopsys translate_off
defparam \regsOutA[31]~I .input_async_reset = "none";
defparam \regsOutA[31]~I .input_power_up = "low";
defparam \regsOutA[31]~I .input_register_mode = "none";
defparam \regsOutA[31]~I .input_sync_reset = "none";
defparam \regsOutA[31]~I .oe_async_reset = "none";
defparam \regsOutA[31]~I .oe_power_up = "low";
defparam \regsOutA[31]~I .oe_register_mode = "none";
defparam \regsOutA[31]~I .oe_sync_reset = "none";
defparam \regsOutA[31]~I .operation_mode = "output";
defparam \regsOutA[31]~I .output_async_reset = "none";
defparam \regsOutA[31]~I .output_power_up = "low";
defparam \regsOutA[31]~I .output_register_mode = "none";
defparam \regsOutA[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[0]~I (
	.datain(\mux1|muxOut[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[0]));
// synopsys translate_off
defparam \mux1Out[0]~I .input_async_reset = "none";
defparam \mux1Out[0]~I .input_power_up = "low";
defparam \mux1Out[0]~I .input_register_mode = "none";
defparam \mux1Out[0]~I .input_sync_reset = "none";
defparam \mux1Out[0]~I .oe_async_reset = "none";
defparam \mux1Out[0]~I .oe_power_up = "low";
defparam \mux1Out[0]~I .oe_register_mode = "none";
defparam \mux1Out[0]~I .oe_sync_reset = "none";
defparam \mux1Out[0]~I .operation_mode = "output";
defparam \mux1Out[0]~I .output_async_reset = "none";
defparam \mux1Out[0]~I .output_power_up = "low";
defparam \mux1Out[0]~I .output_register_mode = "none";
defparam \mux1Out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[1]~I (
	.datain(\mux1|muxOut[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[1]));
// synopsys translate_off
defparam \mux1Out[1]~I .input_async_reset = "none";
defparam \mux1Out[1]~I .input_power_up = "low";
defparam \mux1Out[1]~I .input_register_mode = "none";
defparam \mux1Out[1]~I .input_sync_reset = "none";
defparam \mux1Out[1]~I .oe_async_reset = "none";
defparam \mux1Out[1]~I .oe_power_up = "low";
defparam \mux1Out[1]~I .oe_register_mode = "none";
defparam \mux1Out[1]~I .oe_sync_reset = "none";
defparam \mux1Out[1]~I .operation_mode = "output";
defparam \mux1Out[1]~I .output_async_reset = "none";
defparam \mux1Out[1]~I .output_power_up = "low";
defparam \mux1Out[1]~I .output_register_mode = "none";
defparam \mux1Out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[2]~I (
	.datain(\mux1|muxOut[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[2]));
// synopsys translate_off
defparam \mux1Out[2]~I .input_async_reset = "none";
defparam \mux1Out[2]~I .input_power_up = "low";
defparam \mux1Out[2]~I .input_register_mode = "none";
defparam \mux1Out[2]~I .input_sync_reset = "none";
defparam \mux1Out[2]~I .oe_async_reset = "none";
defparam \mux1Out[2]~I .oe_power_up = "low";
defparam \mux1Out[2]~I .oe_register_mode = "none";
defparam \mux1Out[2]~I .oe_sync_reset = "none";
defparam \mux1Out[2]~I .operation_mode = "output";
defparam \mux1Out[2]~I .output_async_reset = "none";
defparam \mux1Out[2]~I .output_power_up = "low";
defparam \mux1Out[2]~I .output_register_mode = "none";
defparam \mux1Out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[3]~I (
	.datain(\mux1|muxOut[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[3]));
// synopsys translate_off
defparam \mux1Out[3]~I .input_async_reset = "none";
defparam \mux1Out[3]~I .input_power_up = "low";
defparam \mux1Out[3]~I .input_register_mode = "none";
defparam \mux1Out[3]~I .input_sync_reset = "none";
defparam \mux1Out[3]~I .oe_async_reset = "none";
defparam \mux1Out[3]~I .oe_power_up = "low";
defparam \mux1Out[3]~I .oe_register_mode = "none";
defparam \mux1Out[3]~I .oe_sync_reset = "none";
defparam \mux1Out[3]~I .operation_mode = "output";
defparam \mux1Out[3]~I .output_async_reset = "none";
defparam \mux1Out[3]~I .output_power_up = "low";
defparam \mux1Out[3]~I .output_register_mode = "none";
defparam \mux1Out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[4]~I (
	.datain(\mux1|muxOut[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[4]));
// synopsys translate_off
defparam \mux1Out[4]~I .input_async_reset = "none";
defparam \mux1Out[4]~I .input_power_up = "low";
defparam \mux1Out[4]~I .input_register_mode = "none";
defparam \mux1Out[4]~I .input_sync_reset = "none";
defparam \mux1Out[4]~I .oe_async_reset = "none";
defparam \mux1Out[4]~I .oe_power_up = "low";
defparam \mux1Out[4]~I .oe_register_mode = "none";
defparam \mux1Out[4]~I .oe_sync_reset = "none";
defparam \mux1Out[4]~I .operation_mode = "output";
defparam \mux1Out[4]~I .output_async_reset = "none";
defparam \mux1Out[4]~I .output_power_up = "low";
defparam \mux1Out[4]~I .output_register_mode = "none";
defparam \mux1Out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[5]~I (
	.datain(\mux1|muxOut[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[5]));
// synopsys translate_off
defparam \mux1Out[5]~I .input_async_reset = "none";
defparam \mux1Out[5]~I .input_power_up = "low";
defparam \mux1Out[5]~I .input_register_mode = "none";
defparam \mux1Out[5]~I .input_sync_reset = "none";
defparam \mux1Out[5]~I .oe_async_reset = "none";
defparam \mux1Out[5]~I .oe_power_up = "low";
defparam \mux1Out[5]~I .oe_register_mode = "none";
defparam \mux1Out[5]~I .oe_sync_reset = "none";
defparam \mux1Out[5]~I .operation_mode = "output";
defparam \mux1Out[5]~I .output_async_reset = "none";
defparam \mux1Out[5]~I .output_power_up = "low";
defparam \mux1Out[5]~I .output_register_mode = "none";
defparam \mux1Out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[6]~I (
	.datain(\mux1|muxOut[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[6]));
// synopsys translate_off
defparam \mux1Out[6]~I .input_async_reset = "none";
defparam \mux1Out[6]~I .input_power_up = "low";
defparam \mux1Out[6]~I .input_register_mode = "none";
defparam \mux1Out[6]~I .input_sync_reset = "none";
defparam \mux1Out[6]~I .oe_async_reset = "none";
defparam \mux1Out[6]~I .oe_power_up = "low";
defparam \mux1Out[6]~I .oe_register_mode = "none";
defparam \mux1Out[6]~I .oe_sync_reset = "none";
defparam \mux1Out[6]~I .operation_mode = "output";
defparam \mux1Out[6]~I .output_async_reset = "none";
defparam \mux1Out[6]~I .output_power_up = "low";
defparam \mux1Out[6]~I .output_register_mode = "none";
defparam \mux1Out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[7]~I (
	.datain(\mux1|muxOut[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[7]));
// synopsys translate_off
defparam \mux1Out[7]~I .input_async_reset = "none";
defparam \mux1Out[7]~I .input_power_up = "low";
defparam \mux1Out[7]~I .input_register_mode = "none";
defparam \mux1Out[7]~I .input_sync_reset = "none";
defparam \mux1Out[7]~I .oe_async_reset = "none";
defparam \mux1Out[7]~I .oe_power_up = "low";
defparam \mux1Out[7]~I .oe_register_mode = "none";
defparam \mux1Out[7]~I .oe_sync_reset = "none";
defparam \mux1Out[7]~I .operation_mode = "output";
defparam \mux1Out[7]~I .output_async_reset = "none";
defparam \mux1Out[7]~I .output_power_up = "low";
defparam \mux1Out[7]~I .output_register_mode = "none";
defparam \mux1Out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[8]~I (
	.datain(\mux1|muxOut[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[8]));
// synopsys translate_off
defparam \mux1Out[8]~I .input_async_reset = "none";
defparam \mux1Out[8]~I .input_power_up = "low";
defparam \mux1Out[8]~I .input_register_mode = "none";
defparam \mux1Out[8]~I .input_sync_reset = "none";
defparam \mux1Out[8]~I .oe_async_reset = "none";
defparam \mux1Out[8]~I .oe_power_up = "low";
defparam \mux1Out[8]~I .oe_register_mode = "none";
defparam \mux1Out[8]~I .oe_sync_reset = "none";
defparam \mux1Out[8]~I .operation_mode = "output";
defparam \mux1Out[8]~I .output_async_reset = "none";
defparam \mux1Out[8]~I .output_power_up = "low";
defparam \mux1Out[8]~I .output_register_mode = "none";
defparam \mux1Out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[9]~I (
	.datain(\mux1|muxOut[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[9]));
// synopsys translate_off
defparam \mux1Out[9]~I .input_async_reset = "none";
defparam \mux1Out[9]~I .input_power_up = "low";
defparam \mux1Out[9]~I .input_register_mode = "none";
defparam \mux1Out[9]~I .input_sync_reset = "none";
defparam \mux1Out[9]~I .oe_async_reset = "none";
defparam \mux1Out[9]~I .oe_power_up = "low";
defparam \mux1Out[9]~I .oe_register_mode = "none";
defparam \mux1Out[9]~I .oe_sync_reset = "none";
defparam \mux1Out[9]~I .operation_mode = "output";
defparam \mux1Out[9]~I .output_async_reset = "none";
defparam \mux1Out[9]~I .output_power_up = "low";
defparam \mux1Out[9]~I .output_register_mode = "none";
defparam \mux1Out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[10]~I (
	.datain(\mux1|muxOut[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[10]));
// synopsys translate_off
defparam \mux1Out[10]~I .input_async_reset = "none";
defparam \mux1Out[10]~I .input_power_up = "low";
defparam \mux1Out[10]~I .input_register_mode = "none";
defparam \mux1Out[10]~I .input_sync_reset = "none";
defparam \mux1Out[10]~I .oe_async_reset = "none";
defparam \mux1Out[10]~I .oe_power_up = "low";
defparam \mux1Out[10]~I .oe_register_mode = "none";
defparam \mux1Out[10]~I .oe_sync_reset = "none";
defparam \mux1Out[10]~I .operation_mode = "output";
defparam \mux1Out[10]~I .output_async_reset = "none";
defparam \mux1Out[10]~I .output_power_up = "low";
defparam \mux1Out[10]~I .output_register_mode = "none";
defparam \mux1Out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[11]~I (
	.datain(\mux1|muxOut[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[11]));
// synopsys translate_off
defparam \mux1Out[11]~I .input_async_reset = "none";
defparam \mux1Out[11]~I .input_power_up = "low";
defparam \mux1Out[11]~I .input_register_mode = "none";
defparam \mux1Out[11]~I .input_sync_reset = "none";
defparam \mux1Out[11]~I .oe_async_reset = "none";
defparam \mux1Out[11]~I .oe_power_up = "low";
defparam \mux1Out[11]~I .oe_register_mode = "none";
defparam \mux1Out[11]~I .oe_sync_reset = "none";
defparam \mux1Out[11]~I .operation_mode = "output";
defparam \mux1Out[11]~I .output_async_reset = "none";
defparam \mux1Out[11]~I .output_power_up = "low";
defparam \mux1Out[11]~I .output_register_mode = "none";
defparam \mux1Out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[12]~I (
	.datain(\mux1|muxOut[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[12]));
// synopsys translate_off
defparam \mux1Out[12]~I .input_async_reset = "none";
defparam \mux1Out[12]~I .input_power_up = "low";
defparam \mux1Out[12]~I .input_register_mode = "none";
defparam \mux1Out[12]~I .input_sync_reset = "none";
defparam \mux1Out[12]~I .oe_async_reset = "none";
defparam \mux1Out[12]~I .oe_power_up = "low";
defparam \mux1Out[12]~I .oe_register_mode = "none";
defparam \mux1Out[12]~I .oe_sync_reset = "none";
defparam \mux1Out[12]~I .operation_mode = "output";
defparam \mux1Out[12]~I .output_async_reset = "none";
defparam \mux1Out[12]~I .output_power_up = "low";
defparam \mux1Out[12]~I .output_register_mode = "none";
defparam \mux1Out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[13]~I (
	.datain(\mux1|muxOut[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[13]));
// synopsys translate_off
defparam \mux1Out[13]~I .input_async_reset = "none";
defparam \mux1Out[13]~I .input_power_up = "low";
defparam \mux1Out[13]~I .input_register_mode = "none";
defparam \mux1Out[13]~I .input_sync_reset = "none";
defparam \mux1Out[13]~I .oe_async_reset = "none";
defparam \mux1Out[13]~I .oe_power_up = "low";
defparam \mux1Out[13]~I .oe_register_mode = "none";
defparam \mux1Out[13]~I .oe_sync_reset = "none";
defparam \mux1Out[13]~I .operation_mode = "output";
defparam \mux1Out[13]~I .output_async_reset = "none";
defparam \mux1Out[13]~I .output_power_up = "low";
defparam \mux1Out[13]~I .output_register_mode = "none";
defparam \mux1Out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[14]~I (
	.datain(\mux1|muxOut[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[14]));
// synopsys translate_off
defparam \mux1Out[14]~I .input_async_reset = "none";
defparam \mux1Out[14]~I .input_power_up = "low";
defparam \mux1Out[14]~I .input_register_mode = "none";
defparam \mux1Out[14]~I .input_sync_reset = "none";
defparam \mux1Out[14]~I .oe_async_reset = "none";
defparam \mux1Out[14]~I .oe_power_up = "low";
defparam \mux1Out[14]~I .oe_register_mode = "none";
defparam \mux1Out[14]~I .oe_sync_reset = "none";
defparam \mux1Out[14]~I .operation_mode = "output";
defparam \mux1Out[14]~I .output_async_reset = "none";
defparam \mux1Out[14]~I .output_power_up = "low";
defparam \mux1Out[14]~I .output_register_mode = "none";
defparam \mux1Out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[15]~I (
	.datain(\mux1|muxOut[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[15]));
// synopsys translate_off
defparam \mux1Out[15]~I .input_async_reset = "none";
defparam \mux1Out[15]~I .input_power_up = "low";
defparam \mux1Out[15]~I .input_register_mode = "none";
defparam \mux1Out[15]~I .input_sync_reset = "none";
defparam \mux1Out[15]~I .oe_async_reset = "none";
defparam \mux1Out[15]~I .oe_power_up = "low";
defparam \mux1Out[15]~I .oe_register_mode = "none";
defparam \mux1Out[15]~I .oe_sync_reset = "none";
defparam \mux1Out[15]~I .operation_mode = "output";
defparam \mux1Out[15]~I .output_async_reset = "none";
defparam \mux1Out[15]~I .output_power_up = "low";
defparam \mux1Out[15]~I .output_register_mode = "none";
defparam \mux1Out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[16]~I (
	.datain(\mux1|muxOut[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[16]));
// synopsys translate_off
defparam \mux1Out[16]~I .input_async_reset = "none";
defparam \mux1Out[16]~I .input_power_up = "low";
defparam \mux1Out[16]~I .input_register_mode = "none";
defparam \mux1Out[16]~I .input_sync_reset = "none";
defparam \mux1Out[16]~I .oe_async_reset = "none";
defparam \mux1Out[16]~I .oe_power_up = "low";
defparam \mux1Out[16]~I .oe_register_mode = "none";
defparam \mux1Out[16]~I .oe_sync_reset = "none";
defparam \mux1Out[16]~I .operation_mode = "output";
defparam \mux1Out[16]~I .output_async_reset = "none";
defparam \mux1Out[16]~I .output_power_up = "low";
defparam \mux1Out[16]~I .output_register_mode = "none";
defparam \mux1Out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[17]~I (
	.datain(\mux1|muxOut[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[17]));
// synopsys translate_off
defparam \mux1Out[17]~I .input_async_reset = "none";
defparam \mux1Out[17]~I .input_power_up = "low";
defparam \mux1Out[17]~I .input_register_mode = "none";
defparam \mux1Out[17]~I .input_sync_reset = "none";
defparam \mux1Out[17]~I .oe_async_reset = "none";
defparam \mux1Out[17]~I .oe_power_up = "low";
defparam \mux1Out[17]~I .oe_register_mode = "none";
defparam \mux1Out[17]~I .oe_sync_reset = "none";
defparam \mux1Out[17]~I .operation_mode = "output";
defparam \mux1Out[17]~I .output_async_reset = "none";
defparam \mux1Out[17]~I .output_power_up = "low";
defparam \mux1Out[17]~I .output_register_mode = "none";
defparam \mux1Out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[18]~I (
	.datain(\mux1|muxOut[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[18]));
// synopsys translate_off
defparam \mux1Out[18]~I .input_async_reset = "none";
defparam \mux1Out[18]~I .input_power_up = "low";
defparam \mux1Out[18]~I .input_register_mode = "none";
defparam \mux1Out[18]~I .input_sync_reset = "none";
defparam \mux1Out[18]~I .oe_async_reset = "none";
defparam \mux1Out[18]~I .oe_power_up = "low";
defparam \mux1Out[18]~I .oe_register_mode = "none";
defparam \mux1Out[18]~I .oe_sync_reset = "none";
defparam \mux1Out[18]~I .operation_mode = "output";
defparam \mux1Out[18]~I .output_async_reset = "none";
defparam \mux1Out[18]~I .output_power_up = "low";
defparam \mux1Out[18]~I .output_register_mode = "none";
defparam \mux1Out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[19]~I (
	.datain(\mux1|muxOut[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[19]));
// synopsys translate_off
defparam \mux1Out[19]~I .input_async_reset = "none";
defparam \mux1Out[19]~I .input_power_up = "low";
defparam \mux1Out[19]~I .input_register_mode = "none";
defparam \mux1Out[19]~I .input_sync_reset = "none";
defparam \mux1Out[19]~I .oe_async_reset = "none";
defparam \mux1Out[19]~I .oe_power_up = "low";
defparam \mux1Out[19]~I .oe_register_mode = "none";
defparam \mux1Out[19]~I .oe_sync_reset = "none";
defparam \mux1Out[19]~I .operation_mode = "output";
defparam \mux1Out[19]~I .output_async_reset = "none";
defparam \mux1Out[19]~I .output_power_up = "low";
defparam \mux1Out[19]~I .output_register_mode = "none";
defparam \mux1Out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[20]~I (
	.datain(\mux1|muxOut[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[20]));
// synopsys translate_off
defparam \mux1Out[20]~I .input_async_reset = "none";
defparam \mux1Out[20]~I .input_power_up = "low";
defparam \mux1Out[20]~I .input_register_mode = "none";
defparam \mux1Out[20]~I .input_sync_reset = "none";
defparam \mux1Out[20]~I .oe_async_reset = "none";
defparam \mux1Out[20]~I .oe_power_up = "low";
defparam \mux1Out[20]~I .oe_register_mode = "none";
defparam \mux1Out[20]~I .oe_sync_reset = "none";
defparam \mux1Out[20]~I .operation_mode = "output";
defparam \mux1Out[20]~I .output_async_reset = "none";
defparam \mux1Out[20]~I .output_power_up = "low";
defparam \mux1Out[20]~I .output_register_mode = "none";
defparam \mux1Out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[21]~I (
	.datain(\mux1|muxOut[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[21]));
// synopsys translate_off
defparam \mux1Out[21]~I .input_async_reset = "none";
defparam \mux1Out[21]~I .input_power_up = "low";
defparam \mux1Out[21]~I .input_register_mode = "none";
defparam \mux1Out[21]~I .input_sync_reset = "none";
defparam \mux1Out[21]~I .oe_async_reset = "none";
defparam \mux1Out[21]~I .oe_power_up = "low";
defparam \mux1Out[21]~I .oe_register_mode = "none";
defparam \mux1Out[21]~I .oe_sync_reset = "none";
defparam \mux1Out[21]~I .operation_mode = "output";
defparam \mux1Out[21]~I .output_async_reset = "none";
defparam \mux1Out[21]~I .output_power_up = "low";
defparam \mux1Out[21]~I .output_register_mode = "none";
defparam \mux1Out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[22]~I (
	.datain(\mux1|muxOut[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[22]));
// synopsys translate_off
defparam \mux1Out[22]~I .input_async_reset = "none";
defparam \mux1Out[22]~I .input_power_up = "low";
defparam \mux1Out[22]~I .input_register_mode = "none";
defparam \mux1Out[22]~I .input_sync_reset = "none";
defparam \mux1Out[22]~I .oe_async_reset = "none";
defparam \mux1Out[22]~I .oe_power_up = "low";
defparam \mux1Out[22]~I .oe_register_mode = "none";
defparam \mux1Out[22]~I .oe_sync_reset = "none";
defparam \mux1Out[22]~I .operation_mode = "output";
defparam \mux1Out[22]~I .output_async_reset = "none";
defparam \mux1Out[22]~I .output_power_up = "low";
defparam \mux1Out[22]~I .output_register_mode = "none";
defparam \mux1Out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[23]~I (
	.datain(\mux1|muxOut[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[23]));
// synopsys translate_off
defparam \mux1Out[23]~I .input_async_reset = "none";
defparam \mux1Out[23]~I .input_power_up = "low";
defparam \mux1Out[23]~I .input_register_mode = "none";
defparam \mux1Out[23]~I .input_sync_reset = "none";
defparam \mux1Out[23]~I .oe_async_reset = "none";
defparam \mux1Out[23]~I .oe_power_up = "low";
defparam \mux1Out[23]~I .oe_register_mode = "none";
defparam \mux1Out[23]~I .oe_sync_reset = "none";
defparam \mux1Out[23]~I .operation_mode = "output";
defparam \mux1Out[23]~I .output_async_reset = "none";
defparam \mux1Out[23]~I .output_power_up = "low";
defparam \mux1Out[23]~I .output_register_mode = "none";
defparam \mux1Out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[24]~I (
	.datain(\mux1|muxOut[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[24]));
// synopsys translate_off
defparam \mux1Out[24]~I .input_async_reset = "none";
defparam \mux1Out[24]~I .input_power_up = "low";
defparam \mux1Out[24]~I .input_register_mode = "none";
defparam \mux1Out[24]~I .input_sync_reset = "none";
defparam \mux1Out[24]~I .oe_async_reset = "none";
defparam \mux1Out[24]~I .oe_power_up = "low";
defparam \mux1Out[24]~I .oe_register_mode = "none";
defparam \mux1Out[24]~I .oe_sync_reset = "none";
defparam \mux1Out[24]~I .operation_mode = "output";
defparam \mux1Out[24]~I .output_async_reset = "none";
defparam \mux1Out[24]~I .output_power_up = "low";
defparam \mux1Out[24]~I .output_register_mode = "none";
defparam \mux1Out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[25]~I (
	.datain(\mux1|muxOut[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[25]));
// synopsys translate_off
defparam \mux1Out[25]~I .input_async_reset = "none";
defparam \mux1Out[25]~I .input_power_up = "low";
defparam \mux1Out[25]~I .input_register_mode = "none";
defparam \mux1Out[25]~I .input_sync_reset = "none";
defparam \mux1Out[25]~I .oe_async_reset = "none";
defparam \mux1Out[25]~I .oe_power_up = "low";
defparam \mux1Out[25]~I .oe_register_mode = "none";
defparam \mux1Out[25]~I .oe_sync_reset = "none";
defparam \mux1Out[25]~I .operation_mode = "output";
defparam \mux1Out[25]~I .output_async_reset = "none";
defparam \mux1Out[25]~I .output_power_up = "low";
defparam \mux1Out[25]~I .output_register_mode = "none";
defparam \mux1Out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[26]~I (
	.datain(\mux1|muxOut[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[26]));
// synopsys translate_off
defparam \mux1Out[26]~I .input_async_reset = "none";
defparam \mux1Out[26]~I .input_power_up = "low";
defparam \mux1Out[26]~I .input_register_mode = "none";
defparam \mux1Out[26]~I .input_sync_reset = "none";
defparam \mux1Out[26]~I .oe_async_reset = "none";
defparam \mux1Out[26]~I .oe_power_up = "low";
defparam \mux1Out[26]~I .oe_register_mode = "none";
defparam \mux1Out[26]~I .oe_sync_reset = "none";
defparam \mux1Out[26]~I .operation_mode = "output";
defparam \mux1Out[26]~I .output_async_reset = "none";
defparam \mux1Out[26]~I .output_power_up = "low";
defparam \mux1Out[26]~I .output_register_mode = "none";
defparam \mux1Out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[27]~I (
	.datain(\mux1|muxOut[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[27]));
// synopsys translate_off
defparam \mux1Out[27]~I .input_async_reset = "none";
defparam \mux1Out[27]~I .input_power_up = "low";
defparam \mux1Out[27]~I .input_register_mode = "none";
defparam \mux1Out[27]~I .input_sync_reset = "none";
defparam \mux1Out[27]~I .oe_async_reset = "none";
defparam \mux1Out[27]~I .oe_power_up = "low";
defparam \mux1Out[27]~I .oe_register_mode = "none";
defparam \mux1Out[27]~I .oe_sync_reset = "none";
defparam \mux1Out[27]~I .operation_mode = "output";
defparam \mux1Out[27]~I .output_async_reset = "none";
defparam \mux1Out[27]~I .output_power_up = "low";
defparam \mux1Out[27]~I .output_register_mode = "none";
defparam \mux1Out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[28]~I (
	.datain(\mux1|muxOut[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[28]));
// synopsys translate_off
defparam \mux1Out[28]~I .input_async_reset = "none";
defparam \mux1Out[28]~I .input_power_up = "low";
defparam \mux1Out[28]~I .input_register_mode = "none";
defparam \mux1Out[28]~I .input_sync_reset = "none";
defparam \mux1Out[28]~I .oe_async_reset = "none";
defparam \mux1Out[28]~I .oe_power_up = "low";
defparam \mux1Out[28]~I .oe_register_mode = "none";
defparam \mux1Out[28]~I .oe_sync_reset = "none";
defparam \mux1Out[28]~I .operation_mode = "output";
defparam \mux1Out[28]~I .output_async_reset = "none";
defparam \mux1Out[28]~I .output_power_up = "low";
defparam \mux1Out[28]~I .output_register_mode = "none";
defparam \mux1Out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[29]~I (
	.datain(\mux1|muxOut[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[29]));
// synopsys translate_off
defparam \mux1Out[29]~I .input_async_reset = "none";
defparam \mux1Out[29]~I .input_power_up = "low";
defparam \mux1Out[29]~I .input_register_mode = "none";
defparam \mux1Out[29]~I .input_sync_reset = "none";
defparam \mux1Out[29]~I .oe_async_reset = "none";
defparam \mux1Out[29]~I .oe_power_up = "low";
defparam \mux1Out[29]~I .oe_register_mode = "none";
defparam \mux1Out[29]~I .oe_sync_reset = "none";
defparam \mux1Out[29]~I .operation_mode = "output";
defparam \mux1Out[29]~I .output_async_reset = "none";
defparam \mux1Out[29]~I .output_power_up = "low";
defparam \mux1Out[29]~I .output_register_mode = "none";
defparam \mux1Out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[30]~I (
	.datain(\mux1|muxOut[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[30]));
// synopsys translate_off
defparam \mux1Out[30]~I .input_async_reset = "none";
defparam \mux1Out[30]~I .input_power_up = "low";
defparam \mux1Out[30]~I .input_register_mode = "none";
defparam \mux1Out[30]~I .input_sync_reset = "none";
defparam \mux1Out[30]~I .oe_async_reset = "none";
defparam \mux1Out[30]~I .oe_power_up = "low";
defparam \mux1Out[30]~I .oe_register_mode = "none";
defparam \mux1Out[30]~I .oe_sync_reset = "none";
defparam \mux1Out[30]~I .operation_mode = "output";
defparam \mux1Out[30]~I .output_async_reset = "none";
defparam \mux1Out[30]~I .output_power_up = "low";
defparam \mux1Out[30]~I .output_register_mode = "none";
defparam \mux1Out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1Out[31]~I (
	.datain(\mux1|muxOut[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1Out[31]));
// synopsys translate_off
defparam \mux1Out[31]~I .input_async_reset = "none";
defparam \mux1Out[31]~I .input_power_up = "low";
defparam \mux1Out[31]~I .input_register_mode = "none";
defparam \mux1Out[31]~I .input_sync_reset = "none";
defparam \mux1Out[31]~I .oe_async_reset = "none";
defparam \mux1Out[31]~I .oe_power_up = "low";
defparam \mux1Out[31]~I .oe_register_mode = "none";
defparam \mux1Out[31]~I .oe_sync_reset = "none";
defparam \mux1Out[31]~I .operation_mode = "output";
defparam \mux1Out[31]~I .output_async_reset = "none";
defparam \mux1Out[31]~I .output_power_up = "low";
defparam \mux1Out[31]~I .output_register_mode = "none";
defparam \mux1Out[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[0]~I (
	.datain(\RF1|regsOutB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[0]));
// synopsys translate_off
defparam \regsOutB[0]~I .input_async_reset = "none";
defparam \regsOutB[0]~I .input_power_up = "low";
defparam \regsOutB[0]~I .input_register_mode = "none";
defparam \regsOutB[0]~I .input_sync_reset = "none";
defparam \regsOutB[0]~I .oe_async_reset = "none";
defparam \regsOutB[0]~I .oe_power_up = "low";
defparam \regsOutB[0]~I .oe_register_mode = "none";
defparam \regsOutB[0]~I .oe_sync_reset = "none";
defparam \regsOutB[0]~I .operation_mode = "output";
defparam \regsOutB[0]~I .output_async_reset = "none";
defparam \regsOutB[0]~I .output_power_up = "low";
defparam \regsOutB[0]~I .output_register_mode = "none";
defparam \regsOutB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[1]~I (
	.datain(\RF1|regsOutB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[1]));
// synopsys translate_off
defparam \regsOutB[1]~I .input_async_reset = "none";
defparam \regsOutB[1]~I .input_power_up = "low";
defparam \regsOutB[1]~I .input_register_mode = "none";
defparam \regsOutB[1]~I .input_sync_reset = "none";
defparam \regsOutB[1]~I .oe_async_reset = "none";
defparam \regsOutB[1]~I .oe_power_up = "low";
defparam \regsOutB[1]~I .oe_register_mode = "none";
defparam \regsOutB[1]~I .oe_sync_reset = "none";
defparam \regsOutB[1]~I .operation_mode = "output";
defparam \regsOutB[1]~I .output_async_reset = "none";
defparam \regsOutB[1]~I .output_power_up = "low";
defparam \regsOutB[1]~I .output_register_mode = "none";
defparam \regsOutB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[2]~I (
	.datain(\RF1|regsOutB [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[2]));
// synopsys translate_off
defparam \regsOutB[2]~I .input_async_reset = "none";
defparam \regsOutB[2]~I .input_power_up = "low";
defparam \regsOutB[2]~I .input_register_mode = "none";
defparam \regsOutB[2]~I .input_sync_reset = "none";
defparam \regsOutB[2]~I .oe_async_reset = "none";
defparam \regsOutB[2]~I .oe_power_up = "low";
defparam \regsOutB[2]~I .oe_register_mode = "none";
defparam \regsOutB[2]~I .oe_sync_reset = "none";
defparam \regsOutB[2]~I .operation_mode = "output";
defparam \regsOutB[2]~I .output_async_reset = "none";
defparam \regsOutB[2]~I .output_power_up = "low";
defparam \regsOutB[2]~I .output_register_mode = "none";
defparam \regsOutB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[3]~I (
	.datain(\RF1|regsOutB [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[3]));
// synopsys translate_off
defparam \regsOutB[3]~I .input_async_reset = "none";
defparam \regsOutB[3]~I .input_power_up = "low";
defparam \regsOutB[3]~I .input_register_mode = "none";
defparam \regsOutB[3]~I .input_sync_reset = "none";
defparam \regsOutB[3]~I .oe_async_reset = "none";
defparam \regsOutB[3]~I .oe_power_up = "low";
defparam \regsOutB[3]~I .oe_register_mode = "none";
defparam \regsOutB[3]~I .oe_sync_reset = "none";
defparam \regsOutB[3]~I .operation_mode = "output";
defparam \regsOutB[3]~I .output_async_reset = "none";
defparam \regsOutB[3]~I .output_power_up = "low";
defparam \regsOutB[3]~I .output_register_mode = "none";
defparam \regsOutB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[4]~I (
	.datain(\RF1|regsOutB [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[4]));
// synopsys translate_off
defparam \regsOutB[4]~I .input_async_reset = "none";
defparam \regsOutB[4]~I .input_power_up = "low";
defparam \regsOutB[4]~I .input_register_mode = "none";
defparam \regsOutB[4]~I .input_sync_reset = "none";
defparam \regsOutB[4]~I .oe_async_reset = "none";
defparam \regsOutB[4]~I .oe_power_up = "low";
defparam \regsOutB[4]~I .oe_register_mode = "none";
defparam \regsOutB[4]~I .oe_sync_reset = "none";
defparam \regsOutB[4]~I .operation_mode = "output";
defparam \regsOutB[4]~I .output_async_reset = "none";
defparam \regsOutB[4]~I .output_power_up = "low";
defparam \regsOutB[4]~I .output_register_mode = "none";
defparam \regsOutB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[5]~I (
	.datain(\RF1|regsOutB [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[5]));
// synopsys translate_off
defparam \regsOutB[5]~I .input_async_reset = "none";
defparam \regsOutB[5]~I .input_power_up = "low";
defparam \regsOutB[5]~I .input_register_mode = "none";
defparam \regsOutB[5]~I .input_sync_reset = "none";
defparam \regsOutB[5]~I .oe_async_reset = "none";
defparam \regsOutB[5]~I .oe_power_up = "low";
defparam \regsOutB[5]~I .oe_register_mode = "none";
defparam \regsOutB[5]~I .oe_sync_reset = "none";
defparam \regsOutB[5]~I .operation_mode = "output";
defparam \regsOutB[5]~I .output_async_reset = "none";
defparam \regsOutB[5]~I .output_power_up = "low";
defparam \regsOutB[5]~I .output_register_mode = "none";
defparam \regsOutB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[6]~I (
	.datain(\RF1|regsOutB [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[6]));
// synopsys translate_off
defparam \regsOutB[6]~I .input_async_reset = "none";
defparam \regsOutB[6]~I .input_power_up = "low";
defparam \regsOutB[6]~I .input_register_mode = "none";
defparam \regsOutB[6]~I .input_sync_reset = "none";
defparam \regsOutB[6]~I .oe_async_reset = "none";
defparam \regsOutB[6]~I .oe_power_up = "low";
defparam \regsOutB[6]~I .oe_register_mode = "none";
defparam \regsOutB[6]~I .oe_sync_reset = "none";
defparam \regsOutB[6]~I .operation_mode = "output";
defparam \regsOutB[6]~I .output_async_reset = "none";
defparam \regsOutB[6]~I .output_power_up = "low";
defparam \regsOutB[6]~I .output_register_mode = "none";
defparam \regsOutB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[7]~I (
	.datain(\RF1|regsOutB [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[7]));
// synopsys translate_off
defparam \regsOutB[7]~I .input_async_reset = "none";
defparam \regsOutB[7]~I .input_power_up = "low";
defparam \regsOutB[7]~I .input_register_mode = "none";
defparam \regsOutB[7]~I .input_sync_reset = "none";
defparam \regsOutB[7]~I .oe_async_reset = "none";
defparam \regsOutB[7]~I .oe_power_up = "low";
defparam \regsOutB[7]~I .oe_register_mode = "none";
defparam \regsOutB[7]~I .oe_sync_reset = "none";
defparam \regsOutB[7]~I .operation_mode = "output";
defparam \regsOutB[7]~I .output_async_reset = "none";
defparam \regsOutB[7]~I .output_power_up = "low";
defparam \regsOutB[7]~I .output_register_mode = "none";
defparam \regsOutB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[8]~I (
	.datain(\RF1|regsOutB [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[8]));
// synopsys translate_off
defparam \regsOutB[8]~I .input_async_reset = "none";
defparam \regsOutB[8]~I .input_power_up = "low";
defparam \regsOutB[8]~I .input_register_mode = "none";
defparam \regsOutB[8]~I .input_sync_reset = "none";
defparam \regsOutB[8]~I .oe_async_reset = "none";
defparam \regsOutB[8]~I .oe_power_up = "low";
defparam \regsOutB[8]~I .oe_register_mode = "none";
defparam \regsOutB[8]~I .oe_sync_reset = "none";
defparam \regsOutB[8]~I .operation_mode = "output";
defparam \regsOutB[8]~I .output_async_reset = "none";
defparam \regsOutB[8]~I .output_power_up = "low";
defparam \regsOutB[8]~I .output_register_mode = "none";
defparam \regsOutB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[9]~I (
	.datain(\RF1|regsOutB [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[9]));
// synopsys translate_off
defparam \regsOutB[9]~I .input_async_reset = "none";
defparam \regsOutB[9]~I .input_power_up = "low";
defparam \regsOutB[9]~I .input_register_mode = "none";
defparam \regsOutB[9]~I .input_sync_reset = "none";
defparam \regsOutB[9]~I .oe_async_reset = "none";
defparam \regsOutB[9]~I .oe_power_up = "low";
defparam \regsOutB[9]~I .oe_register_mode = "none";
defparam \regsOutB[9]~I .oe_sync_reset = "none";
defparam \regsOutB[9]~I .operation_mode = "output";
defparam \regsOutB[9]~I .output_async_reset = "none";
defparam \regsOutB[9]~I .output_power_up = "low";
defparam \regsOutB[9]~I .output_register_mode = "none";
defparam \regsOutB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[10]~I (
	.datain(\RF1|regsOutB [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[10]));
// synopsys translate_off
defparam \regsOutB[10]~I .input_async_reset = "none";
defparam \regsOutB[10]~I .input_power_up = "low";
defparam \regsOutB[10]~I .input_register_mode = "none";
defparam \regsOutB[10]~I .input_sync_reset = "none";
defparam \regsOutB[10]~I .oe_async_reset = "none";
defparam \regsOutB[10]~I .oe_power_up = "low";
defparam \regsOutB[10]~I .oe_register_mode = "none";
defparam \regsOutB[10]~I .oe_sync_reset = "none";
defparam \regsOutB[10]~I .operation_mode = "output";
defparam \regsOutB[10]~I .output_async_reset = "none";
defparam \regsOutB[10]~I .output_power_up = "low";
defparam \regsOutB[10]~I .output_register_mode = "none";
defparam \regsOutB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[11]~I (
	.datain(\RF1|regsOutB [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[11]));
// synopsys translate_off
defparam \regsOutB[11]~I .input_async_reset = "none";
defparam \regsOutB[11]~I .input_power_up = "low";
defparam \regsOutB[11]~I .input_register_mode = "none";
defparam \regsOutB[11]~I .input_sync_reset = "none";
defparam \regsOutB[11]~I .oe_async_reset = "none";
defparam \regsOutB[11]~I .oe_power_up = "low";
defparam \regsOutB[11]~I .oe_register_mode = "none";
defparam \regsOutB[11]~I .oe_sync_reset = "none";
defparam \regsOutB[11]~I .operation_mode = "output";
defparam \regsOutB[11]~I .output_async_reset = "none";
defparam \regsOutB[11]~I .output_power_up = "low";
defparam \regsOutB[11]~I .output_register_mode = "none";
defparam \regsOutB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[12]~I (
	.datain(\RF1|regsOutB [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[12]));
// synopsys translate_off
defparam \regsOutB[12]~I .input_async_reset = "none";
defparam \regsOutB[12]~I .input_power_up = "low";
defparam \regsOutB[12]~I .input_register_mode = "none";
defparam \regsOutB[12]~I .input_sync_reset = "none";
defparam \regsOutB[12]~I .oe_async_reset = "none";
defparam \regsOutB[12]~I .oe_power_up = "low";
defparam \regsOutB[12]~I .oe_register_mode = "none";
defparam \regsOutB[12]~I .oe_sync_reset = "none";
defparam \regsOutB[12]~I .operation_mode = "output";
defparam \regsOutB[12]~I .output_async_reset = "none";
defparam \regsOutB[12]~I .output_power_up = "low";
defparam \regsOutB[12]~I .output_register_mode = "none";
defparam \regsOutB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[13]~I (
	.datain(\RF1|regsOutB [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[13]));
// synopsys translate_off
defparam \regsOutB[13]~I .input_async_reset = "none";
defparam \regsOutB[13]~I .input_power_up = "low";
defparam \regsOutB[13]~I .input_register_mode = "none";
defparam \regsOutB[13]~I .input_sync_reset = "none";
defparam \regsOutB[13]~I .oe_async_reset = "none";
defparam \regsOutB[13]~I .oe_power_up = "low";
defparam \regsOutB[13]~I .oe_register_mode = "none";
defparam \regsOutB[13]~I .oe_sync_reset = "none";
defparam \regsOutB[13]~I .operation_mode = "output";
defparam \regsOutB[13]~I .output_async_reset = "none";
defparam \regsOutB[13]~I .output_power_up = "low";
defparam \regsOutB[13]~I .output_register_mode = "none";
defparam \regsOutB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[14]~I (
	.datain(\RF1|regsOutB [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[14]));
// synopsys translate_off
defparam \regsOutB[14]~I .input_async_reset = "none";
defparam \regsOutB[14]~I .input_power_up = "low";
defparam \regsOutB[14]~I .input_register_mode = "none";
defparam \regsOutB[14]~I .input_sync_reset = "none";
defparam \regsOutB[14]~I .oe_async_reset = "none";
defparam \regsOutB[14]~I .oe_power_up = "low";
defparam \regsOutB[14]~I .oe_register_mode = "none";
defparam \regsOutB[14]~I .oe_sync_reset = "none";
defparam \regsOutB[14]~I .operation_mode = "output";
defparam \regsOutB[14]~I .output_async_reset = "none";
defparam \regsOutB[14]~I .output_power_up = "low";
defparam \regsOutB[14]~I .output_register_mode = "none";
defparam \regsOutB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[15]~I (
	.datain(\RF1|regsOutB [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[15]));
// synopsys translate_off
defparam \regsOutB[15]~I .input_async_reset = "none";
defparam \regsOutB[15]~I .input_power_up = "low";
defparam \regsOutB[15]~I .input_register_mode = "none";
defparam \regsOutB[15]~I .input_sync_reset = "none";
defparam \regsOutB[15]~I .oe_async_reset = "none";
defparam \regsOutB[15]~I .oe_power_up = "low";
defparam \regsOutB[15]~I .oe_register_mode = "none";
defparam \regsOutB[15]~I .oe_sync_reset = "none";
defparam \regsOutB[15]~I .operation_mode = "output";
defparam \regsOutB[15]~I .output_async_reset = "none";
defparam \regsOutB[15]~I .output_power_up = "low";
defparam \regsOutB[15]~I .output_register_mode = "none";
defparam \regsOutB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[16]~I (
	.datain(\RF1|regsOutB [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[16]));
// synopsys translate_off
defparam \regsOutB[16]~I .input_async_reset = "none";
defparam \regsOutB[16]~I .input_power_up = "low";
defparam \regsOutB[16]~I .input_register_mode = "none";
defparam \regsOutB[16]~I .input_sync_reset = "none";
defparam \regsOutB[16]~I .oe_async_reset = "none";
defparam \regsOutB[16]~I .oe_power_up = "low";
defparam \regsOutB[16]~I .oe_register_mode = "none";
defparam \regsOutB[16]~I .oe_sync_reset = "none";
defparam \regsOutB[16]~I .operation_mode = "output";
defparam \regsOutB[16]~I .output_async_reset = "none";
defparam \regsOutB[16]~I .output_power_up = "low";
defparam \regsOutB[16]~I .output_register_mode = "none";
defparam \regsOutB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[17]~I (
	.datain(\RF1|regsOutB [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[17]));
// synopsys translate_off
defparam \regsOutB[17]~I .input_async_reset = "none";
defparam \regsOutB[17]~I .input_power_up = "low";
defparam \regsOutB[17]~I .input_register_mode = "none";
defparam \regsOutB[17]~I .input_sync_reset = "none";
defparam \regsOutB[17]~I .oe_async_reset = "none";
defparam \regsOutB[17]~I .oe_power_up = "low";
defparam \regsOutB[17]~I .oe_register_mode = "none";
defparam \regsOutB[17]~I .oe_sync_reset = "none";
defparam \regsOutB[17]~I .operation_mode = "output";
defparam \regsOutB[17]~I .output_async_reset = "none";
defparam \regsOutB[17]~I .output_power_up = "low";
defparam \regsOutB[17]~I .output_register_mode = "none";
defparam \regsOutB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[18]~I (
	.datain(\RF1|regsOutB [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[18]));
// synopsys translate_off
defparam \regsOutB[18]~I .input_async_reset = "none";
defparam \regsOutB[18]~I .input_power_up = "low";
defparam \regsOutB[18]~I .input_register_mode = "none";
defparam \regsOutB[18]~I .input_sync_reset = "none";
defparam \regsOutB[18]~I .oe_async_reset = "none";
defparam \regsOutB[18]~I .oe_power_up = "low";
defparam \regsOutB[18]~I .oe_register_mode = "none";
defparam \regsOutB[18]~I .oe_sync_reset = "none";
defparam \regsOutB[18]~I .operation_mode = "output";
defparam \regsOutB[18]~I .output_async_reset = "none";
defparam \regsOutB[18]~I .output_power_up = "low";
defparam \regsOutB[18]~I .output_register_mode = "none";
defparam \regsOutB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[19]~I (
	.datain(\RF1|regsOutB [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[19]));
// synopsys translate_off
defparam \regsOutB[19]~I .input_async_reset = "none";
defparam \regsOutB[19]~I .input_power_up = "low";
defparam \regsOutB[19]~I .input_register_mode = "none";
defparam \regsOutB[19]~I .input_sync_reset = "none";
defparam \regsOutB[19]~I .oe_async_reset = "none";
defparam \regsOutB[19]~I .oe_power_up = "low";
defparam \regsOutB[19]~I .oe_register_mode = "none";
defparam \regsOutB[19]~I .oe_sync_reset = "none";
defparam \regsOutB[19]~I .operation_mode = "output";
defparam \regsOutB[19]~I .output_async_reset = "none";
defparam \regsOutB[19]~I .output_power_up = "low";
defparam \regsOutB[19]~I .output_register_mode = "none";
defparam \regsOutB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[20]~I (
	.datain(\RF1|regsOutB [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[20]));
// synopsys translate_off
defparam \regsOutB[20]~I .input_async_reset = "none";
defparam \regsOutB[20]~I .input_power_up = "low";
defparam \regsOutB[20]~I .input_register_mode = "none";
defparam \regsOutB[20]~I .input_sync_reset = "none";
defparam \regsOutB[20]~I .oe_async_reset = "none";
defparam \regsOutB[20]~I .oe_power_up = "low";
defparam \regsOutB[20]~I .oe_register_mode = "none";
defparam \regsOutB[20]~I .oe_sync_reset = "none";
defparam \regsOutB[20]~I .operation_mode = "output";
defparam \regsOutB[20]~I .output_async_reset = "none";
defparam \regsOutB[20]~I .output_power_up = "low";
defparam \regsOutB[20]~I .output_register_mode = "none";
defparam \regsOutB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[21]~I (
	.datain(\RF1|regsOutB [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[21]));
// synopsys translate_off
defparam \regsOutB[21]~I .input_async_reset = "none";
defparam \regsOutB[21]~I .input_power_up = "low";
defparam \regsOutB[21]~I .input_register_mode = "none";
defparam \regsOutB[21]~I .input_sync_reset = "none";
defparam \regsOutB[21]~I .oe_async_reset = "none";
defparam \regsOutB[21]~I .oe_power_up = "low";
defparam \regsOutB[21]~I .oe_register_mode = "none";
defparam \regsOutB[21]~I .oe_sync_reset = "none";
defparam \regsOutB[21]~I .operation_mode = "output";
defparam \regsOutB[21]~I .output_async_reset = "none";
defparam \regsOutB[21]~I .output_power_up = "low";
defparam \regsOutB[21]~I .output_register_mode = "none";
defparam \regsOutB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[22]~I (
	.datain(\RF1|regsOutB [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[22]));
// synopsys translate_off
defparam \regsOutB[22]~I .input_async_reset = "none";
defparam \regsOutB[22]~I .input_power_up = "low";
defparam \regsOutB[22]~I .input_register_mode = "none";
defparam \regsOutB[22]~I .input_sync_reset = "none";
defparam \regsOutB[22]~I .oe_async_reset = "none";
defparam \regsOutB[22]~I .oe_power_up = "low";
defparam \regsOutB[22]~I .oe_register_mode = "none";
defparam \regsOutB[22]~I .oe_sync_reset = "none";
defparam \regsOutB[22]~I .operation_mode = "output";
defparam \regsOutB[22]~I .output_async_reset = "none";
defparam \regsOutB[22]~I .output_power_up = "low";
defparam \regsOutB[22]~I .output_register_mode = "none";
defparam \regsOutB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[23]~I (
	.datain(\RF1|regsOutB [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[23]));
// synopsys translate_off
defparam \regsOutB[23]~I .input_async_reset = "none";
defparam \regsOutB[23]~I .input_power_up = "low";
defparam \regsOutB[23]~I .input_register_mode = "none";
defparam \regsOutB[23]~I .input_sync_reset = "none";
defparam \regsOutB[23]~I .oe_async_reset = "none";
defparam \regsOutB[23]~I .oe_power_up = "low";
defparam \regsOutB[23]~I .oe_register_mode = "none";
defparam \regsOutB[23]~I .oe_sync_reset = "none";
defparam \regsOutB[23]~I .operation_mode = "output";
defparam \regsOutB[23]~I .output_async_reset = "none";
defparam \regsOutB[23]~I .output_power_up = "low";
defparam \regsOutB[23]~I .output_register_mode = "none";
defparam \regsOutB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[24]~I (
	.datain(\RF1|regsOutB [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[24]));
// synopsys translate_off
defparam \regsOutB[24]~I .input_async_reset = "none";
defparam \regsOutB[24]~I .input_power_up = "low";
defparam \regsOutB[24]~I .input_register_mode = "none";
defparam \regsOutB[24]~I .input_sync_reset = "none";
defparam \regsOutB[24]~I .oe_async_reset = "none";
defparam \regsOutB[24]~I .oe_power_up = "low";
defparam \regsOutB[24]~I .oe_register_mode = "none";
defparam \regsOutB[24]~I .oe_sync_reset = "none";
defparam \regsOutB[24]~I .operation_mode = "output";
defparam \regsOutB[24]~I .output_async_reset = "none";
defparam \regsOutB[24]~I .output_power_up = "low";
defparam \regsOutB[24]~I .output_register_mode = "none";
defparam \regsOutB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[25]~I (
	.datain(\RF1|regsOutB [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[25]));
// synopsys translate_off
defparam \regsOutB[25]~I .input_async_reset = "none";
defparam \regsOutB[25]~I .input_power_up = "low";
defparam \regsOutB[25]~I .input_register_mode = "none";
defparam \regsOutB[25]~I .input_sync_reset = "none";
defparam \regsOutB[25]~I .oe_async_reset = "none";
defparam \regsOutB[25]~I .oe_power_up = "low";
defparam \regsOutB[25]~I .oe_register_mode = "none";
defparam \regsOutB[25]~I .oe_sync_reset = "none";
defparam \regsOutB[25]~I .operation_mode = "output";
defparam \regsOutB[25]~I .output_async_reset = "none";
defparam \regsOutB[25]~I .output_power_up = "low";
defparam \regsOutB[25]~I .output_register_mode = "none";
defparam \regsOutB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[26]~I (
	.datain(\RF1|regsOutB [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[26]));
// synopsys translate_off
defparam \regsOutB[26]~I .input_async_reset = "none";
defparam \regsOutB[26]~I .input_power_up = "low";
defparam \regsOutB[26]~I .input_register_mode = "none";
defparam \regsOutB[26]~I .input_sync_reset = "none";
defparam \regsOutB[26]~I .oe_async_reset = "none";
defparam \regsOutB[26]~I .oe_power_up = "low";
defparam \regsOutB[26]~I .oe_register_mode = "none";
defparam \regsOutB[26]~I .oe_sync_reset = "none";
defparam \regsOutB[26]~I .operation_mode = "output";
defparam \regsOutB[26]~I .output_async_reset = "none";
defparam \regsOutB[26]~I .output_power_up = "low";
defparam \regsOutB[26]~I .output_register_mode = "none";
defparam \regsOutB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[27]~I (
	.datain(\RF1|regsOutB [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[27]));
// synopsys translate_off
defparam \regsOutB[27]~I .input_async_reset = "none";
defparam \regsOutB[27]~I .input_power_up = "low";
defparam \regsOutB[27]~I .input_register_mode = "none";
defparam \regsOutB[27]~I .input_sync_reset = "none";
defparam \regsOutB[27]~I .oe_async_reset = "none";
defparam \regsOutB[27]~I .oe_power_up = "low";
defparam \regsOutB[27]~I .oe_register_mode = "none";
defparam \regsOutB[27]~I .oe_sync_reset = "none";
defparam \regsOutB[27]~I .operation_mode = "output";
defparam \regsOutB[27]~I .output_async_reset = "none";
defparam \regsOutB[27]~I .output_power_up = "low";
defparam \regsOutB[27]~I .output_register_mode = "none";
defparam \regsOutB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[28]~I (
	.datain(\RF1|regsOutB [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[28]));
// synopsys translate_off
defparam \regsOutB[28]~I .input_async_reset = "none";
defparam \regsOutB[28]~I .input_power_up = "low";
defparam \regsOutB[28]~I .input_register_mode = "none";
defparam \regsOutB[28]~I .input_sync_reset = "none";
defparam \regsOutB[28]~I .oe_async_reset = "none";
defparam \regsOutB[28]~I .oe_power_up = "low";
defparam \regsOutB[28]~I .oe_register_mode = "none";
defparam \regsOutB[28]~I .oe_sync_reset = "none";
defparam \regsOutB[28]~I .operation_mode = "output";
defparam \regsOutB[28]~I .output_async_reset = "none";
defparam \regsOutB[28]~I .output_power_up = "low";
defparam \regsOutB[28]~I .output_register_mode = "none";
defparam \regsOutB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[29]~I (
	.datain(\RF1|regsOutB [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[29]));
// synopsys translate_off
defparam \regsOutB[29]~I .input_async_reset = "none";
defparam \regsOutB[29]~I .input_power_up = "low";
defparam \regsOutB[29]~I .input_register_mode = "none";
defparam \regsOutB[29]~I .input_sync_reset = "none";
defparam \regsOutB[29]~I .oe_async_reset = "none";
defparam \regsOutB[29]~I .oe_power_up = "low";
defparam \regsOutB[29]~I .oe_register_mode = "none";
defparam \regsOutB[29]~I .oe_sync_reset = "none";
defparam \regsOutB[29]~I .operation_mode = "output";
defparam \regsOutB[29]~I .output_async_reset = "none";
defparam \regsOutB[29]~I .output_power_up = "low";
defparam \regsOutB[29]~I .output_register_mode = "none";
defparam \regsOutB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[30]~I (
	.datain(\RF1|regsOutB [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[30]));
// synopsys translate_off
defparam \regsOutB[30]~I .input_async_reset = "none";
defparam \regsOutB[30]~I .input_power_up = "low";
defparam \regsOutB[30]~I .input_register_mode = "none";
defparam \regsOutB[30]~I .input_sync_reset = "none";
defparam \regsOutB[30]~I .oe_async_reset = "none";
defparam \regsOutB[30]~I .oe_power_up = "low";
defparam \regsOutB[30]~I .oe_register_mode = "none";
defparam \regsOutB[30]~I .oe_sync_reset = "none";
defparam \regsOutB[30]~I .operation_mode = "output";
defparam \regsOutB[30]~I .output_async_reset = "none";
defparam \regsOutB[30]~I .output_power_up = "low";
defparam \regsOutB[30]~I .output_register_mode = "none";
defparam \regsOutB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regsOutB[31]~I (
	.datain(\RF1|regsOutB [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regsOutB[31]));
// synopsys translate_off
defparam \regsOutB[31]~I .input_async_reset = "none";
defparam \regsOutB[31]~I .input_power_up = "low";
defparam \regsOutB[31]~I .input_register_mode = "none";
defparam \regsOutB[31]~I .input_sync_reset = "none";
defparam \regsOutB[31]~I .oe_async_reset = "none";
defparam \regsOutB[31]~I .oe_power_up = "low";
defparam \regsOutB[31]~I .oe_register_mode = "none";
defparam \regsOutB[31]~I .oe_sync_reset = "none";
defparam \regsOutB[31]~I .operation_mode = "output";
defparam \regsOutB[31]~I .output_async_reset = "none";
defparam \regsOutB[31]~I .output_power_up = "low";
defparam \regsOutB[31]~I .output_register_mode = "none";
defparam \regsOutB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[0]~I (
	.datain(\ctrR1|regOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[0]));
// synopsys translate_off
defparam \regCtrR1Out[0]~I .input_async_reset = "none";
defparam \regCtrR1Out[0]~I .input_power_up = "low";
defparam \regCtrR1Out[0]~I .input_register_mode = "none";
defparam \regCtrR1Out[0]~I .input_sync_reset = "none";
defparam \regCtrR1Out[0]~I .oe_async_reset = "none";
defparam \regCtrR1Out[0]~I .oe_power_up = "low";
defparam \regCtrR1Out[0]~I .oe_register_mode = "none";
defparam \regCtrR1Out[0]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[0]~I .operation_mode = "output";
defparam \regCtrR1Out[0]~I .output_async_reset = "none";
defparam \regCtrR1Out[0]~I .output_power_up = "low";
defparam \regCtrR1Out[0]~I .output_register_mode = "none";
defparam \regCtrR1Out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[1]~I (
	.datain(\ctrR1|regOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[1]));
// synopsys translate_off
defparam \regCtrR1Out[1]~I .input_async_reset = "none";
defparam \regCtrR1Out[1]~I .input_power_up = "low";
defparam \regCtrR1Out[1]~I .input_register_mode = "none";
defparam \regCtrR1Out[1]~I .input_sync_reset = "none";
defparam \regCtrR1Out[1]~I .oe_async_reset = "none";
defparam \regCtrR1Out[1]~I .oe_power_up = "low";
defparam \regCtrR1Out[1]~I .oe_register_mode = "none";
defparam \regCtrR1Out[1]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[1]~I .operation_mode = "output";
defparam \regCtrR1Out[1]~I .output_async_reset = "none";
defparam \regCtrR1Out[1]~I .output_power_up = "low";
defparam \regCtrR1Out[1]~I .output_register_mode = "none";
defparam \regCtrR1Out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[2]~I (
	.datain(\ctrR1|regOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[2]));
// synopsys translate_off
defparam \regCtrR1Out[2]~I .input_async_reset = "none";
defparam \regCtrR1Out[2]~I .input_power_up = "low";
defparam \regCtrR1Out[2]~I .input_register_mode = "none";
defparam \regCtrR1Out[2]~I .input_sync_reset = "none";
defparam \regCtrR1Out[2]~I .oe_async_reset = "none";
defparam \regCtrR1Out[2]~I .oe_power_up = "low";
defparam \regCtrR1Out[2]~I .oe_register_mode = "none";
defparam \regCtrR1Out[2]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[2]~I .operation_mode = "output";
defparam \regCtrR1Out[2]~I .output_async_reset = "none";
defparam \regCtrR1Out[2]~I .output_power_up = "low";
defparam \regCtrR1Out[2]~I .output_register_mode = "none";
defparam \regCtrR1Out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[3]~I (
	.datain(\ctrR1|regOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[3]));
// synopsys translate_off
defparam \regCtrR1Out[3]~I .input_async_reset = "none";
defparam \regCtrR1Out[3]~I .input_power_up = "low";
defparam \regCtrR1Out[3]~I .input_register_mode = "none";
defparam \regCtrR1Out[3]~I .input_sync_reset = "none";
defparam \regCtrR1Out[3]~I .oe_async_reset = "none";
defparam \regCtrR1Out[3]~I .oe_power_up = "low";
defparam \regCtrR1Out[3]~I .oe_register_mode = "none";
defparam \regCtrR1Out[3]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[3]~I .operation_mode = "output";
defparam \regCtrR1Out[3]~I .output_async_reset = "none";
defparam \regCtrR1Out[3]~I .output_power_up = "low";
defparam \regCtrR1Out[3]~I .output_register_mode = "none";
defparam \regCtrR1Out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[4]~I (
	.datain(\ctrR1|regOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[4]));
// synopsys translate_off
defparam \regCtrR1Out[4]~I .input_async_reset = "none";
defparam \regCtrR1Out[4]~I .input_power_up = "low";
defparam \regCtrR1Out[4]~I .input_register_mode = "none";
defparam \regCtrR1Out[4]~I .input_sync_reset = "none";
defparam \regCtrR1Out[4]~I .oe_async_reset = "none";
defparam \regCtrR1Out[4]~I .oe_power_up = "low";
defparam \regCtrR1Out[4]~I .oe_register_mode = "none";
defparam \regCtrR1Out[4]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[4]~I .operation_mode = "output";
defparam \regCtrR1Out[4]~I .output_async_reset = "none";
defparam \regCtrR1Out[4]~I .output_power_up = "low";
defparam \regCtrR1Out[4]~I .output_register_mode = "none";
defparam \regCtrR1Out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[5]~I (
	.datain(\ctrR1|regOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[5]));
// synopsys translate_off
defparam \regCtrR1Out[5]~I .input_async_reset = "none";
defparam \regCtrR1Out[5]~I .input_power_up = "low";
defparam \regCtrR1Out[5]~I .input_register_mode = "none";
defparam \regCtrR1Out[5]~I .input_sync_reset = "none";
defparam \regCtrR1Out[5]~I .oe_async_reset = "none";
defparam \regCtrR1Out[5]~I .oe_power_up = "low";
defparam \regCtrR1Out[5]~I .oe_register_mode = "none";
defparam \regCtrR1Out[5]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[5]~I .operation_mode = "output";
defparam \regCtrR1Out[5]~I .output_async_reset = "none";
defparam \regCtrR1Out[5]~I .output_power_up = "low";
defparam \regCtrR1Out[5]~I .output_register_mode = "none";
defparam \regCtrR1Out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[6]~I (
	.datain(\ctrR1|regOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[6]));
// synopsys translate_off
defparam \regCtrR1Out[6]~I .input_async_reset = "none";
defparam \regCtrR1Out[6]~I .input_power_up = "low";
defparam \regCtrR1Out[6]~I .input_register_mode = "none";
defparam \regCtrR1Out[6]~I .input_sync_reset = "none";
defparam \regCtrR1Out[6]~I .oe_async_reset = "none";
defparam \regCtrR1Out[6]~I .oe_power_up = "low";
defparam \regCtrR1Out[6]~I .oe_register_mode = "none";
defparam \regCtrR1Out[6]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[6]~I .operation_mode = "output";
defparam \regCtrR1Out[6]~I .output_async_reset = "none";
defparam \regCtrR1Out[6]~I .output_power_up = "low";
defparam \regCtrR1Out[6]~I .output_register_mode = "none";
defparam \regCtrR1Out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[7]~I (
	.datain(\imm|regOut [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[7]));
// synopsys translate_off
defparam \regCtrR1Out[7]~I .input_async_reset = "none";
defparam \regCtrR1Out[7]~I .input_power_up = "low";
defparam \regCtrR1Out[7]~I .input_register_mode = "none";
defparam \regCtrR1Out[7]~I .input_sync_reset = "none";
defparam \regCtrR1Out[7]~I .oe_async_reset = "none";
defparam \regCtrR1Out[7]~I .oe_power_up = "low";
defparam \regCtrR1Out[7]~I .oe_register_mode = "none";
defparam \regCtrR1Out[7]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[7]~I .operation_mode = "output";
defparam \regCtrR1Out[7]~I .output_async_reset = "none";
defparam \regCtrR1Out[7]~I .output_power_up = "low";
defparam \regCtrR1Out[7]~I .output_register_mode = "none";
defparam \regCtrR1Out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[8]~I (
	.datain(\imm|regOut [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[8]));
// synopsys translate_off
defparam \regCtrR1Out[8]~I .input_async_reset = "none";
defparam \regCtrR1Out[8]~I .input_power_up = "low";
defparam \regCtrR1Out[8]~I .input_register_mode = "none";
defparam \regCtrR1Out[8]~I .input_sync_reset = "none";
defparam \regCtrR1Out[8]~I .oe_async_reset = "none";
defparam \regCtrR1Out[8]~I .oe_power_up = "low";
defparam \regCtrR1Out[8]~I .oe_register_mode = "none";
defparam \regCtrR1Out[8]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[8]~I .operation_mode = "output";
defparam \regCtrR1Out[8]~I .output_async_reset = "none";
defparam \regCtrR1Out[8]~I .output_power_up = "low";
defparam \regCtrR1Out[8]~I .output_register_mode = "none";
defparam \regCtrR1Out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[9]~I (
	.datain(\imm|regOut [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[9]));
// synopsys translate_off
defparam \regCtrR1Out[9]~I .input_async_reset = "none";
defparam \regCtrR1Out[9]~I .input_power_up = "low";
defparam \regCtrR1Out[9]~I .input_register_mode = "none";
defparam \regCtrR1Out[9]~I .input_sync_reset = "none";
defparam \regCtrR1Out[9]~I .oe_async_reset = "none";
defparam \regCtrR1Out[9]~I .oe_power_up = "low";
defparam \regCtrR1Out[9]~I .oe_register_mode = "none";
defparam \regCtrR1Out[9]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[9]~I .operation_mode = "output";
defparam \regCtrR1Out[9]~I .output_async_reset = "none";
defparam \regCtrR1Out[9]~I .output_power_up = "low";
defparam \regCtrR1Out[9]~I .output_register_mode = "none";
defparam \regCtrR1Out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[10]~I (
	.datain(\imm|regOut [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[10]));
// synopsys translate_off
defparam \regCtrR1Out[10]~I .input_async_reset = "none";
defparam \regCtrR1Out[10]~I .input_power_up = "low";
defparam \regCtrR1Out[10]~I .input_register_mode = "none";
defparam \regCtrR1Out[10]~I .input_sync_reset = "none";
defparam \regCtrR1Out[10]~I .oe_async_reset = "none";
defparam \regCtrR1Out[10]~I .oe_power_up = "low";
defparam \regCtrR1Out[10]~I .oe_register_mode = "none";
defparam \regCtrR1Out[10]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[10]~I .operation_mode = "output";
defparam \regCtrR1Out[10]~I .output_async_reset = "none";
defparam \regCtrR1Out[10]~I .output_power_up = "low";
defparam \regCtrR1Out[10]~I .output_register_mode = "none";
defparam \regCtrR1Out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[11]~I (
	.datain(\imm|regOut [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[11]));
// synopsys translate_off
defparam \regCtrR1Out[11]~I .input_async_reset = "none";
defparam \regCtrR1Out[11]~I .input_power_up = "low";
defparam \regCtrR1Out[11]~I .input_register_mode = "none";
defparam \regCtrR1Out[11]~I .input_sync_reset = "none";
defparam \regCtrR1Out[11]~I .oe_async_reset = "none";
defparam \regCtrR1Out[11]~I .oe_power_up = "low";
defparam \regCtrR1Out[11]~I .oe_register_mode = "none";
defparam \regCtrR1Out[11]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[11]~I .operation_mode = "output";
defparam \regCtrR1Out[11]~I .output_async_reset = "none";
defparam \regCtrR1Out[11]~I .output_power_up = "low";
defparam \regCtrR1Out[11]~I .output_register_mode = "none";
defparam \regCtrR1Out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[12]~I (
	.datain(\ctrR1|regOut [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[12]));
// synopsys translate_off
defparam \regCtrR1Out[12]~I .input_async_reset = "none";
defparam \regCtrR1Out[12]~I .input_power_up = "low";
defparam \regCtrR1Out[12]~I .input_register_mode = "none";
defparam \regCtrR1Out[12]~I .input_sync_reset = "none";
defparam \regCtrR1Out[12]~I .oe_async_reset = "none";
defparam \regCtrR1Out[12]~I .oe_power_up = "low";
defparam \regCtrR1Out[12]~I .oe_register_mode = "none";
defparam \regCtrR1Out[12]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[12]~I .operation_mode = "output";
defparam \regCtrR1Out[12]~I .output_async_reset = "none";
defparam \regCtrR1Out[12]~I .output_power_up = "low";
defparam \regCtrR1Out[12]~I .output_register_mode = "none";
defparam \regCtrR1Out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[13]~I (
	.datain(\ctrR1|regOut [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[13]));
// synopsys translate_off
defparam \regCtrR1Out[13]~I .input_async_reset = "none";
defparam \regCtrR1Out[13]~I .input_power_up = "low";
defparam \regCtrR1Out[13]~I .input_register_mode = "none";
defparam \regCtrR1Out[13]~I .input_sync_reset = "none";
defparam \regCtrR1Out[13]~I .oe_async_reset = "none";
defparam \regCtrR1Out[13]~I .oe_power_up = "low";
defparam \regCtrR1Out[13]~I .oe_register_mode = "none";
defparam \regCtrR1Out[13]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[13]~I .operation_mode = "output";
defparam \regCtrR1Out[13]~I .output_async_reset = "none";
defparam \regCtrR1Out[13]~I .output_power_up = "low";
defparam \regCtrR1Out[13]~I .output_register_mode = "none";
defparam \regCtrR1Out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[14]~I (
	.datain(\ctrR1|regOut [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[14]));
// synopsys translate_off
defparam \regCtrR1Out[14]~I .input_async_reset = "none";
defparam \regCtrR1Out[14]~I .input_power_up = "low";
defparam \regCtrR1Out[14]~I .input_register_mode = "none";
defparam \regCtrR1Out[14]~I .input_sync_reset = "none";
defparam \regCtrR1Out[14]~I .oe_async_reset = "none";
defparam \regCtrR1Out[14]~I .oe_power_up = "low";
defparam \regCtrR1Out[14]~I .oe_register_mode = "none";
defparam \regCtrR1Out[14]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[14]~I .operation_mode = "output";
defparam \regCtrR1Out[14]~I .output_async_reset = "none";
defparam \regCtrR1Out[14]~I .output_power_up = "low";
defparam \regCtrR1Out[14]~I .output_register_mode = "none";
defparam \regCtrR1Out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[15]~I (
	.datain(\ctrR1|regOut [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[15]));
// synopsys translate_off
defparam \regCtrR1Out[15]~I .input_async_reset = "none";
defparam \regCtrR1Out[15]~I .input_power_up = "low";
defparam \regCtrR1Out[15]~I .input_register_mode = "none";
defparam \regCtrR1Out[15]~I .input_sync_reset = "none";
defparam \regCtrR1Out[15]~I .oe_async_reset = "none";
defparam \regCtrR1Out[15]~I .oe_power_up = "low";
defparam \regCtrR1Out[15]~I .oe_register_mode = "none";
defparam \regCtrR1Out[15]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[15]~I .operation_mode = "output";
defparam \regCtrR1Out[15]~I .output_async_reset = "none";
defparam \regCtrR1Out[15]~I .output_power_up = "low";
defparam \regCtrR1Out[15]~I .output_register_mode = "none";
defparam \regCtrR1Out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[16]~I (
	.datain(\ctrR1|regOut [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[16]));
// synopsys translate_off
defparam \regCtrR1Out[16]~I .input_async_reset = "none";
defparam \regCtrR1Out[16]~I .input_power_up = "low";
defparam \regCtrR1Out[16]~I .input_register_mode = "none";
defparam \regCtrR1Out[16]~I .input_sync_reset = "none";
defparam \regCtrR1Out[16]~I .oe_async_reset = "none";
defparam \regCtrR1Out[16]~I .oe_power_up = "low";
defparam \regCtrR1Out[16]~I .oe_register_mode = "none";
defparam \regCtrR1Out[16]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[16]~I .operation_mode = "output";
defparam \regCtrR1Out[16]~I .output_async_reset = "none";
defparam \regCtrR1Out[16]~I .output_power_up = "low";
defparam \regCtrR1Out[16]~I .output_register_mode = "none";
defparam \regCtrR1Out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[17]~I (
	.datain(\ctrR1|regOut [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[17]));
// synopsys translate_off
defparam \regCtrR1Out[17]~I .input_async_reset = "none";
defparam \regCtrR1Out[17]~I .input_power_up = "low";
defparam \regCtrR1Out[17]~I .input_register_mode = "none";
defparam \regCtrR1Out[17]~I .input_sync_reset = "none";
defparam \regCtrR1Out[17]~I .oe_async_reset = "none";
defparam \regCtrR1Out[17]~I .oe_power_up = "low";
defparam \regCtrR1Out[17]~I .oe_register_mode = "none";
defparam \regCtrR1Out[17]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[17]~I .operation_mode = "output";
defparam \regCtrR1Out[17]~I .output_async_reset = "none";
defparam \regCtrR1Out[17]~I .output_power_up = "low";
defparam \regCtrR1Out[17]~I .output_register_mode = "none";
defparam \regCtrR1Out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[18]~I (
	.datain(\ctrR1|regOut [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[18]));
// synopsys translate_off
defparam \regCtrR1Out[18]~I .input_async_reset = "none";
defparam \regCtrR1Out[18]~I .input_power_up = "low";
defparam \regCtrR1Out[18]~I .input_register_mode = "none";
defparam \regCtrR1Out[18]~I .input_sync_reset = "none";
defparam \regCtrR1Out[18]~I .oe_async_reset = "none";
defparam \regCtrR1Out[18]~I .oe_power_up = "low";
defparam \regCtrR1Out[18]~I .oe_register_mode = "none";
defparam \regCtrR1Out[18]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[18]~I .operation_mode = "output";
defparam \regCtrR1Out[18]~I .output_async_reset = "none";
defparam \regCtrR1Out[18]~I .output_power_up = "low";
defparam \regCtrR1Out[18]~I .output_register_mode = "none";
defparam \regCtrR1Out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[19]~I (
	.datain(\ctrR1|regOut [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[19]));
// synopsys translate_off
defparam \regCtrR1Out[19]~I .input_async_reset = "none";
defparam \regCtrR1Out[19]~I .input_power_up = "low";
defparam \regCtrR1Out[19]~I .input_register_mode = "none";
defparam \regCtrR1Out[19]~I .input_sync_reset = "none";
defparam \regCtrR1Out[19]~I .oe_async_reset = "none";
defparam \regCtrR1Out[19]~I .oe_power_up = "low";
defparam \regCtrR1Out[19]~I .oe_register_mode = "none";
defparam \regCtrR1Out[19]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[19]~I .operation_mode = "output";
defparam \regCtrR1Out[19]~I .output_async_reset = "none";
defparam \regCtrR1Out[19]~I .output_power_up = "low";
defparam \regCtrR1Out[19]~I .output_register_mode = "none";
defparam \regCtrR1Out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[20]~I (
	.datain(\ctrR1|regOut [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[20]));
// synopsys translate_off
defparam \regCtrR1Out[20]~I .input_async_reset = "none";
defparam \regCtrR1Out[20]~I .input_power_up = "low";
defparam \regCtrR1Out[20]~I .input_register_mode = "none";
defparam \regCtrR1Out[20]~I .input_sync_reset = "none";
defparam \regCtrR1Out[20]~I .oe_async_reset = "none";
defparam \regCtrR1Out[20]~I .oe_power_up = "low";
defparam \regCtrR1Out[20]~I .oe_register_mode = "none";
defparam \regCtrR1Out[20]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[20]~I .operation_mode = "output";
defparam \regCtrR1Out[20]~I .output_async_reset = "none";
defparam \regCtrR1Out[20]~I .output_power_up = "low";
defparam \regCtrR1Out[20]~I .output_register_mode = "none";
defparam \regCtrR1Out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[21]~I (
	.datain(\ctrR1|regOut [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[21]));
// synopsys translate_off
defparam \regCtrR1Out[21]~I .input_async_reset = "none";
defparam \regCtrR1Out[21]~I .input_power_up = "low";
defparam \regCtrR1Out[21]~I .input_register_mode = "none";
defparam \regCtrR1Out[21]~I .input_sync_reset = "none";
defparam \regCtrR1Out[21]~I .oe_async_reset = "none";
defparam \regCtrR1Out[21]~I .oe_power_up = "low";
defparam \regCtrR1Out[21]~I .oe_register_mode = "none";
defparam \regCtrR1Out[21]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[21]~I .operation_mode = "output";
defparam \regCtrR1Out[21]~I .output_async_reset = "none";
defparam \regCtrR1Out[21]~I .output_power_up = "low";
defparam \regCtrR1Out[21]~I .output_register_mode = "none";
defparam \regCtrR1Out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[22]));
// synopsys translate_off
defparam \regCtrR1Out[22]~I .input_async_reset = "none";
defparam \regCtrR1Out[22]~I .input_power_up = "low";
defparam \regCtrR1Out[22]~I .input_register_mode = "none";
defparam \regCtrR1Out[22]~I .input_sync_reset = "none";
defparam \regCtrR1Out[22]~I .oe_async_reset = "none";
defparam \regCtrR1Out[22]~I .oe_power_up = "low";
defparam \regCtrR1Out[22]~I .oe_register_mode = "none";
defparam \regCtrR1Out[22]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[22]~I .operation_mode = "output";
defparam \regCtrR1Out[22]~I .output_async_reset = "none";
defparam \regCtrR1Out[22]~I .output_power_up = "low";
defparam \regCtrR1Out[22]~I .output_register_mode = "none";
defparam \regCtrR1Out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[23]));
// synopsys translate_off
defparam \regCtrR1Out[23]~I .input_async_reset = "none";
defparam \regCtrR1Out[23]~I .input_power_up = "low";
defparam \regCtrR1Out[23]~I .input_register_mode = "none";
defparam \regCtrR1Out[23]~I .input_sync_reset = "none";
defparam \regCtrR1Out[23]~I .oe_async_reset = "none";
defparam \regCtrR1Out[23]~I .oe_power_up = "low";
defparam \regCtrR1Out[23]~I .oe_register_mode = "none";
defparam \regCtrR1Out[23]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[23]~I .operation_mode = "output";
defparam \regCtrR1Out[23]~I .output_async_reset = "none";
defparam \regCtrR1Out[23]~I .output_power_up = "low";
defparam \regCtrR1Out[23]~I .output_register_mode = "none";
defparam \regCtrR1Out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[24]));
// synopsys translate_off
defparam \regCtrR1Out[24]~I .input_async_reset = "none";
defparam \regCtrR1Out[24]~I .input_power_up = "low";
defparam \regCtrR1Out[24]~I .input_register_mode = "none";
defparam \regCtrR1Out[24]~I .input_sync_reset = "none";
defparam \regCtrR1Out[24]~I .oe_async_reset = "none";
defparam \regCtrR1Out[24]~I .oe_power_up = "low";
defparam \regCtrR1Out[24]~I .oe_register_mode = "none";
defparam \regCtrR1Out[24]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[24]~I .operation_mode = "output";
defparam \regCtrR1Out[24]~I .output_async_reset = "none";
defparam \regCtrR1Out[24]~I .output_power_up = "low";
defparam \regCtrR1Out[24]~I .output_register_mode = "none";
defparam \regCtrR1Out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[25]));
// synopsys translate_off
defparam \regCtrR1Out[25]~I .input_async_reset = "none";
defparam \regCtrR1Out[25]~I .input_power_up = "low";
defparam \regCtrR1Out[25]~I .input_register_mode = "none";
defparam \regCtrR1Out[25]~I .input_sync_reset = "none";
defparam \regCtrR1Out[25]~I .oe_async_reset = "none";
defparam \regCtrR1Out[25]~I .oe_power_up = "low";
defparam \regCtrR1Out[25]~I .oe_register_mode = "none";
defparam \regCtrR1Out[25]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[25]~I .operation_mode = "output";
defparam \regCtrR1Out[25]~I .output_async_reset = "none";
defparam \regCtrR1Out[25]~I .output_power_up = "low";
defparam \regCtrR1Out[25]~I .output_register_mode = "none";
defparam \regCtrR1Out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[26]));
// synopsys translate_off
defparam \regCtrR1Out[26]~I .input_async_reset = "none";
defparam \regCtrR1Out[26]~I .input_power_up = "low";
defparam \regCtrR1Out[26]~I .input_register_mode = "none";
defparam \regCtrR1Out[26]~I .input_sync_reset = "none";
defparam \regCtrR1Out[26]~I .oe_async_reset = "none";
defparam \regCtrR1Out[26]~I .oe_power_up = "low";
defparam \regCtrR1Out[26]~I .oe_register_mode = "none";
defparam \regCtrR1Out[26]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[26]~I .operation_mode = "output";
defparam \regCtrR1Out[26]~I .output_async_reset = "none";
defparam \regCtrR1Out[26]~I .output_power_up = "low";
defparam \regCtrR1Out[26]~I .output_register_mode = "none";
defparam \regCtrR1Out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[27]));
// synopsys translate_off
defparam \regCtrR1Out[27]~I .input_async_reset = "none";
defparam \regCtrR1Out[27]~I .input_power_up = "low";
defparam \regCtrR1Out[27]~I .input_register_mode = "none";
defparam \regCtrR1Out[27]~I .input_sync_reset = "none";
defparam \regCtrR1Out[27]~I .oe_async_reset = "none";
defparam \regCtrR1Out[27]~I .oe_power_up = "low";
defparam \regCtrR1Out[27]~I .oe_register_mode = "none";
defparam \regCtrR1Out[27]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[27]~I .operation_mode = "output";
defparam \regCtrR1Out[27]~I .output_async_reset = "none";
defparam \regCtrR1Out[27]~I .output_power_up = "low";
defparam \regCtrR1Out[27]~I .output_register_mode = "none";
defparam \regCtrR1Out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[28]));
// synopsys translate_off
defparam \regCtrR1Out[28]~I .input_async_reset = "none";
defparam \regCtrR1Out[28]~I .input_power_up = "low";
defparam \regCtrR1Out[28]~I .input_register_mode = "none";
defparam \regCtrR1Out[28]~I .input_sync_reset = "none";
defparam \regCtrR1Out[28]~I .oe_async_reset = "none";
defparam \regCtrR1Out[28]~I .oe_power_up = "low";
defparam \regCtrR1Out[28]~I .oe_register_mode = "none";
defparam \regCtrR1Out[28]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[28]~I .operation_mode = "output";
defparam \regCtrR1Out[28]~I .output_async_reset = "none";
defparam \regCtrR1Out[28]~I .output_power_up = "low";
defparam \regCtrR1Out[28]~I .output_register_mode = "none";
defparam \regCtrR1Out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[29]));
// synopsys translate_off
defparam \regCtrR1Out[29]~I .input_async_reset = "none";
defparam \regCtrR1Out[29]~I .input_power_up = "low";
defparam \regCtrR1Out[29]~I .input_register_mode = "none";
defparam \regCtrR1Out[29]~I .input_sync_reset = "none";
defparam \regCtrR1Out[29]~I .oe_async_reset = "none";
defparam \regCtrR1Out[29]~I .oe_power_up = "low";
defparam \regCtrR1Out[29]~I .oe_register_mode = "none";
defparam \regCtrR1Out[29]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[29]~I .operation_mode = "output";
defparam \regCtrR1Out[29]~I .output_async_reset = "none";
defparam \regCtrR1Out[29]~I .output_power_up = "low";
defparam \regCtrR1Out[29]~I .output_register_mode = "none";
defparam \regCtrR1Out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[30]));
// synopsys translate_off
defparam \regCtrR1Out[30]~I .input_async_reset = "none";
defparam \regCtrR1Out[30]~I .input_power_up = "low";
defparam \regCtrR1Out[30]~I .input_register_mode = "none";
defparam \regCtrR1Out[30]~I .input_sync_reset = "none";
defparam \regCtrR1Out[30]~I .oe_async_reset = "none";
defparam \regCtrR1Out[30]~I .oe_power_up = "low";
defparam \regCtrR1Out[30]~I .oe_register_mode = "none";
defparam \regCtrR1Out[30]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[30]~I .operation_mode = "output";
defparam \regCtrR1Out[30]~I .output_async_reset = "none";
defparam \regCtrR1Out[30]~I .output_power_up = "low";
defparam \regCtrR1Out[30]~I .output_register_mode = "none";
defparam \regCtrR1Out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR1Out[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR1Out[31]));
// synopsys translate_off
defparam \regCtrR1Out[31]~I .input_async_reset = "none";
defparam \regCtrR1Out[31]~I .input_power_up = "low";
defparam \regCtrR1Out[31]~I .input_register_mode = "none";
defparam \regCtrR1Out[31]~I .input_sync_reset = "none";
defparam \regCtrR1Out[31]~I .oe_async_reset = "none";
defparam \regCtrR1Out[31]~I .oe_power_up = "low";
defparam \regCtrR1Out[31]~I .oe_register_mode = "none";
defparam \regCtrR1Out[31]~I .oe_sync_reset = "none";
defparam \regCtrR1Out[31]~I .operation_mode = "output";
defparam \regCtrR1Out[31]~I .output_async_reset = "none";
defparam \regCtrR1Out[31]~I .output_power_up = "low";
defparam \regCtrR1Out[31]~I .output_register_mode = "none";
defparam \regCtrR1Out[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[0]~I (
	.datain(\ctrR3|regOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[0]));
// synopsys translate_off
defparam \regCtrR3Out[0]~I .input_async_reset = "none";
defparam \regCtrR3Out[0]~I .input_power_up = "low";
defparam \regCtrR3Out[0]~I .input_register_mode = "none";
defparam \regCtrR3Out[0]~I .input_sync_reset = "none";
defparam \regCtrR3Out[0]~I .oe_async_reset = "none";
defparam \regCtrR3Out[0]~I .oe_power_up = "low";
defparam \regCtrR3Out[0]~I .oe_register_mode = "none";
defparam \regCtrR3Out[0]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[0]~I .operation_mode = "output";
defparam \regCtrR3Out[0]~I .output_async_reset = "none";
defparam \regCtrR3Out[0]~I .output_power_up = "low";
defparam \regCtrR3Out[0]~I .output_register_mode = "none";
defparam \regCtrR3Out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[1]~I (
	.datain(\ctrR3|regOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[1]));
// synopsys translate_off
defparam \regCtrR3Out[1]~I .input_async_reset = "none";
defparam \regCtrR3Out[1]~I .input_power_up = "low";
defparam \regCtrR3Out[1]~I .input_register_mode = "none";
defparam \regCtrR3Out[1]~I .input_sync_reset = "none";
defparam \regCtrR3Out[1]~I .oe_async_reset = "none";
defparam \regCtrR3Out[1]~I .oe_power_up = "low";
defparam \regCtrR3Out[1]~I .oe_register_mode = "none";
defparam \regCtrR3Out[1]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[1]~I .operation_mode = "output";
defparam \regCtrR3Out[1]~I .output_async_reset = "none";
defparam \regCtrR3Out[1]~I .output_power_up = "low";
defparam \regCtrR3Out[1]~I .output_register_mode = "none";
defparam \regCtrR3Out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[2]~I (
	.datain(\ctrR3|regOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[2]));
// synopsys translate_off
defparam \regCtrR3Out[2]~I .input_async_reset = "none";
defparam \regCtrR3Out[2]~I .input_power_up = "low";
defparam \regCtrR3Out[2]~I .input_register_mode = "none";
defparam \regCtrR3Out[2]~I .input_sync_reset = "none";
defparam \regCtrR3Out[2]~I .oe_async_reset = "none";
defparam \regCtrR3Out[2]~I .oe_power_up = "low";
defparam \regCtrR3Out[2]~I .oe_register_mode = "none";
defparam \regCtrR3Out[2]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[2]~I .operation_mode = "output";
defparam \regCtrR3Out[2]~I .output_async_reset = "none";
defparam \regCtrR3Out[2]~I .output_power_up = "low";
defparam \regCtrR3Out[2]~I .output_register_mode = "none";
defparam \regCtrR3Out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[3]~I (
	.datain(\ctrR3|regOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[3]));
// synopsys translate_off
defparam \regCtrR3Out[3]~I .input_async_reset = "none";
defparam \regCtrR3Out[3]~I .input_power_up = "low";
defparam \regCtrR3Out[3]~I .input_register_mode = "none";
defparam \regCtrR3Out[3]~I .input_sync_reset = "none";
defparam \regCtrR3Out[3]~I .oe_async_reset = "none";
defparam \regCtrR3Out[3]~I .oe_power_up = "low";
defparam \regCtrR3Out[3]~I .oe_register_mode = "none";
defparam \regCtrR3Out[3]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[3]~I .operation_mode = "output";
defparam \regCtrR3Out[3]~I .output_async_reset = "none";
defparam \regCtrR3Out[3]~I .output_power_up = "low";
defparam \regCtrR3Out[3]~I .output_register_mode = "none";
defparam \regCtrR3Out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[4]~I (
	.datain(\ctrR3|regOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[4]));
// synopsys translate_off
defparam \regCtrR3Out[4]~I .input_async_reset = "none";
defparam \regCtrR3Out[4]~I .input_power_up = "low";
defparam \regCtrR3Out[4]~I .input_register_mode = "none";
defparam \regCtrR3Out[4]~I .input_sync_reset = "none";
defparam \regCtrR3Out[4]~I .oe_async_reset = "none";
defparam \regCtrR3Out[4]~I .oe_power_up = "low";
defparam \regCtrR3Out[4]~I .oe_register_mode = "none";
defparam \regCtrR3Out[4]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[4]~I .operation_mode = "output";
defparam \regCtrR3Out[4]~I .output_async_reset = "none";
defparam \regCtrR3Out[4]~I .output_power_up = "low";
defparam \regCtrR3Out[4]~I .output_register_mode = "none";
defparam \regCtrR3Out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[5]~I (
	.datain(\ctrR3|regOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[5]));
// synopsys translate_off
defparam \regCtrR3Out[5]~I .input_async_reset = "none";
defparam \regCtrR3Out[5]~I .input_power_up = "low";
defparam \regCtrR3Out[5]~I .input_register_mode = "none";
defparam \regCtrR3Out[5]~I .input_sync_reset = "none";
defparam \regCtrR3Out[5]~I .oe_async_reset = "none";
defparam \regCtrR3Out[5]~I .oe_power_up = "low";
defparam \regCtrR3Out[5]~I .oe_register_mode = "none";
defparam \regCtrR3Out[5]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[5]~I .operation_mode = "output";
defparam \regCtrR3Out[5]~I .output_async_reset = "none";
defparam \regCtrR3Out[5]~I .output_power_up = "low";
defparam \regCtrR3Out[5]~I .output_register_mode = "none";
defparam \regCtrR3Out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[6]~I (
	.datain(\ctrR3|regOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[6]));
// synopsys translate_off
defparam \regCtrR3Out[6]~I .input_async_reset = "none";
defparam \regCtrR3Out[6]~I .input_power_up = "low";
defparam \regCtrR3Out[6]~I .input_register_mode = "none";
defparam \regCtrR3Out[6]~I .input_sync_reset = "none";
defparam \regCtrR3Out[6]~I .oe_async_reset = "none";
defparam \regCtrR3Out[6]~I .oe_power_up = "low";
defparam \regCtrR3Out[6]~I .oe_register_mode = "none";
defparam \regCtrR3Out[6]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[6]~I .operation_mode = "output";
defparam \regCtrR3Out[6]~I .output_async_reset = "none";
defparam \regCtrR3Out[6]~I .output_power_up = "low";
defparam \regCtrR3Out[6]~I .output_register_mode = "none";
defparam \regCtrR3Out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[7]~I (
	.datain(\ctrR3|regOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[7]));
// synopsys translate_off
defparam \regCtrR3Out[7]~I .input_async_reset = "none";
defparam \regCtrR3Out[7]~I .input_power_up = "low";
defparam \regCtrR3Out[7]~I .input_register_mode = "none";
defparam \regCtrR3Out[7]~I .input_sync_reset = "none";
defparam \regCtrR3Out[7]~I .oe_async_reset = "none";
defparam \regCtrR3Out[7]~I .oe_power_up = "low";
defparam \regCtrR3Out[7]~I .oe_register_mode = "none";
defparam \regCtrR3Out[7]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[7]~I .operation_mode = "output";
defparam \regCtrR3Out[7]~I .output_async_reset = "none";
defparam \regCtrR3Out[7]~I .output_power_up = "low";
defparam \regCtrR3Out[7]~I .output_register_mode = "none";
defparam \regCtrR3Out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[8]~I (
	.datain(\ctrR3|regOut [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[8]));
// synopsys translate_off
defparam \regCtrR3Out[8]~I .input_async_reset = "none";
defparam \regCtrR3Out[8]~I .input_power_up = "low";
defparam \regCtrR3Out[8]~I .input_register_mode = "none";
defparam \regCtrR3Out[8]~I .input_sync_reset = "none";
defparam \regCtrR3Out[8]~I .oe_async_reset = "none";
defparam \regCtrR3Out[8]~I .oe_power_up = "low";
defparam \regCtrR3Out[8]~I .oe_register_mode = "none";
defparam \regCtrR3Out[8]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[8]~I .operation_mode = "output";
defparam \regCtrR3Out[8]~I .output_async_reset = "none";
defparam \regCtrR3Out[8]~I .output_power_up = "low";
defparam \regCtrR3Out[8]~I .output_register_mode = "none";
defparam \regCtrR3Out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[9]~I (
	.datain(\ctrR3|regOut [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[9]));
// synopsys translate_off
defparam \regCtrR3Out[9]~I .input_async_reset = "none";
defparam \regCtrR3Out[9]~I .input_power_up = "low";
defparam \regCtrR3Out[9]~I .input_register_mode = "none";
defparam \regCtrR3Out[9]~I .input_sync_reset = "none";
defparam \regCtrR3Out[9]~I .oe_async_reset = "none";
defparam \regCtrR3Out[9]~I .oe_power_up = "low";
defparam \regCtrR3Out[9]~I .oe_register_mode = "none";
defparam \regCtrR3Out[9]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[9]~I .operation_mode = "output";
defparam \regCtrR3Out[9]~I .output_async_reset = "none";
defparam \regCtrR3Out[9]~I .output_power_up = "low";
defparam \regCtrR3Out[9]~I .output_register_mode = "none";
defparam \regCtrR3Out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[10]~I (
	.datain(\ctrR3|regOut [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[10]));
// synopsys translate_off
defparam \regCtrR3Out[10]~I .input_async_reset = "none";
defparam \regCtrR3Out[10]~I .input_power_up = "low";
defparam \regCtrR3Out[10]~I .input_register_mode = "none";
defparam \regCtrR3Out[10]~I .input_sync_reset = "none";
defparam \regCtrR3Out[10]~I .oe_async_reset = "none";
defparam \regCtrR3Out[10]~I .oe_power_up = "low";
defparam \regCtrR3Out[10]~I .oe_register_mode = "none";
defparam \regCtrR3Out[10]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[10]~I .operation_mode = "output";
defparam \regCtrR3Out[10]~I .output_async_reset = "none";
defparam \regCtrR3Out[10]~I .output_power_up = "low";
defparam \regCtrR3Out[10]~I .output_register_mode = "none";
defparam \regCtrR3Out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[11]~I (
	.datain(\ctrR3|regOut [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[11]));
// synopsys translate_off
defparam \regCtrR3Out[11]~I .input_async_reset = "none";
defparam \regCtrR3Out[11]~I .input_power_up = "low";
defparam \regCtrR3Out[11]~I .input_register_mode = "none";
defparam \regCtrR3Out[11]~I .input_sync_reset = "none";
defparam \regCtrR3Out[11]~I .oe_async_reset = "none";
defparam \regCtrR3Out[11]~I .oe_power_up = "low";
defparam \regCtrR3Out[11]~I .oe_register_mode = "none";
defparam \regCtrR3Out[11]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[11]~I .operation_mode = "output";
defparam \regCtrR3Out[11]~I .output_async_reset = "none";
defparam \regCtrR3Out[11]~I .output_power_up = "low";
defparam \regCtrR3Out[11]~I .output_register_mode = "none";
defparam \regCtrR3Out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[12]~I (
	.datain(\ctrR3|regOut [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[12]));
// synopsys translate_off
defparam \regCtrR3Out[12]~I .input_async_reset = "none";
defparam \regCtrR3Out[12]~I .input_power_up = "low";
defparam \regCtrR3Out[12]~I .input_register_mode = "none";
defparam \regCtrR3Out[12]~I .input_sync_reset = "none";
defparam \regCtrR3Out[12]~I .oe_async_reset = "none";
defparam \regCtrR3Out[12]~I .oe_power_up = "low";
defparam \regCtrR3Out[12]~I .oe_register_mode = "none";
defparam \regCtrR3Out[12]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[12]~I .operation_mode = "output";
defparam \regCtrR3Out[12]~I .output_async_reset = "none";
defparam \regCtrR3Out[12]~I .output_power_up = "low";
defparam \regCtrR3Out[12]~I .output_register_mode = "none";
defparam \regCtrR3Out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[13]~I (
	.datain(\ctrR3|regOut [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[13]));
// synopsys translate_off
defparam \regCtrR3Out[13]~I .input_async_reset = "none";
defparam \regCtrR3Out[13]~I .input_power_up = "low";
defparam \regCtrR3Out[13]~I .input_register_mode = "none";
defparam \regCtrR3Out[13]~I .input_sync_reset = "none";
defparam \regCtrR3Out[13]~I .oe_async_reset = "none";
defparam \regCtrR3Out[13]~I .oe_power_up = "low";
defparam \regCtrR3Out[13]~I .oe_register_mode = "none";
defparam \regCtrR3Out[13]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[13]~I .operation_mode = "output";
defparam \regCtrR3Out[13]~I .output_async_reset = "none";
defparam \regCtrR3Out[13]~I .output_power_up = "low";
defparam \regCtrR3Out[13]~I .output_register_mode = "none";
defparam \regCtrR3Out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[14]~I (
	.datain(\ctrR3|regOut [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[14]));
// synopsys translate_off
defparam \regCtrR3Out[14]~I .input_async_reset = "none";
defparam \regCtrR3Out[14]~I .input_power_up = "low";
defparam \regCtrR3Out[14]~I .input_register_mode = "none";
defparam \regCtrR3Out[14]~I .input_sync_reset = "none";
defparam \regCtrR3Out[14]~I .oe_async_reset = "none";
defparam \regCtrR3Out[14]~I .oe_power_up = "low";
defparam \regCtrR3Out[14]~I .oe_register_mode = "none";
defparam \regCtrR3Out[14]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[14]~I .operation_mode = "output";
defparam \regCtrR3Out[14]~I .output_async_reset = "none";
defparam \regCtrR3Out[14]~I .output_power_up = "low";
defparam \regCtrR3Out[14]~I .output_register_mode = "none";
defparam \regCtrR3Out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[15]~I (
	.datain(\ctrR3|regOut [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[15]));
// synopsys translate_off
defparam \regCtrR3Out[15]~I .input_async_reset = "none";
defparam \regCtrR3Out[15]~I .input_power_up = "low";
defparam \regCtrR3Out[15]~I .input_register_mode = "none";
defparam \regCtrR3Out[15]~I .input_sync_reset = "none";
defparam \regCtrR3Out[15]~I .oe_async_reset = "none";
defparam \regCtrR3Out[15]~I .oe_power_up = "low";
defparam \regCtrR3Out[15]~I .oe_register_mode = "none";
defparam \regCtrR3Out[15]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[15]~I .operation_mode = "output";
defparam \regCtrR3Out[15]~I .output_async_reset = "none";
defparam \regCtrR3Out[15]~I .output_power_up = "low";
defparam \regCtrR3Out[15]~I .output_register_mode = "none";
defparam \regCtrR3Out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[16]~I (
	.datain(\ctrR3|regOut [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[16]));
// synopsys translate_off
defparam \regCtrR3Out[16]~I .input_async_reset = "none";
defparam \regCtrR3Out[16]~I .input_power_up = "low";
defparam \regCtrR3Out[16]~I .input_register_mode = "none";
defparam \regCtrR3Out[16]~I .input_sync_reset = "none";
defparam \regCtrR3Out[16]~I .oe_async_reset = "none";
defparam \regCtrR3Out[16]~I .oe_power_up = "low";
defparam \regCtrR3Out[16]~I .oe_register_mode = "none";
defparam \regCtrR3Out[16]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[16]~I .operation_mode = "output";
defparam \regCtrR3Out[16]~I .output_async_reset = "none";
defparam \regCtrR3Out[16]~I .output_power_up = "low";
defparam \regCtrR3Out[16]~I .output_register_mode = "none";
defparam \regCtrR3Out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[17]~I (
	.datain(\ctrR3|regOut [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[17]));
// synopsys translate_off
defparam \regCtrR3Out[17]~I .input_async_reset = "none";
defparam \regCtrR3Out[17]~I .input_power_up = "low";
defparam \regCtrR3Out[17]~I .input_register_mode = "none";
defparam \regCtrR3Out[17]~I .input_sync_reset = "none";
defparam \regCtrR3Out[17]~I .oe_async_reset = "none";
defparam \regCtrR3Out[17]~I .oe_power_up = "low";
defparam \regCtrR3Out[17]~I .oe_register_mode = "none";
defparam \regCtrR3Out[17]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[17]~I .operation_mode = "output";
defparam \regCtrR3Out[17]~I .output_async_reset = "none";
defparam \regCtrR3Out[17]~I .output_power_up = "low";
defparam \regCtrR3Out[17]~I .output_register_mode = "none";
defparam \regCtrR3Out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[18]~I (
	.datain(\ctrR3|regOut [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[18]));
// synopsys translate_off
defparam \regCtrR3Out[18]~I .input_async_reset = "none";
defparam \regCtrR3Out[18]~I .input_power_up = "low";
defparam \regCtrR3Out[18]~I .input_register_mode = "none";
defparam \regCtrR3Out[18]~I .input_sync_reset = "none";
defparam \regCtrR3Out[18]~I .oe_async_reset = "none";
defparam \regCtrR3Out[18]~I .oe_power_up = "low";
defparam \regCtrR3Out[18]~I .oe_register_mode = "none";
defparam \regCtrR3Out[18]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[18]~I .operation_mode = "output";
defparam \regCtrR3Out[18]~I .output_async_reset = "none";
defparam \regCtrR3Out[18]~I .output_power_up = "low";
defparam \regCtrR3Out[18]~I .output_register_mode = "none";
defparam \regCtrR3Out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[19]~I (
	.datain(\ctrR3|regOut [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[19]));
// synopsys translate_off
defparam \regCtrR3Out[19]~I .input_async_reset = "none";
defparam \regCtrR3Out[19]~I .input_power_up = "low";
defparam \regCtrR3Out[19]~I .input_register_mode = "none";
defparam \regCtrR3Out[19]~I .input_sync_reset = "none";
defparam \regCtrR3Out[19]~I .oe_async_reset = "none";
defparam \regCtrR3Out[19]~I .oe_power_up = "low";
defparam \regCtrR3Out[19]~I .oe_register_mode = "none";
defparam \regCtrR3Out[19]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[19]~I .operation_mode = "output";
defparam \regCtrR3Out[19]~I .output_async_reset = "none";
defparam \regCtrR3Out[19]~I .output_power_up = "low";
defparam \regCtrR3Out[19]~I .output_register_mode = "none";
defparam \regCtrR3Out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[20]~I (
	.datain(\ctrR3|regOut [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[20]));
// synopsys translate_off
defparam \regCtrR3Out[20]~I .input_async_reset = "none";
defparam \regCtrR3Out[20]~I .input_power_up = "low";
defparam \regCtrR3Out[20]~I .input_register_mode = "none";
defparam \regCtrR3Out[20]~I .input_sync_reset = "none";
defparam \regCtrR3Out[20]~I .oe_async_reset = "none";
defparam \regCtrR3Out[20]~I .oe_power_up = "low";
defparam \regCtrR3Out[20]~I .oe_register_mode = "none";
defparam \regCtrR3Out[20]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[20]~I .operation_mode = "output";
defparam \regCtrR3Out[20]~I .output_async_reset = "none";
defparam \regCtrR3Out[20]~I .output_power_up = "low";
defparam \regCtrR3Out[20]~I .output_register_mode = "none";
defparam \regCtrR3Out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[21]~I (
	.datain(\ctrR3|regOut [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[21]));
// synopsys translate_off
defparam \regCtrR3Out[21]~I .input_async_reset = "none";
defparam \regCtrR3Out[21]~I .input_power_up = "low";
defparam \regCtrR3Out[21]~I .input_register_mode = "none";
defparam \regCtrR3Out[21]~I .input_sync_reset = "none";
defparam \regCtrR3Out[21]~I .oe_async_reset = "none";
defparam \regCtrR3Out[21]~I .oe_power_up = "low";
defparam \regCtrR3Out[21]~I .oe_register_mode = "none";
defparam \regCtrR3Out[21]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[21]~I .operation_mode = "output";
defparam \regCtrR3Out[21]~I .output_async_reset = "none";
defparam \regCtrR3Out[21]~I .output_power_up = "low";
defparam \regCtrR3Out[21]~I .output_register_mode = "none";
defparam \regCtrR3Out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[22]));
// synopsys translate_off
defparam \regCtrR3Out[22]~I .input_async_reset = "none";
defparam \regCtrR3Out[22]~I .input_power_up = "low";
defparam \regCtrR3Out[22]~I .input_register_mode = "none";
defparam \regCtrR3Out[22]~I .input_sync_reset = "none";
defparam \regCtrR3Out[22]~I .oe_async_reset = "none";
defparam \regCtrR3Out[22]~I .oe_power_up = "low";
defparam \regCtrR3Out[22]~I .oe_register_mode = "none";
defparam \regCtrR3Out[22]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[22]~I .operation_mode = "output";
defparam \regCtrR3Out[22]~I .output_async_reset = "none";
defparam \regCtrR3Out[22]~I .output_power_up = "low";
defparam \regCtrR3Out[22]~I .output_register_mode = "none";
defparam \regCtrR3Out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[23]));
// synopsys translate_off
defparam \regCtrR3Out[23]~I .input_async_reset = "none";
defparam \regCtrR3Out[23]~I .input_power_up = "low";
defparam \regCtrR3Out[23]~I .input_register_mode = "none";
defparam \regCtrR3Out[23]~I .input_sync_reset = "none";
defparam \regCtrR3Out[23]~I .oe_async_reset = "none";
defparam \regCtrR3Out[23]~I .oe_power_up = "low";
defparam \regCtrR3Out[23]~I .oe_register_mode = "none";
defparam \regCtrR3Out[23]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[23]~I .operation_mode = "output";
defparam \regCtrR3Out[23]~I .output_async_reset = "none";
defparam \regCtrR3Out[23]~I .output_power_up = "low";
defparam \regCtrR3Out[23]~I .output_register_mode = "none";
defparam \regCtrR3Out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[24]));
// synopsys translate_off
defparam \regCtrR3Out[24]~I .input_async_reset = "none";
defparam \regCtrR3Out[24]~I .input_power_up = "low";
defparam \regCtrR3Out[24]~I .input_register_mode = "none";
defparam \regCtrR3Out[24]~I .input_sync_reset = "none";
defparam \regCtrR3Out[24]~I .oe_async_reset = "none";
defparam \regCtrR3Out[24]~I .oe_power_up = "low";
defparam \regCtrR3Out[24]~I .oe_register_mode = "none";
defparam \regCtrR3Out[24]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[24]~I .operation_mode = "output";
defparam \regCtrR3Out[24]~I .output_async_reset = "none";
defparam \regCtrR3Out[24]~I .output_power_up = "low";
defparam \regCtrR3Out[24]~I .output_register_mode = "none";
defparam \regCtrR3Out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[25]));
// synopsys translate_off
defparam \regCtrR3Out[25]~I .input_async_reset = "none";
defparam \regCtrR3Out[25]~I .input_power_up = "low";
defparam \regCtrR3Out[25]~I .input_register_mode = "none";
defparam \regCtrR3Out[25]~I .input_sync_reset = "none";
defparam \regCtrR3Out[25]~I .oe_async_reset = "none";
defparam \regCtrR3Out[25]~I .oe_power_up = "low";
defparam \regCtrR3Out[25]~I .oe_register_mode = "none";
defparam \regCtrR3Out[25]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[25]~I .operation_mode = "output";
defparam \regCtrR3Out[25]~I .output_async_reset = "none";
defparam \regCtrR3Out[25]~I .output_power_up = "low";
defparam \regCtrR3Out[25]~I .output_register_mode = "none";
defparam \regCtrR3Out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[26]));
// synopsys translate_off
defparam \regCtrR3Out[26]~I .input_async_reset = "none";
defparam \regCtrR3Out[26]~I .input_power_up = "low";
defparam \regCtrR3Out[26]~I .input_register_mode = "none";
defparam \regCtrR3Out[26]~I .input_sync_reset = "none";
defparam \regCtrR3Out[26]~I .oe_async_reset = "none";
defparam \regCtrR3Out[26]~I .oe_power_up = "low";
defparam \regCtrR3Out[26]~I .oe_register_mode = "none";
defparam \regCtrR3Out[26]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[26]~I .operation_mode = "output";
defparam \regCtrR3Out[26]~I .output_async_reset = "none";
defparam \regCtrR3Out[26]~I .output_power_up = "low";
defparam \regCtrR3Out[26]~I .output_register_mode = "none";
defparam \regCtrR3Out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[27]));
// synopsys translate_off
defparam \regCtrR3Out[27]~I .input_async_reset = "none";
defparam \regCtrR3Out[27]~I .input_power_up = "low";
defparam \regCtrR3Out[27]~I .input_register_mode = "none";
defparam \regCtrR3Out[27]~I .input_sync_reset = "none";
defparam \regCtrR3Out[27]~I .oe_async_reset = "none";
defparam \regCtrR3Out[27]~I .oe_power_up = "low";
defparam \regCtrR3Out[27]~I .oe_register_mode = "none";
defparam \regCtrR3Out[27]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[27]~I .operation_mode = "output";
defparam \regCtrR3Out[27]~I .output_async_reset = "none";
defparam \regCtrR3Out[27]~I .output_power_up = "low";
defparam \regCtrR3Out[27]~I .output_register_mode = "none";
defparam \regCtrR3Out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[28]));
// synopsys translate_off
defparam \regCtrR3Out[28]~I .input_async_reset = "none";
defparam \regCtrR3Out[28]~I .input_power_up = "low";
defparam \regCtrR3Out[28]~I .input_register_mode = "none";
defparam \regCtrR3Out[28]~I .input_sync_reset = "none";
defparam \regCtrR3Out[28]~I .oe_async_reset = "none";
defparam \regCtrR3Out[28]~I .oe_power_up = "low";
defparam \regCtrR3Out[28]~I .oe_register_mode = "none";
defparam \regCtrR3Out[28]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[28]~I .operation_mode = "output";
defparam \regCtrR3Out[28]~I .output_async_reset = "none";
defparam \regCtrR3Out[28]~I .output_power_up = "low";
defparam \regCtrR3Out[28]~I .output_register_mode = "none";
defparam \regCtrR3Out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[29]));
// synopsys translate_off
defparam \regCtrR3Out[29]~I .input_async_reset = "none";
defparam \regCtrR3Out[29]~I .input_power_up = "low";
defparam \regCtrR3Out[29]~I .input_register_mode = "none";
defparam \regCtrR3Out[29]~I .input_sync_reset = "none";
defparam \regCtrR3Out[29]~I .oe_async_reset = "none";
defparam \regCtrR3Out[29]~I .oe_power_up = "low";
defparam \regCtrR3Out[29]~I .oe_register_mode = "none";
defparam \regCtrR3Out[29]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[29]~I .operation_mode = "output";
defparam \regCtrR3Out[29]~I .output_async_reset = "none";
defparam \regCtrR3Out[29]~I .output_power_up = "low";
defparam \regCtrR3Out[29]~I .output_register_mode = "none";
defparam \regCtrR3Out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[30]));
// synopsys translate_off
defparam \regCtrR3Out[30]~I .input_async_reset = "none";
defparam \regCtrR3Out[30]~I .input_power_up = "low";
defparam \regCtrR3Out[30]~I .input_register_mode = "none";
defparam \regCtrR3Out[30]~I .input_sync_reset = "none";
defparam \regCtrR3Out[30]~I .oe_async_reset = "none";
defparam \regCtrR3Out[30]~I .oe_power_up = "low";
defparam \regCtrR3Out[30]~I .oe_register_mode = "none";
defparam \regCtrR3Out[30]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[30]~I .operation_mode = "output";
defparam \regCtrR3Out[30]~I .output_async_reset = "none";
defparam \regCtrR3Out[30]~I .output_power_up = "low";
defparam \regCtrR3Out[30]~I .output_register_mode = "none";
defparam \regCtrR3Out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regCtrR3Out[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regCtrR3Out[31]));
// synopsys translate_off
defparam \regCtrR3Out[31]~I .input_async_reset = "none";
defparam \regCtrR3Out[31]~I .input_power_up = "low";
defparam \regCtrR3Out[31]~I .input_register_mode = "none";
defparam \regCtrR3Out[31]~I .input_sync_reset = "none";
defparam \regCtrR3Out[31]~I .oe_async_reset = "none";
defparam \regCtrR3Out[31]~I .oe_power_up = "low";
defparam \regCtrR3Out[31]~I .oe_register_mode = "none";
defparam \regCtrR3Out[31]~I .oe_sync_reset = "none";
defparam \regCtrR3Out[31]~I .operation_mode = "output";
defparam \regCtrR3Out[31]~I .output_async_reset = "none";
defparam \regCtrR3Out[31]~I .output_power_up = "low";
defparam \regCtrR3Out[31]~I .output_register_mode = "none";
defparam \regCtrR3Out[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
