Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 27 20:13:59 2020
| Host         : Mitko-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file siren_timing_summary_routed.rpt -pb siren_timing_summary_routed.pb -rpx siren_timing_summary_routed.rpx -warn_on_violation
| Design       : siren
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: tcount_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     55.774        0.000                      0                   22        0.240        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        55.774        0.000                      0                   22        0.240        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       55.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.774ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (sys_clk_pin rise@60.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.674ns (39.583%)  route 2.555ns (60.417%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 64.927 - 60.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.227    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.778     6.460    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.556 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.778     8.334    dac_LRCK_OBUF_BUFG
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.008 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.008    tcount_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    tcount_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.456 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.456    tcount_reg[16]_i_1_n_6
    SLICE_X52Y94         FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    60.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    63.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    64.927    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.276    65.203    
                         clock uncertainty           -0.035    65.167    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)        0.062    65.229    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                         65.229    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 55.774    

Slack (MET) :             55.795ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (sys_clk_pin rise@60.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.653ns (39.282%)  route 2.555ns (60.718%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 64.927 - 60.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.227    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.778     6.460    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.556 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.778     8.334    dac_LRCK_OBUF_BUFG
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.008 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.008    tcount_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    tcount_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.435 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.435    tcount_reg[16]_i_1_n_4
    SLICE_X52Y94         FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    60.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    63.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    64.927    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  tcount_reg[19]/C
                         clock pessimism              0.276    65.203    
                         clock uncertainty           -0.035    65.167    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)        0.062    65.229    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         65.229    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                 55.795    

Slack (MET) :             55.869ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (sys_clk_pin rise@60.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.579ns (38.195%)  route 2.555ns (61.805%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 64.927 - 60.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.227    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.778     6.460    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.556 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.778     8.334    dac_LRCK_OBUF_BUFG
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.008 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.008    tcount_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    tcount_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.361 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.361    tcount_reg[16]_i_1_n_5
    SLICE_X52Y94         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    60.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    63.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    64.927    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism              0.276    65.203    
                         clock uncertainty           -0.035    65.167    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)        0.062    65.229    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         65.229    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 55.869    

Slack (MET) :             55.885ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (sys_clk_pin rise@60.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.563ns (37.955%)  route 2.555ns (62.045%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 64.927 - 60.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.227    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.778     6.460    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.556 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.778     8.334    dac_LRCK_OBUF_BUFG
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.008 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.008    tcount_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    tcount_reg[12]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.345 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.345    tcount_reg[16]_i_1_n_7
    SLICE_X52Y94         FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    60.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    63.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    64.927    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.276    65.203    
                         clock uncertainty           -0.035    65.167    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)        0.062    65.229    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         65.229    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                 55.885    

Slack (MET) :             55.888ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (sys_clk_pin rise@60.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.560ns (37.909%)  route 2.555ns (62.090%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 64.927 - 60.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.227    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.778     6.460    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.556 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.778     8.334    dac_LRCK_OBUF_BUFG
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.008 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.008    tcount_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.342 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.342    tcount_reg[12]_i_1_n_6
    SLICE_X52Y93         FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    60.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    63.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    64.927    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.276    65.203    
                         clock uncertainty           -0.035    65.167    
    SLICE_X52Y93         FDRE (Setup_fdre_C_D)        0.062    65.229    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                         65.229    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                 55.888    

Slack (MET) :             55.909ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (sys_clk_pin rise@60.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.539ns (37.591%)  route 2.555ns (62.409%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 64.927 - 60.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.227    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.778     6.460    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.556 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.778     8.334    dac_LRCK_OBUF_BUFG
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.008 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.008    tcount_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.321 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.321    tcount_reg[12]_i_1_n_4
    SLICE_X52Y93         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    60.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    63.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    64.927    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism              0.276    65.203    
                         clock uncertainty           -0.035    65.167    
    SLICE_X52Y93         FDRE (Setup_fdre_C_D)        0.062    65.229    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         65.229    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 55.909    

Slack (MET) :             55.983ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (sys_clk_pin rise@60.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 1.465ns (36.442%)  route 2.555ns (63.558%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 64.927 - 60.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.227    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.778     6.460    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.556 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.778     8.334    dac_LRCK_OBUF_BUFG
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.008 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.008    tcount_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.247 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.247    tcount_reg[12]_i_1_n_5
    SLICE_X52Y93         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    60.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    63.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    64.927    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism              0.276    65.203    
                         clock uncertainty           -0.035    65.167    
    SLICE_X52Y93         FDRE (Setup_fdre_C_D)        0.062    65.229    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         65.229    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                 55.983    

Slack (MET) :             55.999ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (sys_clk_pin rise@60.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.449ns (36.188%)  route 2.555ns (63.812%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 64.927 - 60.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.227    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.778     6.460    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.556 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.778     8.334    dac_LRCK_OBUF_BUFG
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.008 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.008    tcount_reg[8]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.231 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.231    tcount_reg[12]_i_1_n_7
    SLICE_X52Y93         FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    60.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    63.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    64.927    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.276    65.203    
                         clock uncertainty           -0.035    65.167    
    SLICE_X52Y93         FDRE (Setup_fdre_C_D)        0.062    65.229    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         65.229    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                 55.999    

Slack (MET) :             56.156ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (sys_clk_pin rise@60.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.316ns (33.996%)  route 2.555ns (66.004%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 64.926 - 60.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.227    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.778     6.460    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.556 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.778     8.334    dac_LRCK_OBUF_BUFG
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     9.098 r  tcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.098    tcount_reg[8]_i_1_n_4
    SLICE_X52Y92         FDRE                                         r  tcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    60.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    63.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    64.926    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[11]/C
                         clock pessimism              0.301    65.227    
                         clock uncertainty           -0.035    65.191    
    SLICE_X52Y92         FDRE (Setup_fdre_C_D)        0.062    65.253    tcount_reg[11]
  -------------------------------------------------------------------
                         required time                         65.253    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 56.156    

Slack (MET) :             56.216ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (sys_clk_pin rise@60.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.256ns (32.957%)  route 2.555ns (67.043%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 64.926 - 60.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.227    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.778     6.460    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.556 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.778     8.334    dac_LRCK_OBUF_BUFG
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     9.038 r  tcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.038    tcount_reg[8]_i_1_n_5
    SLICE_X52Y92         FDRE                                         r  tcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    60.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    63.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    64.926    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[10]/C
                         clock pessimism              0.301    65.227    
                         clock uncertainty           -0.035    65.191    
    SLICE_X52Y92         FDRE (Setup_fdre_C_D)        0.062    65.253    tcount_reg[10]
  -------------------------------------------------------------------
                         required time                         65.253    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                 56.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.231ns (67.126%)  route 0.113ns (32.874%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  tcount_reg[5]/Q
                         net (fo=4, routed)           0.062     1.685    tcount_reg_n_0_[5]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.730 r  dac_load_L_i_2/O
                         net (fo=1, routed)           0.051     1.781    dac_load_L11_in
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     1.826    dac_load_L0
    SLICE_X53Y91         FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.998    clk_50MHz_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  dac_load_L_reg/C
                         clock pessimism             -0.502     1.495    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.091     1.586    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  tcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.121     1.746    tcount_reg_n_0_[14]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    tcount_reg[12]_i_1_n_5
    SLICE_X52Y93         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  tcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.121     1.746    tcount_reg_n_0_[18]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    tcount_reg[16]_i_1_n_5
    SLICE_X52Y94         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  tcount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.745    tcount_reg_n_0_[10]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  tcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    tcount_reg[8]_i_1_n_5
    SLICE_X52Y92         FDRE                                         r  tcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.998    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[10]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.105     1.587    tcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  tcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.121     1.746    tcount_reg_n_0_[14]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.890 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    tcount_reg[12]_i_1_n_4
    SLICE_X52Y93         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  tcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.121     1.746    tcount_reg_n_0_[18]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.890 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    tcount_reg[16]_i_1_n_4
    SLICE_X52Y94         FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  tcount_reg[19]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  tcount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.745    tcount_reg_n_0_[10]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.889 r  tcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    tcount_reg[8]_i_1_n_4
    SLICE_X52Y92         FDRE                                         r  tcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.998    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[11]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.105     1.587    tcount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.080%)  route 0.227ns (54.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.227     1.850    dac_LRCK_OBUF
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     1.895    dac_load_R0
    SLICE_X53Y91         FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.998    clk_50MHz_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  dac_load_R_reg/C
                         clock pessimism             -0.499     1.498    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.092     1.590    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 tcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.252ns (60.197%)  route 0.167ns (39.803%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  tcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  tcount_reg[6]/Q
                         net (fo=5, routed)           0.167     1.790    tcount_reg_n_0_[6]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  tcount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    tcount_reg[4]_i_1_n_5
    SLICE_X52Y91         FDRE                                         r  tcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.998    clk_50MHz_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  tcount_reg[6]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105     1.587    tcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 tcount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=60.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  tcount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[13]/Q
                         net (fo=1, routed)           0.180     1.804    tcount_reg_n_0_[13]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.914 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.914    tcount_reg[12]_i_1_n_6
    SLICE_X52Y93         FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  tcount_reg[13]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         60.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         60.000      57.845     BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X52Y92    tcount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X52Y92    tcount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X52Y93    tcount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X52Y93    tcount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X52Y93    tcount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X52Y93    tcount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X52Y94    tcount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X52Y94    tcount_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X52Y94    tcount_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         55.000      54.500     SLICE_X52Y92    tcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         55.000      54.500     SLICE_X52Y92    tcount_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         55.000      54.500     SLICE_X52Y93    tcount_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         55.000      54.500     SLICE_X52Y93    tcount_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         55.000      54.500     SLICE_X52Y93    tcount_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         55.000      54.500     SLICE_X52Y93    tcount_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         55.000      54.500     SLICE_X52Y93    tcount_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         55.000      54.500     SLICE_X52Y93    tcount_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         55.000      54.500     SLICE_X52Y93    tcount_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         55.000      54.500     SLICE_X52Y93    tcount_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    tcount_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    tcount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    tcount_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    tcount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    tcount_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    tcount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    tcount_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    tcount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    tcount_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    tcount_reg[14]/C



