Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's1238_bench' from file '../rtl/s1238.v'.
  Done elaborating 's1238_bench'.
Mapping s1238_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map      21902    -940  G3 --> G532
 area_map        20794    -931  G3 --> G537

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      20794    -931         0 G3 --> G537
 incr_delay      21411    -894         0 G5 --> G45_reg/D

  Done mapping s1238_bench
  Synthesis succeeded.
  Incrementally optimizing s1238_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      21411    -894         0 G5 --> G45_reg/D
 incr_delay      23873    -762         0 G4 --> G45_reg/D
 incr_delay      24003    -750         0 G4 --> G41_reg/D
 incr_delay      24249    -747         0 G5 --> G549
 incr_delay      24505    -747         0 G30_reg/CK --> G537
 incr_delay      24343    -739         0 G9 --> G41_reg/D
 incr_delay      24437    -737         0 G30_reg/CK --> G41_reg/D
 init_drc        24437    -737         0 G30_reg/CK --> G41_reg/D
 init_area       24437    -737         0 G30_reg/CK --> G41_reg/D
 rem_buf         22404    -737         0 G30_reg/CK --> G41_reg/D
 rem_inv         21384    -737         0 G30_reg/CK --> G41_reg/D
 merge_bi        20454    -737         0 G30_reg/CK --> G41_reg/D
 glob_area       20271    -737         0 G30_reg/CK --> G41_reg/D
 area_down       20240    -737         0 G30_reg/CK --> G41_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      20240    -737         0 G30_reg/CK --> G41_reg/D
 init_drc        20240    -737         0 G30_reg/CK --> G41_reg/D
 init_area       20240    -737         0 G30_reg/CK --> G41_reg/D
 rem_buf         20083    -737         0 G30_reg/CK --> G41_reg/D
 rem_inv         19895    -737         0 G30_reg/CK --> G41_reg/D
 merge_bi        19795    -737         0 G30_reg/CK --> G41_reg/D
 glob_area       19785    -737         0 G30_reg/CK --> G41_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      19785    -737         0 G30_reg/CK --> G41_reg/D
 init_area       19785    -737         0 G30_reg/CK --> G41_reg/D
 rem_buf         19764    -737         0 G30_reg/CK --> G41_reg/D

  Done mapping s1238_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:13 PM
  Module:                 s1238_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin              Type      Fanout  Load  Slew   Delay   Arrival
                                       (fF)  (ps)    (ps)    (ps)
-----------------------------------------------------------------------
(clock clock)        launch                                      0 R
(in_del_1)           ext delay                          +0       0 F
s1238_bench/G4       in port        4   37.8    38     +25      25 F
g3634/A                                                 +0      25  
g3634/Y              INVX2          3   31.4    43     +40      65 R
g3262/B                                                 +0      65  
g3262/Y              NAND2X1        1    8.1    45     +42     107 F
g3671/B                                                 +0     107  
g3671/Y              NAND3X1        2   14.5    69     +59     166 R
g3670/A                                                 +0     166  
g3670/Y              NAND3X1        1    6.3    40     +34     200 F
g3669/A                                                 +0     200  
g3669/Y              NAND2X1        1    6.3    33     +29     229 R
g3409/A                                                 +0     229  
g3409/Y              NAND2X1        1    6.3    37     +36     265 F
g3238/A                                                 +0     265  
g3238/Y              NAND2X1        1    8.2    44     +31     296 R
g3591/A                                                 +0     296  
g3591/Y              NAND3X1        2   16.3    56     +45     342 F
g3556/C                                                 +0     342  
g3556/Y              NAND3X1        3   22.6    86     +80     422 R
g3549/A                                                 +0     422  
g3549/Y              CLKBUFX2       2   14.1    28     +56     478 R
g47/A                                                   +0     478  
g47/Y                NOR2X1         1    8.1    38     +41     519 F
g3546/B0                                                +0     519  
g3546/Y              AOI21X1        1   18.7    85     +56     575 R
G33_reg/D            DFFSRX1                            +0     575  
G33_reg/CK           setup                       0    +163     738 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)        capture                                     0 R
-----------------------------------------------------------------------
Timing slack :    -738ps (TIMING VIOLATION)
Start-point  : G4
End-point    : G33_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:13 PM
  Module:                 s1238_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                              
  Gate   Instances    Area     Library  
----------------------------------------
AND2X1          30    940.890    gsclib 
AOI21X1         28    878.164    gsclib 
AOI22X1         20    836.360    gsclib 
BUFX3            1     31.363    gsclib 
CLKBUFX1        27    705.672    gsclib 
CLKBUFX2         4    125.452    gsclib 
CLKBUFX3        14    439.082    gsclib 
DFFSRX1         18   2916.774    gsclib 
INVX1          113   2362.717    gsclib 
INVX2           19    496.584    gsclib 
INVX4            6    188.178    gsclib 
INVX8            1     52.272    gsclib 
MX2X1            1     62.726    gsclib 
NAND2X1         99   2587.464    gsclib 
NAND2X2         12    439.080    gsclib 
NAND3X1         59   2158.810    gsclib 
NAND4X1         15    627.270    gsclib 
NOR2X1          61   1594.296    gsclib 
OAI21X1         27   1129.086    gsclib 
OAI22X1          7    439.082    gsclib 
OR2X1           24    752.712    gsclib 
----------------------------------------
total          586  19764.034           

                                      
   Type    Instances    Area   Area % 
--------------------------------------
sequential        18  2916.774   14.8 
inverter         139  3099.751   15.7 
buffer            46  1301.569    6.6 
logic            383 12445.940   63.0 
--------------------------------------
total            586 19764.034  100.0 

Normal exit.
