Analysis & Synthesis report for top_xiaobo
Wed Mar 31 15:55:51 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|altsyncram_6hm1:FIFOram
 14. Source assignments for out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo|altsyncram_2hm1:FIFOram
 15. Source assignments for ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated
 16. Parameter Settings for User Entity Instance: fifoip:fifo_ad|scfifo:scfifo_component
 17. Parameter Settings for User Entity Instance: out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component
 18. Parameter Settings for User Entity Instance: ram_control:ram_control_real|sirv_gnrl_dfflr:state_dfflr
 19. Parameter Settings for User Entity Instance: ram_control:ram_control_real|sirv_gnrl_dfflr:addr_dfflr
 20. Parameter Settings for User Entity Instance: ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: ram_control:ram_control_real|sirv_gnrl_dfflr:stop_dfflr
 22. Parameter Settings for User Entity Instance: ram_control:ram_control_real|sirv_gnrl_dfflr:addr_r_dfflr
 23. Parameter Settings for User Entity Instance: clk_gen:clk_gen_rv|pllip:pllip_real|altpll:altpll_component
 24. scfifo Parameter Settings by Entity Instance
 25. altsyncram Parameter Settings by Entity Instance
 26. altpll Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "ram_control:ram_control_real|ramip:ramip_xuhuan"
 28. Port Connectivity Checks: "ram_control:ram_control_real|sirv_gnrl_dfflr:state_dfflr"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 31 15:55:51 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top_xiaobo                                  ;
; Top-level Entity Name              ; top_xiaobo                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 205                                         ;
;     Total combinational functions  ; 200                                         ;
;     Dedicated logic registers      ; 50                                          ;
; Total registers                    ; 50                                          ;
; Total pins                         ; 85                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 524,672                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; top_xiaobo         ; top_xiaobo         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../stl/ram_control.v             ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v                           ;         ;
; ../stl/ramip.v                   ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/workary/xiaobo/stl/ramip.v                                 ;         ;
; ../stl/fifoip.v                  ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/workary/xiaobo/stl/fifoip.v                                ;         ;
; ../stl/top_xiaobo.v              ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/workary/xiaobo/stl/top_xiaobo.v                            ;         ;
; ../stl/pllip.v                   ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/workary/xiaobo/stl/pllip.v                                 ;         ;
; ../stl/clk_gen.v                 ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/workary/xiaobo/stl/clk_gen.v                               ;         ;
; ../stl/out_fifo.v                ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/workary/xiaobo/stl/out_fifo.v                              ;         ;
; ../stl/gen_defines.v             ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/workary/xiaobo/stl/gen_defines.v                           ;         ;
; ../stl/fifo_64_fe.v              ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/workary/xiaobo/stl/fifo_64_fe.v                            ;         ;
; ../gen/sirv_gnrl_dffs.v          ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v                        ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; db/scfifo_b231.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/scfifo_b231.tdf                      ;         ;
; db/a_dpfifo_up21.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/a_dpfifo_up21.tdf                    ;         ;
; db/a_fefifo_n4e.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/a_fefifo_n4e.tdf                     ;         ;
; db/cntr_ao7.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/cntr_ao7.tdf                         ;         ;
; db/altsyncram_6hm1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_6hm1.tdf                  ;         ;
; db/cntr_unb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/cntr_unb.tdf                         ;         ;
; db/scfifo_8231.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/scfifo_8231.tdf                      ;         ;
; db/a_dpfifo_f831.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/a_dpfifo_f831.tdf                    ;         ;
; db/a_fefifo_i4e.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/a_fefifo_i4e.tdf                     ;         ;
; db/cntr_9o7.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/cntr_9o7.tdf                         ;         ;
; db/altsyncram_2hm1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_2hm1.tdf                  ;         ;
; db/cntr_tnb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/cntr_tnb.tdf                         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_gsn1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf                  ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/decode_rsa.tdf                       ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/decode_k8a.tdf                       ;         ;
; db/mux_tob.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/mux_tob.tdf                          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pllip_altpll.v                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/xiaobo/per/db/pllip_altpll.v                       ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 205                    ;
;                                             ;                        ;
; Total combinational functions               ; 200                    ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 144                    ;
;     -- 3 input functions                    ; 14                     ;
;     -- <=2 input functions                  ; 42                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 169                    ;
;     -- arithmetic mode                      ; 31                     ;
;                                             ;                        ;
; Total registers                             ; 50                     ;
;     -- Dedicated logic registers            ; 50                     ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 85                     ;
; Total memory bits                           ; 524672                 ;
;                                             ;                        ;
; Embedded Multiplier 9-bit elements          ; 0                      ;
;                                             ;                        ;
; Total PLLs                                  ; 1                      ;
;     -- PLLs                                 ; 1                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; clk_gen:clk_gen_rv|clk ;
; Maximum fan-out                             ; 193                    ;
; Total fan-out                               ; 3456                   ;
; Average fan-out                             ; 6.12                   ;
+---------------------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                          ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top_xiaobo                                  ; 200 (1)             ; 50 (0)                    ; 524672      ; 0            ; 0       ; 0         ; 85   ; 0            ; |top_xiaobo                                                                                                                                                                  ; top_xiaobo      ; work         ;
;    |clk_gen:clk_gen_rv|                      ; 1 (1)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|clk_gen:clk_gen_rv                                                                                                                                               ; clk_gen         ; work         ;
;       |pllip:pllip_real|                     ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|clk_gen:clk_gen_rv|pllip:pllip_real                                                                                                                              ; pllip           ; work         ;
;          |altpll:altpll_component|           ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|clk_gen:clk_gen_rv|pllip:pllip_real|altpll:altpll_component                                                                                                      ; altpll          ; work         ;
;             |pllip_altpll:auto_generated|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|clk_gen:clk_gen_rv|pllip:pllip_real|altpll:altpll_component|pllip_altpll:auto_generated                                                                          ; pllip_altpll    ; work         ;
;    |fifoip:fifo_ad|                          ; 11 (0)              ; 8 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|fifoip:fifo_ad                                                                                                                                                   ; fifoip          ; work         ;
;       |scfifo:scfifo_component|              ; 11 (0)              ; 8 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|fifoip:fifo_ad|scfifo:scfifo_component                                                                                                                           ; scfifo          ; work         ;
;          |scfifo_b231:auto_generated|        ; 11 (0)              ; 8 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated                                                                                                ; scfifo_b231     ; work         ;
;             |a_dpfifo_up21:dpfifo|           ; 11 (1)              ; 8 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo                                                                           ; a_dpfifo_up21   ; work         ;
;                |a_fefifo_n4e:fifo_state|     ; 6 (3)               ; 5 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|a_fefifo_n4e:fifo_state                                                   ; a_fefifo_n4e    ; work         ;
;                   |cntr_ao7:count_usedw|     ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|a_fefifo_n4e:fifo_state|cntr_ao7:count_usedw                              ; cntr_ao7        ; work         ;
;                |altsyncram_6hm1:FIFOram|     ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|altsyncram_6hm1:FIFOram                                                   ; altsyncram_6hm1 ; work         ;
;                |cntr_unb:wr_ptr|             ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|cntr_unb:wr_ptr                                                           ; cntr_unb        ; work         ;
;    |out_fifo:out_fifo_re|                    ; 13 (0)              ; 8 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|out_fifo:out_fifo_re                                                                                                                                             ; out_fifo        ; work         ;
;       |fifo_64_fe:fifo_64_out|               ; 13 (0)              ; 8 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out                                                                                                                      ; fifo_64_fe      ; work         ;
;          |scfifo:scfifo_component|           ; 13 (0)              ; 8 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;             |scfifo_8231:auto_generated|     ; 13 (0)              ; 8 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated                                                                   ; scfifo_8231     ; work         ;
;                |a_dpfifo_f831:dpfifo|        ; 13 (2)              ; 8 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo                                              ; a_dpfifo_f831   ; work         ;
;                   |a_fefifo_i4e:fifo_state|  ; 7 (5)               ; 4 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo|a_fefifo_i4e:fifo_state                      ; a_fefifo_i4e    ; work         ;
;                      |cntr_9o7:count_usedw|  ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo|a_fefifo_i4e:fifo_state|cntr_9o7:count_usedw ; cntr_9o7        ; work         ;
;                   |altsyncram_2hm1:FIFOram|  ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo|altsyncram_2hm1:FIFOram                      ; altsyncram_2hm1 ; work         ;
;                   |cntr_tnb:rd_ptr_count|    ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo|cntr_tnb:rd_ptr_count                        ; cntr_tnb        ; work         ;
;                   |cntr_tnb:wr_ptr|          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo|cntr_tnb:wr_ptr                              ; cntr_tnb        ; work         ;
;    |ram_control:ram_control_real|            ; 174 (8)             ; 33 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|ram_control:ram_control_real                                                                                                                                     ; ram_control     ; work         ;
;       |ramip:ramip_xuhuan|                   ; 136 (0)             ; 4 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|ram_control:ram_control_real|ramip:ramip_xuhuan                                                                                                                  ; ramip           ; work         ;
;          |altsyncram:altsyncram_component|   ; 136 (0)             ; 4 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component                                                                                  ; altsyncram      ; work         ;
;             |altsyncram_gsn1:auto_generated| ; 136 (0)             ; 4 (4)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated                                                   ; altsyncram_gsn1 ; work         ;
;                |decode_k8a:rden_decode_b|    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|decode_k8a:rden_decode_b                          ; decode_k8a      ; work         ;
;                |decode_rsa:decode2|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|decode_rsa:decode2                                ; decode_rsa      ; work         ;
;                |mux_tob:mux3|                ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|mux_tob:mux3                                      ; mux_tob         ; work         ;
;       |sirv_gnrl_dfflr:addr_dfflr|           ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|ram_control:ram_control_real|sirv_gnrl_dfflr:addr_dfflr                                                                                                          ; sirv_gnrl_dfflr ; work         ;
;       |sirv_gnrl_dfflr:addr_r_dfflr|         ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|ram_control:ram_control_real|sirv_gnrl_dfflr:addr_r_dfflr                                                                                                        ; sirv_gnrl_dfflr ; work         ;
;       |sirv_gnrl_dfflr:stop_dfflr|           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_xiaobo|ram_control:ram_control_real|sirv_gnrl_dfflr:stop_dfflr                                                                                                          ; sirv_gnrl_dfflr ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|altsyncram_6hm1:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None ;
; out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo|altsyncram_2hm1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 64           ; 4            ; 64           ; 256     ; None ;
; ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 65536        ; 16           ; 16384        ; 64           ; 1048576 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+---------------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top_xiaobo|clk_gen:clk_gen_rv|pllip:pllip_real             ; ../stl/pllip.v      ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |top_xiaobo|fifoip:fifo_ad                                  ; ../stl/fifoip.v     ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |top_xiaobo|out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out     ; ../stl/fifo_64_fe.v ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top_xiaobo|ram_control:ram_control_real|ramip:ramip_xuhuan ; ../stl/ramip.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                       ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|address_reg_b[2]     ; Stuck at GND due to stuck port data_in ;
; ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|out_address_reg_b[2] ; Stuck at GND due to stuck port data_in ;
; ram_control:ram_control_real|sirv_gnrl_dfflr:state_dfflr|qout_r[0]                                                                  ; Stuck at GND due to stuck port data_in ;
; fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|cntr_unb:rd_ptr_count|counter_reg_bit[0..2]  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 6                                                                                               ;                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|address_reg_b[2] ; Stuck at GND              ; ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|out_address_reg_b[2] ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 30    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 38    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|altsyncram_6hm1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo|altsyncram_2hm1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifoip:fifo_ad|scfifo:scfifo_component ;
+-------------------------+--------------+--------------------------------------------+
; Parameter Name          ; Value        ; Type                                       ;
+-------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                             ;
; lpm_width               ; 16           ; Signed Integer                             ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                             ;
; LPM_WIDTHU              ; 3            ; Signed Integer                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                    ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                    ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                    ;
; USE_EAB                 ; ON           ; Untyped                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                    ;
; CBXI_PARAMETER          ; scfifo_b231  ; Untyped                                    ;
+-------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                          ;
; lpm_width               ; 64           ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 4            ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 2            ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_8231  ; Untyped                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_control:ram_control_real|sirv_gnrl_dfflr:state_dfflr ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_control:ram_control_real|sirv_gnrl_dfflr:addr_dfflr ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 64                   ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_gsn1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_control:ram_control_real|sirv_gnrl_dfflr:stop_dfflr ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_control:ram_control_real|sirv_gnrl_dfflr:addr_r_dfflr ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; DW             ; 13    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:clk_gen_rv|pllip:pllip_real|altpll:altpll_component ;
+-------------------------------+-------------------------+------------------------------------------------+
; Parameter Name                ; Value                   ; Type                                           ;
+-------------------------------+-------------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                                        ;
; PLL_TYPE                      ; AUTO                    ; Untyped                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllip ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                                        ;
; LOCK_HIGH                     ; 1                       ; Untyped                                        ;
; LOCK_LOW                      ; 1                       ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                                        ;
; SKIP_VCO                      ; OFF                     ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                                        ;
; BANDWIDTH                     ; 0                       ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                       ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 2                       ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                       ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                                        ;
; VCO_MIN                       ; 0                       ; Untyped                                        ;
; VCO_MAX                       ; 0                       ; Untyped                                        ;
; VCO_CENTER                    ; 0                       ; Untyped                                        ;
; PFD_MIN                       ; 0                       ; Untyped                                        ;
; PFD_MAX                       ; 0                       ; Untyped                                        ;
; M_INITIAL                     ; 0                       ; Untyped                                        ;
; M                             ; 0                       ; Untyped                                        ;
; N                             ; 1                       ; Untyped                                        ;
; M2                            ; 1                       ; Untyped                                        ;
; N2                            ; 1                       ; Untyped                                        ;
; SS                            ; 1                       ; Untyped                                        ;
; C0_HIGH                       ; 0                       ; Untyped                                        ;
; C1_HIGH                       ; 0                       ; Untyped                                        ;
; C2_HIGH                       ; 0                       ; Untyped                                        ;
; C3_HIGH                       ; 0                       ; Untyped                                        ;
; C4_HIGH                       ; 0                       ; Untyped                                        ;
; C5_HIGH                       ; 0                       ; Untyped                                        ;
; C6_HIGH                       ; 0                       ; Untyped                                        ;
; C7_HIGH                       ; 0                       ; Untyped                                        ;
; C8_HIGH                       ; 0                       ; Untyped                                        ;
; C9_HIGH                       ; 0                       ; Untyped                                        ;
; C0_LOW                        ; 0                       ; Untyped                                        ;
; C1_LOW                        ; 0                       ; Untyped                                        ;
; C2_LOW                        ; 0                       ; Untyped                                        ;
; C3_LOW                        ; 0                       ; Untyped                                        ;
; C4_LOW                        ; 0                       ; Untyped                                        ;
; C5_LOW                        ; 0                       ; Untyped                                        ;
; C6_LOW                        ; 0                       ; Untyped                                        ;
; C7_LOW                        ; 0                       ; Untyped                                        ;
; C8_LOW                        ; 0                       ; Untyped                                        ;
; C9_LOW                        ; 0                       ; Untyped                                        ;
; C0_INITIAL                    ; 0                       ; Untyped                                        ;
; C1_INITIAL                    ; 0                       ; Untyped                                        ;
; C2_INITIAL                    ; 0                       ; Untyped                                        ;
; C3_INITIAL                    ; 0                       ; Untyped                                        ;
; C4_INITIAL                    ; 0                       ; Untyped                                        ;
; C5_INITIAL                    ; 0                       ; Untyped                                        ;
; C6_INITIAL                    ; 0                       ; Untyped                                        ;
; C7_INITIAL                    ; 0                       ; Untyped                                        ;
; C8_INITIAL                    ; 0                       ; Untyped                                        ;
; C9_INITIAL                    ; 0                       ; Untyped                                        ;
; C0_MODE                       ; BYPASS                  ; Untyped                                        ;
; C1_MODE                       ; BYPASS                  ; Untyped                                        ;
; C2_MODE                       ; BYPASS                  ; Untyped                                        ;
; C3_MODE                       ; BYPASS                  ; Untyped                                        ;
; C4_MODE                       ; BYPASS                  ; Untyped                                        ;
; C5_MODE                       ; BYPASS                  ; Untyped                                        ;
; C6_MODE                       ; BYPASS                  ; Untyped                                        ;
; C7_MODE                       ; BYPASS                  ; Untyped                                        ;
; C8_MODE                       ; BYPASS                  ; Untyped                                        ;
; C9_MODE                       ; BYPASS                  ; Untyped                                        ;
; C0_PH                         ; 0                       ; Untyped                                        ;
; C1_PH                         ; 0                       ; Untyped                                        ;
; C2_PH                         ; 0                       ; Untyped                                        ;
; C3_PH                         ; 0                       ; Untyped                                        ;
; C4_PH                         ; 0                       ; Untyped                                        ;
; C5_PH                         ; 0                       ; Untyped                                        ;
; C6_PH                         ; 0                       ; Untyped                                        ;
; C7_PH                         ; 0                       ; Untyped                                        ;
; C8_PH                         ; 0                       ; Untyped                                        ;
; C9_PH                         ; 0                       ; Untyped                                        ;
; L0_HIGH                       ; 1                       ; Untyped                                        ;
; L1_HIGH                       ; 1                       ; Untyped                                        ;
; G0_HIGH                       ; 1                       ; Untyped                                        ;
; G1_HIGH                       ; 1                       ; Untyped                                        ;
; G2_HIGH                       ; 1                       ; Untyped                                        ;
; G3_HIGH                       ; 1                       ; Untyped                                        ;
; E0_HIGH                       ; 1                       ; Untyped                                        ;
; E1_HIGH                       ; 1                       ; Untyped                                        ;
; E2_HIGH                       ; 1                       ; Untyped                                        ;
; E3_HIGH                       ; 1                       ; Untyped                                        ;
; L0_LOW                        ; 1                       ; Untyped                                        ;
; L1_LOW                        ; 1                       ; Untyped                                        ;
; G0_LOW                        ; 1                       ; Untyped                                        ;
; G1_LOW                        ; 1                       ; Untyped                                        ;
; G2_LOW                        ; 1                       ; Untyped                                        ;
; G3_LOW                        ; 1                       ; Untyped                                        ;
; E0_LOW                        ; 1                       ; Untyped                                        ;
; E1_LOW                        ; 1                       ; Untyped                                        ;
; E2_LOW                        ; 1                       ; Untyped                                        ;
; E3_LOW                        ; 1                       ; Untyped                                        ;
; L0_INITIAL                    ; 1                       ; Untyped                                        ;
; L1_INITIAL                    ; 1                       ; Untyped                                        ;
; G0_INITIAL                    ; 1                       ; Untyped                                        ;
; G1_INITIAL                    ; 1                       ; Untyped                                        ;
; G2_INITIAL                    ; 1                       ; Untyped                                        ;
; G3_INITIAL                    ; 1                       ; Untyped                                        ;
; E0_INITIAL                    ; 1                       ; Untyped                                        ;
; E1_INITIAL                    ; 1                       ; Untyped                                        ;
; E2_INITIAL                    ; 1                       ; Untyped                                        ;
; E3_INITIAL                    ; 1                       ; Untyped                                        ;
; L0_MODE                       ; BYPASS                  ; Untyped                                        ;
; L1_MODE                       ; BYPASS                  ; Untyped                                        ;
; G0_MODE                       ; BYPASS                  ; Untyped                                        ;
; G1_MODE                       ; BYPASS                  ; Untyped                                        ;
; G2_MODE                       ; BYPASS                  ; Untyped                                        ;
; G3_MODE                       ; BYPASS                  ; Untyped                                        ;
; E0_MODE                       ; BYPASS                  ; Untyped                                        ;
; E1_MODE                       ; BYPASS                  ; Untyped                                        ;
; E2_MODE                       ; BYPASS                  ; Untyped                                        ;
; E3_MODE                       ; BYPASS                  ; Untyped                                        ;
; L0_PH                         ; 0                       ; Untyped                                        ;
; L1_PH                         ; 0                       ; Untyped                                        ;
; G0_PH                         ; 0                       ; Untyped                                        ;
; G1_PH                         ; 0                       ; Untyped                                        ;
; G2_PH                         ; 0                       ; Untyped                                        ;
; G3_PH                         ; 0                       ; Untyped                                        ;
; E0_PH                         ; 0                       ; Untyped                                        ;
; E1_PH                         ; 0                       ; Untyped                                        ;
; E2_PH                         ; 0                       ; Untyped                                        ;
; E3_PH                         ; 0                       ; Untyped                                        ;
; M_PH                          ; 0                       ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                      ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                      ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                      ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                      ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                      ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                      ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                      ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                      ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                      ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                      ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                       ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                       ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                       ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                                        ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                                        ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                                        ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                                        ;
; CBXI_PARAMETER                ; pllip_altpll            ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                                        ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                     ;
+----------------------------+---------------------------------------------------------------------+
; Name                       ; Value                                                               ;
+----------------------------+---------------------------------------------------------------------+
; Number of entity instances ; 2                                                                   ;
; Entity Instance            ; fifoip:fifo_ad|scfifo:scfifo_component                              ;
;     -- FIFO Type           ; Single Clock                                                        ;
;     -- lpm_width           ; 16                                                                  ;
;     -- LPM_NUMWORDS        ; 8                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                        ;
;     -- lpm_width           ; 64                                                                  ;
;     -- LPM_NUMWORDS        ; 4                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
+----------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                               ;
; Entity Instance                           ; ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                              ;
;     -- NUMWORDS_A                         ; 65536                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 64                                                                              ;
;     -- NUMWORDS_B                         ; 16384                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                ;
+-------------------------------+-------------------------------------------------------------+
; Name                          ; Value                                                       ;
+-------------------------------+-------------------------------------------------------------+
; Number of entity instances    ; 1                                                           ;
; Entity Instance               ; clk_gen:clk_gen_rv|pllip:pllip_real|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                      ;
;     -- PLL_TYPE               ; AUTO                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                           ;
+-------------------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_control:ram_control_real|ramip:ramip_xuhuan"                                                                                                          ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "rdaddress[13..13]" will be connected to GND. ;
; wraddress ; Input ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "wraddress[15..15]" will be connected to GND. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_control:ram_control_real|sirv_gnrl_dfflr:state_dfflr" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; dnxt ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 85                          ;
; cycloneiii_ff         ; 50                          ;
;     CLR               ; 4                           ;
;     ENA               ; 6                           ;
;     ENA CLR           ; 26                          ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 1                           ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 200                         ;
;     arith             ; 31                          ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 5                           ;
;     normal            ; 169                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 144                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Mar 31 15:55:20 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_xiaobo -c top_xiaobo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/xiaobo/stl/ram_control.v
    Info (12023): Found entity 1: ram_control File: C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/xiaobo/stl/ramip.v
    Info (12023): Found entity 1: ramip File: C:/intelFPGA_lite/workary/xiaobo/stl/ramip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/xiaobo/stl/fifoip.v
    Info (12023): Found entity 1: fifoip File: C:/intelFPGA_lite/workary/xiaobo/stl/fifoip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/xiaobo/stl/top_xiaobo.v
    Info (12023): Found entity 1: top_xiaobo File: C:/intelFPGA_lite/workary/xiaobo/stl/top_xiaobo.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/xiaobo/sim/testbench.v
    Info (12023): Found entity 1: testbench File: C:/intelFPGA_lite/workary/xiaobo/sim/testbench.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/xiaobo/stl/pllip.v
    Info (12023): Found entity 1: pllip File: C:/intelFPGA_lite/workary/xiaobo/stl/pllip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/xiaobo/stl/clk_gen.v
    Info (12023): Found entity 1: clk_gen File: C:/intelFPGA_lite/workary/xiaobo/stl/clk_gen.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/xiaobo/stl/out_fifo.v
    Info (12023): Found entity 1: out_fifo File: C:/intelFPGA_lite/workary/xiaobo/stl/out_fifo.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file /intelfpga_lite/workary/xiaobo/stl/gen_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/xiaobo/stl/fifoip_64.v
    Info (12023): Found entity 1: fifoip_64 File: C:/intelFPGA_lite/workary/xiaobo/stl/fifoip_64.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/xiaobo/stl/fifo_64_fe.v
    Info (12023): Found entity 1: fifo_64_fe File: C:/intelFPGA_lite/workary/xiaobo/stl/fifo_64_fe.v Line: 40
Info (12021): Found 6 design units, including 6 entities, in source file /intelfpga_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v
    Info (12023): Found entity 1: sirv_gnrl_dfflrs File: C:/intelFPGA_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v Line: 1
    Info (12023): Found entity 2: sirv_gnrl_dfflr File: C:/intelFPGA_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v Line: 36
    Info (12023): Found entity 3: sirv_gnrl_dffl File: C:/intelFPGA_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v Line: 71
    Info (12023): Found entity 4: sirv_gnrl_dffrs File: C:/intelFPGA_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v Line: 103
    Info (12023): Found entity 5: sirv_gnrl_dffr File: C:/intelFPGA_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v Line: 135
    Info (12023): Found entity 6: sirv_gnrl_ltch File: C:/intelFPGA_lite/workary/xiaobo/gen/sirv_gnrl_dffs.v Line: 166
Info (12127): Elaborating entity "top_xiaobo" for the top level hierarchy
Info (12128): Elaborating entity "fifoip" for hierarchy "fifoip:fifo_ad" File: C:/intelFPGA_lite/workary/xiaobo/stl/top_xiaobo.v Line: 31
Info (12128): Elaborating entity "scfifo" for hierarchy "fifoip:fifo_ad|scfifo:scfifo_component" File: C:/intelFPGA_lite/workary/xiaobo/stl/fifoip.v Line: 75
Info (12130): Elaborated megafunction instantiation "fifoip:fifo_ad|scfifo:scfifo_component" File: C:/intelFPGA_lite/workary/xiaobo/stl/fifoip.v Line: 75
Info (12133): Instantiated megafunction "fifoip:fifo_ad|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA_lite/workary/xiaobo/stl/fifoip.v Line: 75
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_b231.tdf
    Info (12023): Found entity 1: scfifo_b231 File: C:/intelFPGA_lite/workary/xiaobo/per/db/scfifo_b231.tdf Line: 25
Info (12128): Elaborating entity "scfifo_b231" for hierarchy "fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_up21.tdf
    Info (12023): Found entity 1: a_dpfifo_up21 File: C:/intelFPGA_lite/workary/xiaobo/per/db/a_dpfifo_up21.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_up21" for hierarchy "fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo" File: C:/intelFPGA_lite/workary/xiaobo/per/db/scfifo_b231.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_n4e.tdf
    Info (12023): Found entity 1: a_fefifo_n4e File: C:/intelFPGA_lite/workary/xiaobo/per/db/a_fefifo_n4e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_n4e" for hierarchy "fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|a_fefifo_n4e:fifo_state" File: C:/intelFPGA_lite/workary/xiaobo/per/db/a_dpfifo_up21.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7 File: C:/intelFPGA_lite/workary/xiaobo/per/db/cntr_ao7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|a_fefifo_n4e:fifo_state|cntr_ao7:count_usedw" File: C:/intelFPGA_lite/workary/xiaobo/per/db/a_fefifo_n4e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6hm1.tdf
    Info (12023): Found entity 1: altsyncram_6hm1 File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_6hm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6hm1" for hierarchy "fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|altsyncram_6hm1:FIFOram" File: C:/intelFPGA_lite/workary/xiaobo/per/db/a_dpfifo_up21.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb File: C:/intelFPGA_lite/workary/xiaobo/per/db/cntr_unb.tdf Line: 26
Info (12128): Elaborating entity "cntr_unb" for hierarchy "fifoip:fifo_ad|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|cntr_unb:rd_ptr_count" File: C:/intelFPGA_lite/workary/xiaobo/per/db/a_dpfifo_up21.tdf Line: 42
Info (12128): Elaborating entity "out_fifo" for hierarchy "out_fifo:out_fifo_re" File: C:/intelFPGA_lite/workary/xiaobo/stl/top_xiaobo.v Line: 50
Info (12128): Elaborating entity "fifo_64_fe" for hierarchy "out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out" File: C:/intelFPGA_lite/workary/xiaobo/stl/out_fifo.v Line: 37
Info (12128): Elaborating entity "scfifo" for hierarchy "out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component" File: C:/intelFPGA_lite/workary/xiaobo/stl/fifo_64_fe.v Line: 77
Info (12130): Elaborated megafunction instantiation "out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component" File: C:/intelFPGA_lite/workary/xiaobo/stl/fifo_64_fe.v Line: 77
Info (12133): Instantiated megafunction "out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA_lite/workary/xiaobo/stl/fifo_64_fe.v Line: 77
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8231.tdf
    Info (12023): Found entity 1: scfifo_8231 File: C:/intelFPGA_lite/workary/xiaobo/per/db/scfifo_8231.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8231" for hierarchy "out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_f831.tdf
    Info (12023): Found entity 1: a_dpfifo_f831 File: C:/intelFPGA_lite/workary/xiaobo/per/db/a_dpfifo_f831.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_f831" for hierarchy "out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo" File: C:/intelFPGA_lite/workary/xiaobo/per/db/scfifo_8231.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_i4e.tdf
    Info (12023): Found entity 1: a_fefifo_i4e File: C:/intelFPGA_lite/workary/xiaobo/per/db/a_fefifo_i4e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_i4e" for hierarchy "out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo|a_fefifo_i4e:fifo_state" File: C:/intelFPGA_lite/workary/xiaobo/per/db/a_dpfifo_f831.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9o7.tdf
    Info (12023): Found entity 1: cntr_9o7 File: C:/intelFPGA_lite/workary/xiaobo/per/db/cntr_9o7.tdf Line: 26
Info (12128): Elaborating entity "cntr_9o7" for hierarchy "out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo|a_fefifo_i4e:fifo_state|cntr_9o7:count_usedw" File: C:/intelFPGA_lite/workary/xiaobo/per/db/a_fefifo_i4e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2hm1.tdf
    Info (12023): Found entity 1: altsyncram_2hm1 File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_2hm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2hm1" for hierarchy "out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo|altsyncram_2hm1:FIFOram" File: C:/intelFPGA_lite/workary/xiaobo/per/db/a_dpfifo_f831.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb File: C:/intelFPGA_lite/workary/xiaobo/per/db/cntr_tnb.tdf Line: 26
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "out_fifo:out_fifo_re|fifo_64_fe:fifo_64_out|scfifo:scfifo_component|scfifo_8231:auto_generated|a_dpfifo_f831:dpfifo|cntr_tnb:rd_ptr_count" File: C:/intelFPGA_lite/workary/xiaobo/per/db/a_dpfifo_f831.tdf Line: 43
Info (12128): Elaborating entity "ram_control" for hierarchy "ram_control:ram_control_real" File: C:/intelFPGA_lite/workary/xiaobo/stl/top_xiaobo.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at ram_control.v(36): object "state_is_0th" assigned a value but never read File: C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at ram_control.v(43): object "state_is_1th" assigned a value but never read File: C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v Line: 43
Warning (10230): Verilog HDL assignment warning at ram_control.v(100): truncated value with size 33 to match size of target (13) File: C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v Line: 100
Info (12128): Elaborating entity "sirv_gnrl_dfflr" for hierarchy "ram_control:ram_control_real|sirv_gnrl_dfflr:state_dfflr" File: C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v Line: 57
Info (12128): Elaborating entity "sirv_gnrl_dfflr" for hierarchy "ram_control:ram_control_real|sirv_gnrl_dfflr:addr_dfflr" File: C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v Line: 66
Info (12128): Elaborating entity "ramip" for hierarchy "ram_control:ram_control_real|ramip:ramip_xuhuan" File: C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v Line: 80
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/workary/xiaobo/stl/ramip.v Line: 89
Info (12130): Elaborated megafunction instantiation "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/workary/xiaobo/stl/ramip.v Line: 89
Info (12133): Instantiated megafunction "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/workary/xiaobo/stl/ramip.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gsn1.tdf
    Info (12023): Found entity 1: altsyncram_gsn1 File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_gsn1" for hierarchy "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/intelFPGA_lite/workary/xiaobo/per/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|decode_rsa:decode2" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/intelFPGA_lite/workary/xiaobo/per/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|decode_k8a:rden_decode_b" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tob.tdf
    Info (12023): Found entity 1: mux_tob File: C:/intelFPGA_lite/workary/xiaobo/per/db/mux_tob.tdf Line: 23
Info (12128): Elaborating entity "mux_tob" for hierarchy "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|mux_tob:mux3" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 49
Info (12128): Elaborating entity "sirv_gnrl_dfflr" for hierarchy "ram_control:ram_control_real|sirv_gnrl_dfflr:addr_r_dfflr" File: C:/intelFPGA_lite/workary/xiaobo/stl/ram_control.v Line: 99
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:clk_gen_rv" File: C:/intelFPGA_lite/workary/xiaobo/stl/top_xiaobo.v Line: 80
Info (12128): Elaborating entity "pllip" for hierarchy "clk_gen:clk_gen_rv|pllip:pllip_real" File: C:/intelFPGA_lite/workary/xiaobo/stl/clk_gen.v Line: 17
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen:clk_gen_rv|pllip:pllip_real|altpll:altpll_component" File: C:/intelFPGA_lite/workary/xiaobo/stl/pllip.v Line: 104
Info (12130): Elaborated megafunction instantiation "clk_gen:clk_gen_rv|pllip:pllip_real|altpll:altpll_component" File: C:/intelFPGA_lite/workary/xiaobo/stl/pllip.v Line: 104
Info (12133): Instantiated megafunction "clk_gen:clk_gen_rv|pllip:pllip_real|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/workary/xiaobo/stl/pllip.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pllip"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pllip_altpll.v
    Info (12023): Found entity 1: pllip_altpll File: C:/intelFPGA_lite/workary/xiaobo/per/db/pllip_altpll.v Line: 31
Info (12128): Elaborating entity "pllip_altpll" for hierarchy "clk_gen:clk_gen_rv|pllip:pllip_real|altpll:altpll_component|pllip_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a64" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2290
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a65" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2325
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a66" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2360
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a67" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2395
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a68" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2430
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a69" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2465
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a70" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2500
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a71" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2535
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a72" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2570
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a73" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2605
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a74" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2640
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a75" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2675
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a76" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2710
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a77" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2745
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a78" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2780
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a79" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2815
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a80" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2850
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a81" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2885
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a82" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2920
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a83" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2955
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a84" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 2990
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a85" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3025
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a86" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3060
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a87" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3095
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a88" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3130
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a89" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3165
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a90" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3200
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a91" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3235
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a92" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3270
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a93" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3305
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a94" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3340
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a95" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3375
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a96" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3410
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a97" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3445
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a98" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3480
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a99" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3515
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a100" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3550
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a101" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3585
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a102" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3620
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a103" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3655
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a104" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3690
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a105" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3725
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a106" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3760
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a107" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3795
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a108" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3830
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a109" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3865
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a110" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3900
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a111" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3935
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a112" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 3970
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a113" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4005
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a114" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4040
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a115" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4075
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a116" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4110
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a117" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4145
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a118" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4180
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a119" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4215
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a120" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4250
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a121" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4285
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a122" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4320
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a123" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4355
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a124" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4390
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a125" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4425
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a126" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4460
        Warning (14320): Synthesized away node "ram_control:ram_control_real|ramip:ramip_xuhuan|altsyncram:altsyncram_component|altsyncram_gsn1:auto_generated|ram_block1a127" File: C:/intelFPGA_lite/workary/xiaobo/per/db/altsyncram_gsn1.tdf Line: 4495
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 435 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 205 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 4813 megabytes
    Info: Processing ended: Wed Mar 31 15:55:51 2021
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:01:13


