{
  "module_name": "dra7.h",
  "hash_id": "19a15a027afc2ad323a6fcb8405af55e95266f7195f27c047b6a12150a0cafa8",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/dra7.h",
  "human_readable_source": " \n \n#ifndef __DT_BINDINGS_CLK_DRA7_H\n#define __DT_BINDINGS_CLK_DRA7_H\n\n#define DRA7_CLKCTRL_OFFSET\t0x20\n#define DRA7_CLKCTRL_INDEX(offset)\t((offset) - DRA7_CLKCTRL_OFFSET)\n\n \n#define DRA7_MPU_MPU_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x20)\n\n \n#define DRA7_DSP1_MMU0_DSP1_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x20)\n\n \n#define DRA7_IPU1_MMU_IPU1_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x20)\n\n \n#define DRA7_IPU_CLKCTRL_OFFSET\t0x50\n#define DRA7_IPU_CLKCTRL_INDEX(offset)\t((offset) - DRA7_IPU_CLKCTRL_OFFSET)\n#define DRA7_IPU_MCASP1_CLKCTRL\tDRA7_IPU_CLKCTRL_INDEX(0x50)\n#define DRA7_IPU_TIMER5_CLKCTRL\tDRA7_IPU_CLKCTRL_INDEX(0x58)\n#define DRA7_IPU_TIMER6_CLKCTRL\tDRA7_IPU_CLKCTRL_INDEX(0x60)\n#define DRA7_IPU_TIMER7_CLKCTRL\tDRA7_IPU_CLKCTRL_INDEX(0x68)\n#define DRA7_IPU_TIMER8_CLKCTRL\tDRA7_IPU_CLKCTRL_INDEX(0x70)\n#define DRA7_IPU_I2C5_CLKCTRL\tDRA7_IPU_CLKCTRL_INDEX(0x78)\n#define DRA7_IPU_UART6_CLKCTRL\tDRA7_IPU_CLKCTRL_INDEX(0x80)\n\n \n#define DRA7_DSP2_MMU0_DSP2_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x20)\n\n \n#define DRA7_RTC_RTCSS_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x44)\n\n \n#define DRA7_CAM_VIP1_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x20)\n#define DRA7_CAM_VIP2_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x28)\n#define DRA7_CAM_VIP3_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x30)\n\n \n#define DRA7_VPE_CLKCTRL_OFFSET\t0x60\n#define DRA7_VPE_CLKCTRL_INDEX(offset)\t((offset) - DRA7_VPE_CLKCTRL_OFFSET)\n#define DRA7_VPE_VPE_CLKCTRL\tDRA7_VPE_CLKCTRL_INDEX(0x64)\n\n \n#define DRA7_COREAON_SMARTREFLEX_MPU_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x28)\n#define DRA7_COREAON_SMARTREFLEX_CORE_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x38)\n\n \n#define DRA7_L3MAIN1_L3_MAIN_1_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x20)\n#define DRA7_L3MAIN1_GPMC_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x28)\n#define DRA7_L3MAIN1_TPCC_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x70)\n#define DRA7_L3MAIN1_TPTC0_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x78)\n#define DRA7_L3MAIN1_TPTC1_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x80)\n#define DRA7_L3MAIN1_VCP1_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x88)\n#define DRA7_L3MAIN1_VCP2_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x90)\n\n \n#define DRA7_IPU2_MMU_IPU2_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x20)\n\n \n#define DRA7_DMA_DMA_SYSTEM_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x20)\n\n \n#define DRA7_EMIF_DMM_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x20)\n\n \n#define DRA7_ATL_CLKCTRL_OFFSET\t0x0\n#define DRA7_ATL_CLKCTRL_INDEX(offset)\t((offset) - DRA7_ATL_CLKCTRL_OFFSET)\n#define DRA7_ATL_ATL_CLKCTRL\tDRA7_ATL_CLKCTRL_INDEX(0x0)\n\n \n#define DRA7_L4CFG_L4_CFG_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x20)\n#define DRA7_L4CFG_SPINLOCK_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x28)\n#define DRA7_L4CFG_MAILBOX1_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x30)\n#define DRA7_L4CFG_MAILBOX2_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x48)\n#define DRA7_L4CFG_MAILBOX3_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x50)\n#define DRA7_L4CFG_MAILBOX4_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x58)\n#define DRA7_L4CFG_MAILBOX5_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x60)\n#define DRA7_L4CFG_MAILBOX6_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x68)\n#define DRA7_L4CFG_MAILBOX7_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x70)\n#define DRA7_L4CFG_MAILBOX8_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x78)\n#define DRA7_L4CFG_MAILBOX9_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x80)\n#define DRA7_L4CFG_MAILBOX10_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x88)\n#define DRA7_L4CFG_MAILBOX11_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x90)\n#define DRA7_L4CFG_MAILBOX12_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x98)\n#define DRA7_L4CFG_MAILBOX13_CLKCTRL\tDRA7_CLKCTRL_INDEX(0xa0)\n\n \n#define DRA7_L3INSTR_L3_MAIN_2_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x20)\n#define DRA7_L3INSTR_L3_INSTR_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x28)\n\n \n#define DRA7_IVA_CLKCTRL\t\tDRA7_CLKCTRL_INDEX(0x20)\n#define DRA7_SL2IF_CLKCTRL\t\tDRA7_CLKCTRL_INDEX(0x28)\n\n \n#define DRA7_DSS_DSS_CORE_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x20)\n#define DRA7_DSS_BB2D_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x30)\n\n \n#define DRA7_GPU_CLKCTRL\t\tDRA7_CLKCTRL_INDEX(0x20)\n\n \n#define DRA7_L3INIT_MMC1_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x28)\n#define DRA7_L3INIT_MMC2_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x30)\n#define DRA7_L3INIT_USB_OTG_SS2_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x40)\n#define DRA7_L3INIT_USB_OTG_SS3_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x48)\n#define DRA7_L3INIT_USB_OTG_SS4_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x50)\n#define DRA7_L3INIT_SATA_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x88)\n#define DRA7_L3INIT_OCP2SCP1_CLKCTRL\tDRA7_CLKCTRL_INDEX(0xe0)\n#define DRA7_L3INIT_OCP2SCP3_CLKCTRL\tDRA7_CLKCTRL_INDEX(0xe8)\n#define DRA7_L3INIT_USB_OTG_SS1_CLKCTRL\tDRA7_CLKCTRL_INDEX(0xf0)\n\n \n#define DRA7_PCIE_CLKCTRL_OFFSET\t0xb0\n#define DRA7_PCIE_CLKCTRL_INDEX(offset)\t((offset) - DRA7_PCIE_CLKCTRL_OFFSET)\n#define DRA7_PCIE_PCIE1_CLKCTRL\tDRA7_PCIE_CLKCTRL_INDEX(0xb0)\n#define DRA7_PCIE_PCIE2_CLKCTRL\tDRA7_PCIE_CLKCTRL_INDEX(0xb8)\n\n \n#define DRA7_GMAC_CLKCTRL_OFFSET\t0xd0\n#define DRA7_GMAC_CLKCTRL_INDEX(offset)\t((offset) - DRA7_GMAC_CLKCTRL_OFFSET)\n#define DRA7_GMAC_GMAC_CLKCTRL\tDRA7_GMAC_CLKCTRL_INDEX(0xd0)\n\n \n#define DRA7_L4PER_CLKCTRL_OFFSET\t0x28\n#define DRA7_L4PER_CLKCTRL_INDEX(offset)\t((offset) - DRA7_L4PER_CLKCTRL_OFFSET)\n#define DRA7_L4PER_TIMER10_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x28)\n#define DRA7_L4PER_TIMER11_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x30)\n#define DRA7_L4PER_TIMER2_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x38)\n#define DRA7_L4PER_TIMER3_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x40)\n#define DRA7_L4PER_TIMER4_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x48)\n#define DRA7_L4PER_TIMER9_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x50)\n#define DRA7_L4PER_ELM_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x58)\n#define DRA7_L4PER_GPIO2_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x60)\n#define DRA7_L4PER_GPIO3_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x68)\n#define DRA7_L4PER_GPIO4_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x70)\n#define DRA7_L4PER_GPIO5_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x78)\n#define DRA7_L4PER_GPIO6_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x80)\n#define DRA7_L4PER_HDQ1W_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x88)\n#define DRA7_L4PER_I2C1_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0xa0)\n#define DRA7_L4PER_I2C2_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0xa8)\n#define DRA7_L4PER_I2C3_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0xb0)\n#define DRA7_L4PER_I2C4_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0xb8)\n#define DRA7_L4PER_L4_PER1_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0xc0)\n#define DRA7_L4PER_MCSPI1_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0xf0)\n#define DRA7_L4PER_MCSPI2_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0xf8)\n#define DRA7_L4PER_MCSPI3_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x100)\n#define DRA7_L4PER_MCSPI4_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x108)\n#define DRA7_L4PER_GPIO7_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x110)\n#define DRA7_L4PER_GPIO8_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x118)\n#define DRA7_L4PER_MMC3_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x120)\n#define DRA7_L4PER_MMC4_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x128)\n#define DRA7_L4PER_UART1_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x140)\n#define DRA7_L4PER_UART2_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x148)\n#define DRA7_L4PER_UART3_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x150)\n#define DRA7_L4PER_UART4_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x158)\n#define DRA7_L4PER_UART5_CLKCTRL\tDRA7_L4PER_CLKCTRL_INDEX(0x170)\n\n \n#define DRA7_L4SEC_CLKCTRL_OFFSET\t0x1a0\n#define DRA7_L4SEC_CLKCTRL_INDEX(offset)\t((offset) - DRA7_L4SEC_CLKCTRL_OFFSET)\n#define DRA7_L4SEC_AES1_CLKCTRL\tDRA7_L4SEC_CLKCTRL_INDEX(0x1a0)\n#define DRA7_L4SEC_AES2_CLKCTRL\tDRA7_L4SEC_CLKCTRL_INDEX(0x1a8)\n#define DRA7_L4SEC_DES_CLKCTRL\tDRA7_L4SEC_CLKCTRL_INDEX(0x1b0)\n#define DRA7_L4SEC_RNG_CLKCTRL\tDRA7_L4SEC_CLKCTRL_INDEX(0x1c0)\n#define DRA7_L4SEC_SHAM_CLKCTRL\tDRA7_L4SEC_CLKCTRL_INDEX(0x1c8)\n#define DRA7_L4SEC_SHAM2_CLKCTRL DRA7_L4SEC_CLKCTRL_INDEX(0x1f8)\n\n \n#define DRA7_L4PER2_CLKCTRL_OFFSET\t0xc\n#define DRA7_L4PER2_CLKCTRL_INDEX(offset)\t((offset) - DRA7_L4PER2_CLKCTRL_OFFSET)\n#define DRA7_L4PER2_L4_PER2_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0xc)\n#define DRA7_L4PER2_PRUSS1_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x18)\n#define DRA7_L4PER2_PRUSS2_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x20)\n#define DRA7_L4PER2_EPWMSS1_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x90)\n#define DRA7_L4PER2_EPWMSS2_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x98)\n#define DRA7_L4PER2_EPWMSS0_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0xc4)\n#define DRA7_L4PER2_QSPI_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x138)\n#define DRA7_L4PER2_MCASP2_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x160)\n#define DRA7_L4PER2_MCASP3_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x168)\n#define DRA7_L4PER2_MCASP5_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x178)\n#define DRA7_L4PER2_MCASP8_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x190)\n#define DRA7_L4PER2_MCASP4_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x198)\n#define DRA7_L4PER2_UART7_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x1d0)\n#define DRA7_L4PER2_UART8_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x1e0)\n#define DRA7_L4PER2_UART9_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x1e8)\n#define DRA7_L4PER2_DCAN2_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x1f0)\n#define DRA7_L4PER2_MCASP6_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x204)\n#define DRA7_L4PER2_MCASP7_CLKCTRL\tDRA7_L4PER2_CLKCTRL_INDEX(0x208)\n\n \n#define DRA7_L4PER3_CLKCTRL_OFFSET\t0x14\n#define DRA7_L4PER3_CLKCTRL_INDEX(offset)\t((offset) - DRA7_L4PER3_CLKCTRL_OFFSET)\n#define DRA7_L4PER3_L4_PER3_CLKCTRL\tDRA7_L4PER3_CLKCTRL_INDEX(0x14)\n#define DRA7_L4PER3_TIMER13_CLKCTRL\tDRA7_L4PER3_CLKCTRL_INDEX(0xc8)\n#define DRA7_L4PER3_TIMER14_CLKCTRL\tDRA7_L4PER3_CLKCTRL_INDEX(0xd0)\n#define DRA7_L4PER3_TIMER15_CLKCTRL\tDRA7_L4PER3_CLKCTRL_INDEX(0xd8)\n#define DRA7_L4PER3_TIMER16_CLKCTRL\tDRA7_L4PER3_CLKCTRL_INDEX(0x130)\n\n \n#define DRA7_WKUPAON_L4_WKUP_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x20)\n#define DRA7_WKUPAON_WD_TIMER2_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x30)\n#define DRA7_WKUPAON_GPIO1_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x38)\n#define DRA7_WKUPAON_TIMER1_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x40)\n#define DRA7_WKUPAON_TIMER12_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x48)\n#define DRA7_WKUPAON_COUNTER_32K_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x50)\n#define DRA7_WKUPAON_UART10_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x80)\n#define DRA7_WKUPAON_DCAN1_CLKCTRL\tDRA7_CLKCTRL_INDEX(0x88)\n#define DRA7_WKUPAON_ADC_CLKCTRL\tDRA7_CLKCTRL_INDEX(0xa0)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}