git clone --depth 1 --no-tags https://github.com/m13253/de0_nano_test.git f:/verilog_sva_gh_scraper/data/full_repos/58624140
git clone --depth 1 --no-tags https://github.com/brgccf/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/58410964
git clone --depth 1 --no-tags https://github.com/katmanzell/combined_acc_sound.git f:/verilog_sva_gh_scraper/data/full_repos/59597823
git clone --depth 1 --no-tags https://github.com/JFHwang/Temp.git f:/verilog_sva_gh_scraper/data/full_repos/59717865
git clone --depth 1 --no-tags https://github.com/rdou/Verilog-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/59632971
git clone --depth 1 --no-tags https://github.com/kkiningh/ee382c.git f:/verilog_sva_gh_scraper/data/full_repos/59720030
git clone --depth 1 --no-tags https://github.com/DigitialLogicSummerCourse2016/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/60518034
git clone --depth 1 --no-tags https://github.com/reflectiveLeprechan/hardwarevirtual.git f:/verilog_sva_gh_scraper/data/full_repos/57157226
git clone --depth 1 --no-tags https://github.com/pbzw/Sample-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/62143588
git clone --depth 1 --no-tags https://github.com/ruchou/NTHU-digital-logic-design-lab.git f:/verilog_sva_gh_scraper/data/full_repos/62325326
git clone --depth 1 --no-tags https://github.com/dipalptl/AWGN_Project.git f:/verilog_sva_gh_scraper/data/full_repos/62156694
git clone --depth 1 --no-tags https://github.com/bobowang2333/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/62224322
git clone --depth 1 --no-tags https://github.com/violetguos/multicycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/62582017
git clone --depth 1 --no-tags https://github.com/kAzec/FPGA-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/61792456
git clone --depth 1 --no-tags https://github.com/rarilurelo/updown_counter.git f:/verilog_sva_gh_scraper/data/full_repos/66998169
git clone --depth 1 --no-tags https://github.com/asquared/fpga-audio.git f:/verilog_sva_gh_scraper/data/full_repos/66391399
git clone --depth 1 --no-tags https://github.com/IsmMadCam/Laboratorio_Digitales_Proyecto_2_Grupo_8_sem_II_2016.git f:/verilog_sva_gh_scraper/data/full_repos/66031742
git clone --depth 1 --no-tags https://github.com/shiniaas/digital_clock.git f:/verilog_sva_gh_scraper/data/full_repos/67289383
git clone --depth 1 --no-tags https://github.com/anilse/VGA_Game_Console.git f:/verilog_sva_gh_scraper/data/full_repos/67111419
git clone --depth 1 --no-tags https://github.com/ymherklotz/sobel_filter.git f:/verilog_sva_gh_scraper/data/full_repos/63505571
git clone --depth 1 --no-tags https://github.com/nekoworkz/Sia.git f:/verilog_sva_gh_scraper/data/full_repos/65456757
git clone --depth 1 --no-tags https://github.com/reedv/Simple-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/66746663
git clone --depth 1 --no-tags https://github.com/Jamnam/AWGN_3.git f:/verilog_sva_gh_scraper/data/full_repos/64911704
git clone --depth 1 --no-tags https://github.com/ssscassio/Tec499-T03-Antares-R2.git f:/verilog_sva_gh_scraper/data/full_repos/63111129
git clone --depth 1 --no-tags https://github.com/mezzaine/Machine-Language-.git f:/verilog_sva_gh_scraper/data/full_repos/65040994
git clone --depth 1 --no-tags https://github.com/quyetluu/Altera_verilog_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/63886120
git clone --depth 1 --no-tags https://github.com/NustyNUts/I2Cmaster.git f:/verilog_sva_gh_scraper/data/full_repos/63228705
git clone --depth 1 --no-tags https://github.com/theunnecessarythings/Processor_test.git f:/verilog_sva_gh_scraper/data/full_repos/64817083
git clone --depth 1 --no-tags https://github.com/bedy93/Sobel.git f:/verilog_sva_gh_scraper/data/full_repos/56964271
git clone --depth 1 --no-tags https://github.com/Martoni/cocotb_wb_test.git f:/verilog_sva_gh_scraper/data/full_repos/58153406
git clone --depth 1 --no-tags https://github.com/blackyabhishek/ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/58215190
git clone --depth 1 --no-tags https://github.com/ztlbells/DSD-homework-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/57300627
git clone --depth 1 --no-tags https://github.com/Noelpc/Proy_2_grupo_1_sem_1_2016_Gabriel_Madrigal_Noel_Perez.git f:/verilog_sva_gh_scraper/data/full_repos/57436852
git clone --depth 1 --no-tags https://github.com/jbw3/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/57347956
git clone --depth 1 --no-tags https://github.com/includeamin/Mips_32_bit_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/61664253
git clone --depth 1 --no-tags https://github.com/nakatsuka-y/cpu-making.git f:/verilog_sva_gh_scraper/data/full_repos/61850688
git clone --depth 1 --no-tags https://github.com/strikepark/parking_sensor.git f:/verilog_sva_gh_scraper/data/full_repos/60401630
git clone --depth 1 --no-tags https://github.com/br90218/NCTU_CO_LAB5.git f:/verilog_sva_gh_scraper/data/full_repos/60259350
git clone --depth 1 --no-tags https://github.com/Jeffffffff81/L3.git f:/verilog_sva_gh_scraper/data/full_repos/60373537
git clone --depth 1 --no-tags https://github.com/Maxfooo/VerilogTools.git f:/verilog_sva_gh_scraper/data/full_repos/62178967
git clone --depth 1 --no-tags https://github.com/m13253/verilog-simple-vga.git f:/verilog_sva_gh_scraper/data/full_repos/62057204
git clone --depth 1 --no-tags https://github.com/brunofurtadofontana/sistemas-digitais.git f:/verilog_sva_gh_scraper/data/full_repos/62225791
git clone --depth 1 --no-tags https://github.com/WayneDingding/AWGN_VerilogDesign.git f:/verilog_sva_gh_scraper/data/full_repos/62258193
git clone --depth 1 --no-tags https://github.com/x32feng/ece429.git f:/verilog_sva_gh_scraper/data/full_repos/60625936
git clone --depth 1 --no-tags https://github.com/hw271/LC4.git f:/verilog_sva_gh_scraper/data/full_repos/59761316
git clone --depth 1 --no-tags https://github.com/Jafet95/proy_3_grupo_2_sem_1_2016.git f:/verilog_sva_gh_scraper/data/full_repos/57925190
git clone --depth 1 --no-tags https://github.com/jigangujs/clk_generator.git f:/verilog_sva_gh_scraper/data/full_repos/59342703
git clone --depth 1 --no-tags https://github.com/eugenelet/Hardware_Division_and_Root.git f:/verilog_sva_gh_scraper/data/full_repos/63322103
git clone --depth 1 --no-tags https://github.com/jmtimko5/Wall-EProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/64277712
git clone --depth 1 --no-tags https://github.com/DigitialLogicSummerCourse2016/PipeLine-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/61472289
git clone --depth 1 --no-tags https://github.com/Jamnam/AWGN_2.git f:/verilog_sva_gh_scraper/data/full_repos/64683219
git clone --depth 1 --no-tags https://github.com/lantti/DLTA.git f:/verilog_sva_gh_scraper/data/full_repos/62503278
git clone --depth 1 --no-tags https://github.com/Raimmaster/OrgCompLabs.git f:/verilog_sva_gh_scraper/data/full_repos/65602098
git clone --depth 1 --no-tags https://github.com/LubaTovbin/ATA_IDE_interface.git f:/verilog_sva_gh_scraper/data/full_repos/66959300
git clone --depth 1 --no-tags https://github.com/RegExrTech/VerilogPong.git f:/verilog_sva_gh_scraper/data/full_repos/67181431
git clone --depth 1 --no-tags https://github.com/gelloria/PG.git f:/verilog_sva_gh_scraper/data/full_repos/67259238
git clone --depth 1 --no-tags https://github.com/madprogrammer/fpga-libs.git f:/verilog_sva_gh_scraper/data/full_repos/67309920
git clone --depth 1 --no-tags https://github.com/alexsternberg/CMPE140.git f:/verilog_sva_gh_scraper/data/full_repos/67654498
git clone --depth 1 --no-tags https://github.com/mdavidsaver/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/56984154
git clone --depth 1 --no-tags https://github.com/ptracton/pmodacl2.git f:/verilog_sva_gh_scraper/data/full_repos/61772455
git clone --depth 1 --no-tags https://github.com/dsantamaria1/lab3_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/58408201
git clone --depth 1 --no-tags https://github.com/sameeriitkgp/fast-adder.git f:/verilog_sva_gh_scraper/data/full_repos/58131533
git clone --depth 1 --no-tags https://github.com/knielsen/ice40_pll_test.git f:/verilog_sva_gh_scraper/data/full_repos/64505546
git clone --depth 1 --no-tags https://github.com/eugenelet/BubbleSort_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/62901872
git clone --depth 1 --no-tags https://github.com/Izil/Pipelined-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/64928415
git clone --depth 1 --no-tags https://github.com/Smolyarov/crystal_fmc.git f:/verilog_sva_gh_scraper/data/full_repos/64844888
git clone --depth 1 --no-tags https://github.com/spinlockirqsave/atlys_tcp_socket.git f:/verilog_sva_gh_scraper/data/full_repos/65325380
git clone --depth 1 --no-tags https://github.com/agerardocarmona94/REPOSITORIO_PROYECTO_3_TODOS.git f:/verilog_sva_gh_scraper/data/full_repos/59237724
git clone --depth 1 --no-tags https://github.com/jackie840129/ICD_final.git f:/verilog_sva_gh_scraper/data/full_repos/60422748
git clone --depth 1 --no-tags https://github.com/estejairo/osciloscope.git f:/verilog_sva_gh_scraper/data/full_repos/59971603
git clone --depth 1 --no-tags https://github.com/roule-marcel/mcu.git f:/verilog_sva_gh_scraper/data/full_repos/60163946
git clone --depth 1 --no-tags https://github.com/nguyenhhce/LV_Blast.git f:/verilog_sva_gh_scraper/data/full_repos/61282924
git clone --depth 1 --no-tags https://github.com/rickmarva/proy_2_12_sem_1_2016.git f:/verilog_sva_gh_scraper/data/full_repos/57981765
git clone --depth 1 --no-tags https://github.com/mlzxy/vRBM.git f:/verilog_sva_gh_scraper/data/full_repos/58032941
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/online_mult_ver_two.git f:/verilog_sva_gh_scraper/data/full_repos/57292357
git clone --depth 1 --no-tags https://github.com/danielcanessa/MicroprocesadorVectorial.git f:/verilog_sva_gh_scraper/data/full_repos/66184703
git clone --depth 1 --no-tags https://github.com/jaalbava/Controlador-VGA-.git f:/verilog_sva_gh_scraper/data/full_repos/66161597
git clone --depth 1 --no-tags https://github.com/Abrahamon/VGAcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/67147534
git clone --depth 1 --no-tags https://github.com/AHEADer/ver_pro.git f:/verilog_sva_gh_scraper/data/full_repos/67015301
git clone --depth 1 --no-tags https://github.com/thefinnomenon/trafficLight.git f:/verilog_sva_gh_scraper/data/full_repos/66875402
git clone --depth 1 --no-tags https://github.com/erkanCil/DE0_NaNoSoC_Kit.git f:/verilog_sva_gh_scraper/data/full_repos/66542300
git clone --depth 1 --no-tags https://github.com/yzh119/CPU_project.git f:/verilog_sva_gh_scraper/data/full_repos/65710519
git clone --depth 1 --no-tags https://github.com/danidim13/tarea-3-estructuras.git f:/verilog_sva_gh_scraper/data/full_repos/62788075
git clone --depth 1 --no-tags https://github.com/smmsadrnezh/dsd_project.git f:/verilog_sva_gh_scraper/data/full_repos/59811754
git clone --depth 1 --no-tags https://github.com/try-skycn/SJTU-MS108-toy_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/67792228
git clone --depth 1 --no-tags https://github.com/Kleju124/Project-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/61759921
git clone --depth 1 --no-tags https://github.com/GrahamWhyte/CPEN-311-Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/58674098
git clone --depth 1 --no-tags https://github.com/garlapatirahul/AWGN.git f:/verilog_sva_gh_scraper/data/full_repos/61054770
git clone --depth 1 --no-tags https://github.com/koalabearguo/udp_ip.git f:/verilog_sva_gh_scraper/data/full_repos/58984609
git clone --depth 1 --no-tags https://github.com/joaquingonz7/verilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/59617971
git clone --depth 1 --no-tags https://github.com/katsos/my-verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/59744198
git clone --depth 1 --no-tags https://github.com/MuzammilKhan/FPGAGAME.git f:/verilog_sva_gh_scraper/data/full_repos/60012838
git clone --depth 1 --no-tags https://github.com/Twinkle0613/PWM_generator_Quartus_II.git f:/verilog_sva_gh_scraper/data/full_repos/60498328
git clone --depth 1 --no-tags https://github.com/ocxtal/ledblinker.git f:/verilog_sva_gh_scraper/data/full_repos/60364012
git clone --depth 1 --no-tags https://github.com/zweed4u/Hardware-Description-Language.git f:/verilog_sva_gh_scraper/data/full_repos/66677369
git clone --depth 1 --no-tags https://github.com/mtikekar/verilog-config.git f:/verilog_sva_gh_scraper/data/full_repos/63295931
git clone --depth 1 --no-tags https://github.com/santa233/AWGN_IP.git f:/verilog_sva_gh_scraper/data/full_repos/64807859
git clone --depth 1 --no-tags https://github.com/guopan/CCDL_FPGA_ADQ214.git f:/verilog_sva_gh_scraper/data/full_repos/64732163
git clone --depth 1 --no-tags https://github.com/danlm/CSE320_Sources.git f:/verilog_sva_gh_scraper/data/full_repos/67488393
git clone --depth 1 --no-tags https://github.com/hgorjiara/cal.git f:/verilog_sva_gh_scraper/data/full_repos/67376990
