$comment
	File created using the following command:
		vcd file tristate_buffer_8bit.msim.vcd -direction
$end
$date
	Wed Mar 19 12:19:58 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module tristate_buffer_8bit_vhd_vec_tst $end
$var wire 1 ! A [7] $end
$var wire 1 " A [6] $end
$var wire 1 # A [5] $end
$var wire 1 $ A [4] $end
$var wire 1 % A [3] $end
$var wire 1 & A [2] $end
$var wire 1 ' A [1] $end
$var wire 1 ( A [0] $end
$var wire 1 ) Control $end
$var wire 1 * Tri_out [7] $end
$var wire 1 + Tri_out [6] $end
$var wire 1 , Tri_out [5] $end
$var wire 1 - Tri_out [4] $end
$var wire 1 . Tri_out [3] $end
$var wire 1 / Tri_out [2] $end
$var wire 1 0 Tri_out [1] $end
$var wire 1 1 Tri_out [0] $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var wire 1 5 devoe $end
$var wire 1 6 devclrn $end
$var wire 1 7 devpor $end
$var wire 1 8 ww_devoe $end
$var wire 1 9 ww_devclrn $end
$var wire 1 : ww_devpor $end
$var wire 1 ; ww_A [7] $end
$var wire 1 < ww_A [6] $end
$var wire 1 = ww_A [5] $end
$var wire 1 > ww_A [4] $end
$var wire 1 ? ww_A [3] $end
$var wire 1 @ ww_A [2] $end
$var wire 1 A ww_A [1] $end
$var wire 1 B ww_A [0] $end
$var wire 1 C ww_Control $end
$var wire 1 D \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 E \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 F \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 G \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 H \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 I \Tri_out[0]~input_o\ $end
$var wire 1 J \Tri_out[1]~input_o\ $end
$var wire 1 K \Tri_out[2]~input_o\ $end
$var wire 1 L \Tri_out[3]~input_o\ $end
$var wire 1 M \Tri_out[4]~input_o\ $end
$var wire 1 N \Tri_out[5]~input_o\ $end
$var wire 1 O \Tri_out[6]~input_o\ $end
$var wire 1 P \Tri_out[7]~input_o\ $end
$var wire 1 Q \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 R \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 S \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 T \Tri_out[0]~output_o\ $end
$var wire 1 U \Tri_out[1]~output_o\ $end
$var wire 1 V \Tri_out[2]~output_o\ $end
$var wire 1 W \Tri_out[3]~output_o\ $end
$var wire 1 X \Tri_out[4]~output_o\ $end
$var wire 1 Y \Tri_out[5]~output_o\ $end
$var wire 1 Z \Tri_out[6]~output_o\ $end
$var wire 1 [ \Tri_out[7]~output_o\ $end
$var wire 1 \ \A[0]~input_o\ $end
$var wire 1 ] \Control~input_o\ $end
$var wire 1 ^ \A[1]~input_o\ $end
$var wire 1 _ \A[2]~input_o\ $end
$var wire 1 ` \A[3]~input_o\ $end
$var wire 1 a \A[4]~input_o\ $end
$var wire 1 b \A[5]~input_o\ $end
$var wire 1 c \A[6]~input_o\ $end
$var wire 1 d \A[7]~input_o\ $end
$var wire 1 e \ALT_INV_Control~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
02
13
x4
15
16
17
18
19
1:
0C
0I
0J
0K
0L
0M
0N
0O
0P
0Q
zR
zS
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
1e
0!
0"
0#
0$
0%
0&
0'
0(
0*
0+
0,
0-
0.
0/
00
01
0;
0<
0=
0>
0?
0@
0A
0B
0D
0E
0F
0G
0H
$end
#80000
1!
1#
1%
1'
1A
1?
1=
1;
1d
1b
1`
1^
1U
1W
1Y
1[
10
1.
1,
1*
1P
1N
1L
1J
#100000
0!
0#
0%
0'
0A
0?
0=
0;
0d
0b
0`
0^
0U
0W
0Y
0[
00
0.
0,
0*
0P
0N
0L
0J
#140000
1!
1#
1%
1'
1)
1A
1?
1=
1;
1C
1]
1d
1b
1`
1^
0e
1U
1W
1Y
1[
zT
zU
zV
zW
zX
zY
zZ
z[
10
1.
1,
1*
z1
z0
z/
z.
z-
z,
z+
z*
1P
1N
1L
1J
zP
zO
zN
zM
zL
zK
zJ
zI
#160000
0!
0#
0%
0'
0)
0A
0?
0=
0;
0C
0]
0d
0b
0`
0^
1e
0T
0U
0V
0W
0X
0Y
0Z
0[
01
00
0/
0.
0-
0,
0+
0*
0P
0O
0N
0M
0L
0K
0J
0I
#200000
1"
1$
1&
1(
1B
1@
1>
1<
1c
1a
1_
1\
1T
1V
1X
1Z
11
1/
1-
1+
1O
1M
1K
1I
#220000
0"
0$
0&
0(
0B
0@
0>
0<
0c
0a
0_
0\
0T
0V
0X
0Z
01
0/
0-
0+
0O
0M
0K
0I
#260000
1"
1$
1&
1(
1!
1#
1%
1'
1)
1B
1A
1@
1?
1>
1=
1<
1;
1C
1]
1d
1c
1b
1a
1`
1_
1^
1\
0e
1T
1U
1V
1W
1X
1Y
1Z
1[
zT
zU
zV
zW
zX
zY
zZ
z[
11
10
1/
1.
1-
1,
1+
1*
z1
z0
z/
z.
z-
z,
z+
z*
1P
1O
1N
1M
1L
1K
1J
1I
zP
zO
zN
zM
zL
zK
zJ
zI
#280000
0"
0$
0&
0(
0!
0#
0%
0'
0)
0B
0A
0@
0?
0>
0=
0<
0;
0C
0]
0d
0c
0b
0a
0`
0_
0^
0\
1e
0T
0U
0V
0W
0X
0Y
0Z
0[
01
00
0/
0.
0-
0,
0+
0*
0P
0O
0N
0M
0L
0K
0J
0I
#340000
1)
1C
1]
0e
zT
zU
zV
zW
zX
zY
zZ
z[
z1
z0
z/
z.
z-
z,
z+
z*
zP
zO
zN
zM
zL
zK
zJ
zI
#360000
0)
0C
0]
1e
0T
0U
0V
0W
0X
0Y
0Z
0[
01
00
0/
0.
0-
0,
0+
0*
0P
0O
0N
0M
0L
0K
0J
0I
#1000000
