# 100daysofRTL
Inspired by the #100daysofrtl challenge and @raulbehl to learn SystemVerilog by coding a module every day and improve my design and verification skills.
