// Seed: 3745062807
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wor id_3 = 1, id_4, id_5, id_6, id_7;
  wire id_8;
  module_2(
      id_3, id_6
  );
endmodule
module module_1 ();
  wire id_1;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  assign id_3 = id_3;
  tri0 id_4;
  wire id_5;
  wire id_6;
  id_7 :
  assert property (@(id_7) 1 - id_4)
  else;
  assign id_7 = 1 | 1'd0;
  assign id_2 = id_5;
endmodule
