`timescale 1ns / 1ps


module register(
    input  signed [15:0] d,
    output reg signed [15:0] q,
    input clk,
    input reset
);
always @(posedge clk) 
begin
    if (reset)
        q <= 16'd0;
    else
        q <= d;
end
endmodule

