

================================================================
== Vivado HLS Report for 'Layer2_mult_inner'
================================================================
* Date:           Sun Jul  1 02:49:26 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Conv12
* Solution:       A_Otra
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      9|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        0|      -|    1287|    256|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      9|    1287|    265|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       1|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |MASTER_CNN_mac_mubkb_U154  |MASTER_CNN_mac_mubkb  | i0 * i1 + i2 |
    |MASTER_CNN_mac_mubkb_U155  |MASTER_CNN_mac_mubkb  | i0 * i1 + i2 |
    |MASTER_CNN_mac_mubkb_U156  |MASTER_CNN_mac_mubkb  | i0 * i1 + i2 |
    |MASTER_CNN_mac_mubkb_U157  |MASTER_CNN_mac_mubkb  | i0 * i1 + i2 |
    |MASTER_CNN_mac_mubkb_U158  |MASTER_CNN_mac_mubkb  | i0 * i1 + i2 |
    |MASTER_CNN_mac_mubkb_U159  |MASTER_CNN_mac_mubkb  | i0 * i1 + i2 |
    |MASTER_CNN_mac_mubkb_U160  |MASTER_CNN_mac_mubkb  | i0 * i1 + i2 |
    |MASTER_CNN_mac_mubkb_U161  |MASTER_CNN_mac_mubkb  | i0 * i1 + i2 |
    |MASTER_CNN_mul_mucud_U153  |MASTER_CNN_mul_mucud  |    i0 * i1   |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   18|         36|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   18|         36|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_ce_reg                                   |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_p_read_5_reg_508           |  18|   0|   18|          0|
    |ap_reg_pp0_iter1_p_read_6_reg_513           |  18|   0|   18|          0|
    |ap_reg_pp0_iter1_weight_3_V_read_1_reg_473  |  18|   0|   18|          0|
    |ap_reg_pp0_iter1_weight_4_V_read_1_reg_468  |  18|   0|   18|          0|
    |ap_return_int_reg                           |  18|   0|   18|          0|
    |p_read1_int_reg                             |  18|   0|   18|          0|
    |p_read2_int_reg                             |  18|   0|   18|          0|
    |p_read3_int_reg                             |  18|   0|   18|          0|
    |p_read4_int_reg                             |  18|   0|   18|          0|
    |p_read5_int_reg                             |  18|   0|   18|          0|
    |p_read6_int_reg                             |  18|   0|   18|          0|
    |p_read7_int_reg                             |  18|   0|   18|          0|
    |p_read8_int_reg                             |  18|   0|   18|          0|
    |p_read_1_reg_488                            |  18|   0|   18|          0|
    |p_read_2_reg_493                            |  18|   0|   18|          0|
    |p_read_3_reg_498                            |  18|   0|   18|          0|
    |p_read_4_reg_503                            |  18|   0|   18|          0|
    |p_read_5_reg_508                            |  18|   0|   18|          0|
    |p_read_6_reg_513                            |  18|   0|   18|          0|
    |p_read_7_reg_518                            |  18|   0|   18|          0|
    |p_read_8_reg_523                            |  18|   0|   18|          0|
    |p_read_int_reg                              |  18|   0|   18|          0|
    |tmp_25_reg_528                              |  18|   0|   18|          0|
    |tmp_27_reg_533                              |  18|   0|   18|          0|
    |tmp_29_reg_538                              |  18|   0|   18|          0|
    |tmp_31_reg_543                              |  18|   0|   18|          0|
    |weight_0_V_read_int_reg                     |  18|   0|   18|          0|
    |weight_1_V_read_1_reg_483                   |  18|   0|   18|          0|
    |weight_1_V_read_int_reg                     |  18|   0|   18|          0|
    |weight_2_V_read_1_reg_478                   |  18|   0|   18|          0|
    |weight_2_V_read_int_reg                     |  18|   0|   18|          0|
    |weight_3_V_read_1_reg_473                   |  18|   0|   18|          0|
    |weight_3_V_read_int_reg                     |  18|   0|   18|          0|
    |weight_4_V_read_1_reg_468                   |  18|   0|   18|          0|
    |weight_4_V_read_int_reg                     |  18|   0|   18|          0|
    |weight_5_V_read_1_reg_463                   |  18|   0|   18|          0|
    |weight_5_V_read_int_reg                     |  18|   0|   18|          0|
    |weight_6_V_read_1_reg_458                   |  18|   0|   18|          0|
    |weight_6_V_read_int_reg                     |  18|   0|   18|          0|
    |weight_7_V_read_1_reg_453                   |  18|   0|   18|          0|
    |weight_7_V_read_int_reg                     |  18|   0|   18|          0|
    |weight_8_V_read_1_reg_448                   |  18|   0|   18|          0|
    |weight_8_V_read_int_reg                     |  18|   0|   18|          0|
    |p_read_1_reg_488                            |  64|  32|   18|          0|
    |p_read_2_reg_493                            |  64|  32|   18|          0|
    |p_read_3_reg_498                            |  64|  32|   18|          0|
    |p_read_4_reg_503                            |  64|  32|   18|          0|
    |weight_5_V_read_1_reg_463                   |  64|  32|   18|          0|
    |weight_6_V_read_1_reg_458                   |  64|  32|   18|          0|
    |weight_7_V_read_1_reg_453                   |  64|  32|   18|          0|
    |weight_8_V_read_1_reg_448                   |  64|  32|   18|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1287| 256|  919|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | Layer2_mult_inner | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | Layer2_mult_inner | return value |
|ap_return        | out |   18| ap_ctrl_hs | Layer2_mult_inner | return value |
|ap_ce            |  in |    1| ap_ctrl_hs | Layer2_mult_inner | return value |
|p_read           |  in |   18|   ap_none  |       p_read      |    scalar    |
|p_read1          |  in |   18|   ap_none  |      p_read1      |    scalar    |
|p_read2          |  in |   18|   ap_none  |      p_read2      |    scalar    |
|p_read3          |  in |   18|   ap_none  |      p_read3      |    scalar    |
|p_read4          |  in |   18|   ap_none  |      p_read4      |    scalar    |
|p_read5          |  in |   18|   ap_none  |      p_read5      |    scalar    |
|p_read6          |  in |   18|   ap_none  |      p_read6      |    scalar    |
|p_read7          |  in |   18|   ap_none  |      p_read7      |    scalar    |
|p_read8          |  in |   18|   ap_none  |      p_read8      |    scalar    |
|weight_0_V_read  |  in |   18|   ap_none  |  weight_0_V_read  |    scalar    |
|weight_1_V_read  |  in |   18|   ap_none  |  weight_1_V_read  |    scalar    |
|weight_2_V_read  |  in |   18|   ap_none  |  weight_2_V_read  |    scalar    |
|weight_3_V_read  |  in |   18|   ap_none  |  weight_3_V_read  |    scalar    |
|weight_4_V_read  |  in |   18|   ap_none  |  weight_4_V_read  |    scalar    |
|weight_5_V_read  |  in |   18|   ap_none  |  weight_5_V_read  |    scalar    |
|weight_6_V_read  |  in |   18|   ap_none  |  weight_6_V_read  |    scalar    |
|weight_7_V_read  |  in |   18|   ap_none  |  weight_7_V_read  |    scalar    |
|weight_8_V_read  |  in |   18|   ap_none  |  weight_8_V_read  |    scalar    |
+-----------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

 <State 1> : 6.38ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weight_8_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_8_V_read)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weight_7_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_7_V_read)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weight_6_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_6_V_read)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weight_5_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_5_V_read)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weight_4_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_4_V_read)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weight_3_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_3_V_read)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weight_2_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_2_V_read)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weight_1_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_1_V_read)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_0_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_0_V_read)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read8)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read7)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read6)"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_4 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read5)"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_5 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read4)"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_6 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read3)"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_7 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read2)"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_8 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read1)"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_9 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %p_read)"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i18 %p_read_9 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i18 %weight_0_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_1 : Operation 26 [1/1] (6.38ns)   --->   "%p_Val2_s = mul i28 %OP1_V_cast, %OP2_V_cast" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_25 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_s, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]

 <State 2> : 9.40ns
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i18 %p_read_8 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i18 %weight_1_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 30 [1/1] (3.36ns)   --->   "%p_Val2_1 = mul i28 %OP1_V_1, %OP2_V_1" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_69_1 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_25, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 32 [1/1] (3.02ns)   --->   "%p_Val2_51_1 = add i28 %p_Val2_1, %tmp_69_1" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i18 %p_read_7 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i18 %weight_2_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 35 [1/1] (3.36ns)   --->   "%p_Val2_2 = mul i28 %OP1_V_2, %OP2_V_2" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_26 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_1, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_69_2 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_26, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_2 : Operation 38 [1/1] (3.02ns)   --->   "%p_Val2_51_2 = add i28 %p_Val2_2, %tmp_69_2" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_27 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_2, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]

 <State 3> : 9.40ns
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i18 %p_read_6 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i18 %weight_3_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 42 [1/1] (3.36ns)   --->   "%p_Val2_3 = mul i28 %OP1_V_3, %OP2_V_3" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_69_3 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_27, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 44 [1/1] (3.02ns)   --->   "%p_Val2_51_3 = add i28 %p_Val2_3, %tmp_69_3" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i18 %p_read_5 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i18 %weight_4_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 47 [1/1] (3.36ns)   --->   "%p_Val2_4 = mul i28 %OP1_V_4, %OP2_V_4" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_28 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_3, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_69_4 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_28, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_3 : Operation 50 [1/1] (3.02ns)   --->   "%p_Val2_51_4 = add i28 %p_Val2_4, %tmp_69_4" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_29 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_4, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]

 <State 4> : 9.40ns
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i18 %p_read_4 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i18 %weight_5_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 54 [1/1] (3.36ns)   --->   "%p_Val2_5 = mul i28 %OP1_V_5, %OP2_V_5" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_69_5 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_29, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 56 [1/1] (3.02ns)   --->   "%p_Val2_51_5 = add i28 %p_Val2_5, %tmp_69_5" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%OP1_V_6 = sext i18 %p_read_3 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i18 %weight_6_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 59 [1/1] (3.36ns)   --->   "%p_Val2_6 = mul i28 %OP1_V_6, %OP2_V_6" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_30 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_5, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_69_6 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_30, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_4 : Operation 62 [1/1] (3.02ns)   --->   "%p_Val2_51_6 = add i28 %p_Val2_6, %tmp_69_6" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_31 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_6, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]

 <State 5> : 9.40ns
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp)" [SRC/1_keras.cpp:413]
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_s)" [SRC/1_keras.cpp:413]
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_1)" [SRC/1_keras.cpp:413]
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_2)" [SRC/1_keras.cpp:413]
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_3)" [SRC/1_keras.cpp:413]
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_4)" [SRC/1_keras.cpp:413]
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_5)" [SRC/1_keras.cpp:413]
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%OP1_V_7 = sext i18 %p_read_2 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%OP2_V_7 = sext i18 %weight_7_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 89 [1/1] (3.36ns)   --->   "%p_Val2_7 = mul i28 %OP1_V_7, %OP2_V_7" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_69_7 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_31, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 91 [1/1] (3.02ns)   --->   "%p_Val2_51_7 = add i28 %p_Val2_7, %tmp_69_7" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_6)" [SRC/1_keras.cpp:413]
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str29)" [SRC/1_keras.cpp:410]
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:427->SRC/1_keras.cpp:412]
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%OP1_V_8 = sext i18 %p_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%OP2_V_8 = sext i18 %weight_8_V_read_1 to i28" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 97 [1/1] (3.36ns)   --->   "%p_Val2_8 = mul i28 %OP1_V_8, %OP2_V_8" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_32 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_7, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_69_8 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %tmp_32, i10 0)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 100 [1/1] (3.02ns)   --->   "%p_Val2_51_8 = add i28 %p_Val2_8, %tmp_69_8" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_71_8 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_51_8, i32 10, i32 27)" [SRC/1_keras.cpp:429->SRC/1_keras.cpp:412]
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str29, i32 %tmp_7)" [SRC/1_keras.cpp:413]
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "ret i18 %tmp_71_8" [SRC/1_keras.cpp:414]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_8_V_read_1 (read           ) [ 011111]
weight_7_V_read_1 (read           ) [ 011111]
weight_6_V_read_1 (read           ) [ 011110]
weight_5_V_read_1 (read           ) [ 011110]
weight_4_V_read_1 (read           ) [ 011100]
weight_3_V_read_1 (read           ) [ 011100]
weight_2_V_read_1 (read           ) [ 011000]
weight_1_V_read_1 (read           ) [ 011000]
weight_0_V_read_1 (read           ) [ 000000]
p_read_1          (read           ) [ 011111]
p_read_2          (read           ) [ 011111]
p_read_3          (read           ) [ 011110]
p_read_4          (read           ) [ 011110]
p_read_5          (read           ) [ 011100]
p_read_6          (read           ) [ 011100]
p_read_7          (read           ) [ 011000]
p_read_8          (read           ) [ 011000]
p_read_9          (read           ) [ 000000]
OP1_V_cast        (sext           ) [ 000000]
OP2_V_cast        (sext           ) [ 000000]
p_Val2_s          (mul            ) [ 000000]
tmp_25            (partselect     ) [ 011000]
OP1_V_1           (sext           ) [ 000000]
OP2_V_1           (sext           ) [ 000000]
p_Val2_1          (mul            ) [ 000000]
tmp_69_1          (bitconcatenate ) [ 000000]
p_Val2_51_1       (add            ) [ 000000]
OP1_V_2           (sext           ) [ 000000]
OP2_V_2           (sext           ) [ 000000]
p_Val2_2          (mul            ) [ 000000]
tmp_26            (partselect     ) [ 000000]
tmp_69_2          (bitconcatenate ) [ 000000]
p_Val2_51_2       (add            ) [ 000000]
tmp_27            (partselect     ) [ 010100]
OP1_V_3           (sext           ) [ 000000]
OP2_V_3           (sext           ) [ 000000]
p_Val2_3          (mul            ) [ 000000]
tmp_69_3          (bitconcatenate ) [ 000000]
p_Val2_51_3       (add            ) [ 000000]
OP1_V_4           (sext           ) [ 000000]
OP2_V_4           (sext           ) [ 000000]
p_Val2_4          (mul            ) [ 000000]
tmp_28            (partselect     ) [ 000000]
tmp_69_4          (bitconcatenate ) [ 000000]
p_Val2_51_4       (add            ) [ 000000]
tmp_29            (partselect     ) [ 010010]
OP1_V_5           (sext           ) [ 000000]
OP2_V_5           (sext           ) [ 000000]
p_Val2_5          (mul            ) [ 000000]
tmp_69_5          (bitconcatenate ) [ 000000]
p_Val2_51_5       (add            ) [ 000000]
OP1_V_6           (sext           ) [ 000000]
OP2_V_6           (sext           ) [ 000000]
p_Val2_6          (mul            ) [ 000000]
tmp_30            (partselect     ) [ 000000]
tmp_69_6          (bitconcatenate ) [ 000000]
p_Val2_51_6       (add            ) [ 000000]
tmp_31            (partselect     ) [ 010001]
tmp               (specregionbegin) [ 000000]
StgValue_65       (specresource   ) [ 000000]
empty             (specregionend  ) [ 000000]
tmp_s             (specregionbegin) [ 000000]
StgValue_68       (specresource   ) [ 000000]
empty_111         (specregionend  ) [ 000000]
tmp_1             (specregionbegin) [ 000000]
StgValue_71       (specresource   ) [ 000000]
empty_112         (specregionend  ) [ 000000]
tmp_2             (specregionbegin) [ 000000]
StgValue_74       (specresource   ) [ 000000]
empty_113         (specregionend  ) [ 000000]
tmp_3             (specregionbegin) [ 000000]
StgValue_77       (specresource   ) [ 000000]
empty_114         (specregionend  ) [ 000000]
tmp_4             (specregionbegin) [ 000000]
StgValue_80       (specresource   ) [ 000000]
empty_115         (specregionend  ) [ 000000]
tmp_5             (specregionbegin) [ 000000]
StgValue_83       (specresource   ) [ 000000]
empty_116         (specregionend  ) [ 000000]
tmp_6             (specregionbegin) [ 000000]
StgValue_86       (specresource   ) [ 000000]
OP1_V_7           (sext           ) [ 000000]
OP2_V_7           (sext           ) [ 000000]
p_Val2_7          (mul            ) [ 000000]
tmp_69_7          (bitconcatenate ) [ 000000]
p_Val2_51_7       (add            ) [ 000000]
empty_117         (specregionend  ) [ 000000]
tmp_7             (specregionbegin) [ 000000]
StgValue_94       (specresource   ) [ 000000]
OP1_V_8           (sext           ) [ 000000]
OP2_V_8           (sext           ) [ 000000]
p_Val2_8          (mul            ) [ 000000]
tmp_32            (partselect     ) [ 000000]
tmp_69_8          (bitconcatenate ) [ 000000]
p_Val2_51_8       (add            ) [ 000000]
tmp_71_8          (partselect     ) [ 000000]
empty_118         (specregionend  ) [ 000000]
StgValue_103      (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_0_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_1_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_2_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_3_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_4_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_5_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_6_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_7_V_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_8_V_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i18.i10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResource"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="weight_8_V_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="18" slack="0"/>
<pin id="66" dir="0" index="1" bw="18" slack="0"/>
<pin id="67" dir="1" index="2" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_8_V_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="weight_7_V_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="18" slack="0"/>
<pin id="72" dir="0" index="1" bw="18" slack="0"/>
<pin id="73" dir="1" index="2" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="weight_6_V_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="18" slack="0"/>
<pin id="78" dir="0" index="1" bw="18" slack="0"/>
<pin id="79" dir="1" index="2" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_6_V_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="weight_5_V_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="18" slack="0"/>
<pin id="84" dir="0" index="1" bw="18" slack="0"/>
<pin id="85" dir="1" index="2" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="weight_4_V_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="18" slack="0"/>
<pin id="90" dir="0" index="1" bw="18" slack="0"/>
<pin id="91" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="weight_3_V_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="weight_2_V_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="18" slack="0"/>
<pin id="102" dir="0" index="1" bw="18" slack="0"/>
<pin id="103" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="weight_1_V_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="18" slack="0"/>
<pin id="108" dir="0" index="1" bw="18" slack="0"/>
<pin id="109" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="weight_0_V_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="18" slack="0"/>
<pin id="114" dir="0" index="1" bw="18" slack="0"/>
<pin id="115" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="18" slack="0"/>
<pin id="120" dir="0" index="1" bw="18" slack="0"/>
<pin id="121" dir="1" index="2" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_2_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="18" slack="0"/>
<pin id="126" dir="0" index="1" bw="18" slack="0"/>
<pin id="127" dir="1" index="2" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_3_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="18" slack="0"/>
<pin id="132" dir="0" index="1" bw="18" slack="0"/>
<pin id="133" dir="1" index="2" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read_4_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="18" slack="0"/>
<pin id="138" dir="0" index="1" bw="18" slack="0"/>
<pin id="139" dir="1" index="2" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read_5_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="18" slack="0"/>
<pin id="144" dir="0" index="1" bw="18" slack="0"/>
<pin id="145" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read_6_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="18" slack="0"/>
<pin id="150" dir="0" index="1" bw="18" slack="0"/>
<pin id="151" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read_7_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="18" slack="0"/>
<pin id="156" dir="0" index="1" bw="18" slack="0"/>
<pin id="157" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_read_8_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="18" slack="0"/>
<pin id="162" dir="0" index="1" bw="18" slack="0"/>
<pin id="163" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_read_9_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="18" slack="0"/>
<pin id="168" dir="0" index="1" bw="18" slack="0"/>
<pin id="169" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="OP1_V_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="18" slack="0"/>
<pin id="174" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="OP2_V_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="18" slack="0"/>
<pin id="178" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_25_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="18" slack="0"/>
<pin id="182" dir="0" index="1" bw="28" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="OP1_V_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="18" slack="1"/>
<pin id="191" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="OP2_V_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="18" slack="1"/>
<pin id="194" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_69_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="28" slack="0"/>
<pin id="197" dir="0" index="1" bw="18" slack="1"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="OP1_V_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="18" slack="1"/>
<pin id="204" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="OP2_V_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="18" slack="1"/>
<pin id="207" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_26_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="18" slack="0"/>
<pin id="210" dir="0" index="1" bw="28" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="0"/>
<pin id="213" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_69_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="28" slack="0"/>
<pin id="219" dir="0" index="1" bw="18" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69_2/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_27_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="18" slack="0"/>
<pin id="227" dir="0" index="1" bw="28" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="0" index="3" bw="6" slack="0"/>
<pin id="230" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="OP1_V_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="18" slack="2"/>
<pin id="236" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_3/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="OP2_V_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="18" slack="2"/>
<pin id="239" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_69_3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="28" slack="0"/>
<pin id="242" dir="0" index="1" bw="18" slack="1"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69_3/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="OP1_V_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="18" slack="2"/>
<pin id="249" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_4/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="OP2_V_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="18" slack="2"/>
<pin id="252" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_28_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="18" slack="0"/>
<pin id="255" dir="0" index="1" bw="28" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="0" index="3" bw="6" slack="0"/>
<pin id="258" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_69_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="28" slack="0"/>
<pin id="264" dir="0" index="1" bw="18" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69_4/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_29_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="18" slack="0"/>
<pin id="272" dir="0" index="1" bw="28" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="0" index="3" bw="6" slack="0"/>
<pin id="275" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="OP1_V_5_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="18" slack="3"/>
<pin id="281" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_5/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="OP2_V_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="18" slack="3"/>
<pin id="284" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_5/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_69_5_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="28" slack="0"/>
<pin id="287" dir="0" index="1" bw="18" slack="1"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69_5/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="OP1_V_6_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="18" slack="3"/>
<pin id="294" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_6/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="OP2_V_6_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="18" slack="3"/>
<pin id="297" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_6/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_30_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="18" slack="0"/>
<pin id="300" dir="0" index="1" bw="28" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="0" index="3" bw="6" slack="0"/>
<pin id="303" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_69_6_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="28" slack="0"/>
<pin id="309" dir="0" index="1" bw="18" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69_6/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_31_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="18" slack="0"/>
<pin id="317" dir="0" index="1" bw="28" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="OP1_V_7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="18" slack="4"/>
<pin id="326" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_7/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="OP2_V_7_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="18" slack="4"/>
<pin id="329" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_7/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_69_7_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="28" slack="0"/>
<pin id="332" dir="0" index="1" bw="18" slack="1"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69_7/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="OP1_V_8_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="18" slack="4"/>
<pin id="339" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_8/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="OP2_V_8_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="18" slack="4"/>
<pin id="342" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_8/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_32_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="18" slack="0"/>
<pin id="345" dir="0" index="1" bw="28" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="0" index="3" bw="6" slack="0"/>
<pin id="348" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_69_8_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="28" slack="0"/>
<pin id="354" dir="0" index="1" bw="18" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69_8/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_71_8_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="18" slack="0"/>
<pin id="362" dir="0" index="1" bw="28" slack="0"/>
<pin id="363" dir="0" index="2" bw="5" slack="0"/>
<pin id="364" dir="0" index="3" bw="6" slack="0"/>
<pin id="365" dir="1" index="4" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_71_8/5 "/>
</bind>
</comp>

<comp id="369" class="1007" name="p_Val2_s_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="18" slack="0"/>
<pin id="371" dir="0" index="1" bw="18" slack="0"/>
<pin id="372" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="376" class="1007" name="grp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="18" slack="0"/>
<pin id="378" dir="0" index="1" bw="18" slack="0"/>
<pin id="379" dir="0" index="2" bw="28" slack="0"/>
<pin id="380" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_1/2 p_Val2_51_1/2 "/>
</bind>
</comp>

<comp id="385" class="1007" name="grp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="18" slack="0"/>
<pin id="387" dir="0" index="1" bw="18" slack="0"/>
<pin id="388" dir="0" index="2" bw="28" slack="0"/>
<pin id="389" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_2/2 p_Val2_51_2/2 "/>
</bind>
</comp>

<comp id="394" class="1007" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="18" slack="0"/>
<pin id="396" dir="0" index="1" bw="18" slack="0"/>
<pin id="397" dir="0" index="2" bw="28" slack="0"/>
<pin id="398" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_3/3 p_Val2_51_3/3 "/>
</bind>
</comp>

<comp id="403" class="1007" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="18" slack="0"/>
<pin id="405" dir="0" index="1" bw="18" slack="0"/>
<pin id="406" dir="0" index="2" bw="28" slack="0"/>
<pin id="407" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_4/3 p_Val2_51_4/3 "/>
</bind>
</comp>

<comp id="412" class="1007" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="18" slack="0"/>
<pin id="414" dir="0" index="1" bw="18" slack="0"/>
<pin id="415" dir="0" index="2" bw="28" slack="0"/>
<pin id="416" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_5/4 p_Val2_51_5/4 "/>
</bind>
</comp>

<comp id="421" class="1007" name="grp_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="18" slack="0"/>
<pin id="423" dir="0" index="1" bw="18" slack="0"/>
<pin id="424" dir="0" index="2" bw="28" slack="0"/>
<pin id="425" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_6/4 p_Val2_51_6/4 "/>
</bind>
</comp>

<comp id="430" class="1007" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="18" slack="0"/>
<pin id="432" dir="0" index="1" bw="18" slack="0"/>
<pin id="433" dir="0" index="2" bw="28" slack="0"/>
<pin id="434" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_7/5 p_Val2_51_7/5 "/>
</bind>
</comp>

<comp id="439" class="1007" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="18" slack="0"/>
<pin id="441" dir="0" index="1" bw="18" slack="0"/>
<pin id="442" dir="0" index="2" bw="28" slack="0"/>
<pin id="443" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_8/5 p_Val2_51_8/5 "/>
</bind>
</comp>

<comp id="448" class="1005" name="weight_8_V_read_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="18" slack="4"/>
<pin id="450" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="weight_8_V_read_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="weight_7_V_read_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="18" slack="4"/>
<pin id="455" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="weight_7_V_read_1 "/>
</bind>
</comp>

<comp id="458" class="1005" name="weight_6_V_read_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="18" slack="3"/>
<pin id="460" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="weight_6_V_read_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="weight_5_V_read_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="18" slack="3"/>
<pin id="465" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="weight_5_V_read_1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="weight_4_V_read_1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="18" slack="2"/>
<pin id="470" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="weight_4_V_read_1 "/>
</bind>
</comp>

<comp id="473" class="1005" name="weight_3_V_read_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="18" slack="2"/>
<pin id="475" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="weight_3_V_read_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="weight_2_V_read_1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="18" slack="1"/>
<pin id="480" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="weight_2_V_read_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="weight_1_V_read_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="18" slack="1"/>
<pin id="485" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="weight_1_V_read_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="p_read_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="18" slack="4"/>
<pin id="490" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="p_read_2_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="18" slack="4"/>
<pin id="495" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="498" class="1005" name="p_read_3_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="18" slack="3"/>
<pin id="500" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="503" class="1005" name="p_read_4_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="18" slack="3"/>
<pin id="505" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="508" class="1005" name="p_read_5_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="18" slack="2"/>
<pin id="510" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="513" class="1005" name="p_read_6_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="18" slack="2"/>
<pin id="515" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="518" class="1005" name="p_read_7_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="18" slack="1"/>
<pin id="520" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="523" class="1005" name="p_read_8_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="18" slack="1"/>
<pin id="525" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_25_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="18" slack="1"/>
<pin id="530" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="533" class="1005" name="tmp_27_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="18" slack="1"/>
<pin id="535" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_29_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="18" slack="1"/>
<pin id="540" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_31_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="18" slack="1"/>
<pin id="545" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="34" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="112" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="208" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="253" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="312"><net_src comp="44" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="298" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="343" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="46" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="366"><net_src comp="38" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="368"><net_src comp="42" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="373"><net_src comp="172" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="176" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="381"><net_src comp="189" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="192" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="195" pin="3"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="390"><net_src comp="202" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="205" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="217" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="393"><net_src comp="385" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="399"><net_src comp="234" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="237" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="240" pin="3"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="394" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="408"><net_src comp="247" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="250" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="262" pin="3"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="403" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="417"><net_src comp="279" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="282" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="285" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="412" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="426"><net_src comp="292" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="295" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="307" pin="3"/><net_sink comp="421" pin=2"/></net>

<net id="429"><net_src comp="421" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="435"><net_src comp="324" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="327" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="330" pin="3"/><net_sink comp="430" pin=2"/></net>

<net id="438"><net_src comp="430" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="444"><net_src comp="337" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="340" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="352" pin="3"/><net_sink comp="439" pin=2"/></net>

<net id="447"><net_src comp="439" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="451"><net_src comp="64" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="456"><net_src comp="70" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="461"><net_src comp="76" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="466"><net_src comp="82" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="471"><net_src comp="88" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="476"><net_src comp="94" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="481"><net_src comp="100" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="486"><net_src comp="106" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="491"><net_src comp="118" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="496"><net_src comp="124" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="501"><net_src comp="130" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="506"><net_src comp="136" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="511"><net_src comp="142" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="516"><net_src comp="148" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="521"><net_src comp="154" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="526"><net_src comp="160" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="531"><net_src comp="180" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="536"><net_src comp="225" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="541"><net_src comp="270" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="546"><net_src comp="315" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="330" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: p_read5 | {}
	Port: p_read6 | {}
	Port: p_read7 | {}
	Port: p_read8 | {}
	Port: weight_0_V_read | {}
	Port: weight_1_V_read | {}
	Port: weight_2_V_read | {}
	Port: weight_3_V_read | {}
	Port: weight_4_V_read | {}
	Port: weight_5_V_read | {}
	Port: weight_6_V_read | {}
	Port: weight_7_V_read | {}
	Port: weight_8_V_read | {}
 - Input state : 
	Port: Layer2_mult_inner : p_read | {1 }
	Port: Layer2_mult_inner : p_read1 | {1 }
	Port: Layer2_mult_inner : p_read2 | {1 }
	Port: Layer2_mult_inner : p_read3 | {1 }
	Port: Layer2_mult_inner : p_read4 | {1 }
	Port: Layer2_mult_inner : p_read5 | {1 }
	Port: Layer2_mult_inner : p_read6 | {1 }
	Port: Layer2_mult_inner : p_read7 | {1 }
	Port: Layer2_mult_inner : p_read8 | {1 }
	Port: Layer2_mult_inner : weight_0_V_read | {1 }
	Port: Layer2_mult_inner : weight_1_V_read | {1 }
	Port: Layer2_mult_inner : weight_2_V_read | {1 }
	Port: Layer2_mult_inner : weight_3_V_read | {1 }
	Port: Layer2_mult_inner : weight_4_V_read | {1 }
	Port: Layer2_mult_inner : weight_5_V_read | {1 }
	Port: Layer2_mult_inner : weight_6_V_read | {1 }
	Port: Layer2_mult_inner : weight_7_V_read | {1 }
	Port: Layer2_mult_inner : weight_8_V_read | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		tmp_25 : 2
	State 2
		p_Val2_1 : 1
		p_Val2_51_1 : 2
		p_Val2_2 : 1
		tmp_26 : 3
		tmp_69_2 : 4
		p_Val2_51_2 : 5
		tmp_27 : 6
	State 3
		p_Val2_3 : 1
		p_Val2_51_3 : 2
		p_Val2_4 : 1
		tmp_28 : 3
		tmp_69_4 : 4
		p_Val2_51_4 : 5
		tmp_29 : 6
	State 4
		p_Val2_5 : 1
		p_Val2_51_5 : 2
		p_Val2_6 : 1
		tmp_30 : 3
		tmp_69_6 : 4
		p_Val2_51_6 : 5
		tmp_31 : 6
	State 5
		empty : 1
		empty_111 : 1
		empty_112 : 1
		empty_113 : 1
		empty_114 : 1
		empty_115 : 1
		empty_116 : 1
		p_Val2_7 : 1
		p_Val2_51_7 : 2
		empty_117 : 1
		p_Val2_8 : 1
		tmp_32 : 3
		tmp_69_8 : 4
		p_Val2_51_8 : 5
		tmp_71_8 : 6
		empty_118 : 1
		StgValue_103 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|
| Operation|        Functional Unit        |  DSP48E |
|----------|-------------------------------|---------|
|          |           grp_fu_376          |    1    |
|          |           grp_fu_385          |    1    |
|          |           grp_fu_394          |    1    |
|  muladd  |           grp_fu_403          |    1    |
|          |           grp_fu_412          |    1    |
|          |           grp_fu_421          |    1    |
|          |           grp_fu_430          |    1    |
|          |           grp_fu_439          |    1    |
|----------|-------------------------------|---------|
|    mul   |        p_Val2_s_fu_369        |    1    |
|----------|-------------------------------|---------|
|          |  weight_8_V_read_1_read_fu_64 |    0    |
|          |  weight_7_V_read_1_read_fu_70 |    0    |
|          |  weight_6_V_read_1_read_fu_76 |    0    |
|          |  weight_5_V_read_1_read_fu_82 |    0    |
|          |  weight_4_V_read_1_read_fu_88 |    0    |
|          |  weight_3_V_read_1_read_fu_94 |    0    |
|          | weight_2_V_read_1_read_fu_100 |    0    |
|          | weight_1_V_read_1_read_fu_106 |    0    |
|   read   | weight_0_V_read_1_read_fu_112 |    0    |
|          |      p_read_1_read_fu_118     |    0    |
|          |      p_read_2_read_fu_124     |    0    |
|          |      p_read_3_read_fu_130     |    0    |
|          |      p_read_4_read_fu_136     |    0    |
|          |      p_read_5_read_fu_142     |    0    |
|          |      p_read_6_read_fu_148     |    0    |
|          |      p_read_7_read_fu_154     |    0    |
|          |      p_read_8_read_fu_160     |    0    |
|          |      p_read_9_read_fu_166     |    0    |
|----------|-------------------------------|---------|
|          |       OP1_V_cast_fu_172       |    0    |
|          |       OP2_V_cast_fu_176       |    0    |
|          |         OP1_V_1_fu_189        |    0    |
|          |         OP2_V_1_fu_192        |    0    |
|          |         OP1_V_2_fu_202        |    0    |
|          |         OP2_V_2_fu_205        |    0    |
|          |         OP1_V_3_fu_234        |    0    |
|          |         OP2_V_3_fu_237        |    0    |
|   sext   |         OP1_V_4_fu_247        |    0    |
|          |         OP2_V_4_fu_250        |    0    |
|          |         OP1_V_5_fu_279        |    0    |
|          |         OP2_V_5_fu_282        |    0    |
|          |         OP1_V_6_fu_292        |    0    |
|          |         OP2_V_6_fu_295        |    0    |
|          |         OP1_V_7_fu_324        |    0    |
|          |         OP2_V_7_fu_327        |    0    |
|          |         OP1_V_8_fu_337        |    0    |
|          |         OP2_V_8_fu_340        |    0    |
|----------|-------------------------------|---------|
|          |         tmp_25_fu_180         |    0    |
|          |         tmp_26_fu_208         |    0    |
|          |         tmp_27_fu_225         |    0    |
|          |         tmp_28_fu_253         |    0    |
|partselect|         tmp_29_fu_270         |    0    |
|          |         tmp_30_fu_298         |    0    |
|          |         tmp_31_fu_315         |    0    |
|          |         tmp_32_fu_343         |    0    |
|          |        tmp_71_8_fu_360        |    0    |
|----------|-------------------------------|---------|
|          |        tmp_69_1_fu_195        |    0    |
|          |        tmp_69_2_fu_217        |    0    |
|          |        tmp_69_3_fu_240        |    0    |
|bitconcatenate|        tmp_69_4_fu_262        |    0    |
|          |        tmp_69_5_fu_285        |    0    |
|          |        tmp_69_6_fu_307        |    0    |
|          |        tmp_69_7_fu_330        |    0    |
|          |        tmp_69_8_fu_352        |    0    |
|----------|-------------------------------|---------|
|   Total  |                               |    9    |
|----------|-------------------------------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     p_read_1_reg_488    |   18   |
|     p_read_2_reg_493    |   18   |
|     p_read_3_reg_498    |   18   |
|     p_read_4_reg_503    |   18   |
|     p_read_5_reg_508    |   18   |
|     p_read_6_reg_513    |   18   |
|     p_read_7_reg_518    |   18   |
|     p_read_8_reg_523    |   18   |
|      tmp_25_reg_528     |   18   |
|      tmp_27_reg_533     |   18   |
|      tmp_29_reg_538     |   18   |
|      tmp_31_reg_543     |   18   |
|weight_1_V_read_1_reg_483|   18   |
|weight_2_V_read_1_reg_478|   18   |
|weight_3_V_read_1_reg_473|   18   |
|weight_4_V_read_1_reg_468|   18   |
|weight_5_V_read_1_reg_463|   18   |
|weight_6_V_read_1_reg_458|   18   |
|weight_7_V_read_1_reg_453|   18   |
|weight_8_V_read_1_reg_448|   18   |
+-------------------------+--------+
|          Total          |   360  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           | DSP48E |   FF   |
+-----------+--------+--------+
|  Function |    9   |    -   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |   360  |
+-----------+--------+--------+
|   Total   |    9   |   360  |
+-----------+--------+--------+
