LIBRARY IEEE;
use ieee.std_logic_1164.all;

entity tb_FlipFlopD is
end tb_FlipFlopD;

architecture teste of tb_FlipFlopD is
component FlipFlopD is
	port( clock: in std_logic;
		  D: in std_logic;
	      Q: out std_logic;
			reset: in std_logic
	    );
end component;


begin
instancia_flipflop: FLipFlopD
	
end teste;