#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 11 01:37:38 2020
# Process ID: 5988
# Current directory: E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.runs/synth_1
# Command line: vivado.exe -log vga_checkerboard_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_checkerboard_top.tcl
# Log file: E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.runs/synth_1/vga_checkerboard_top.vds
# Journal file: E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_checkerboard_top.tcl -notrace
Command: synth_design -top vga_checkerboard_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.098 ; gain = 231.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_checkerboard_top' [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_checkerboard_top.vhd:67]
INFO: [Synth 8-638] synthesizing module 'vga_driver' [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_driver.vhd:49]
INFO: [Synth 8-638] synthesizing module 'pulse_generator' [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/pulse_generator.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'pulse_generator' (1#1) [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/pulse_generator.vhd:34]
WARNING: [Synth 8-614] signal 'vga_x' is read in the process but is not in the sensitivity list [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_driver.vhd:141]
WARNING: [Synth 8-614] signal 'vga_y' is read in the process but is not in the sensitivity list [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_driver.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (2#1) [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_driver.vhd:49]
INFO: [Synth 8-638] synthesizing module 'vga_red_controller' [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_red_controller.vhd:54]
INFO: [Synth 8-638] synthesizing module 'debounce_btn' [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/debounce_btn.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'debounce_btn' (3#1) [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/debounce_btn.vhd:45]
INFO: [Synth 8-638] synthesizing module 'seg7_controller' [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/seg7_controller.vhd:49]
INFO: [Synth 8-638] synthesizing module 'set_seg7_hex' [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/set_seg7_hex.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'set_seg7_hex' (4#1) [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/set_seg7_hex.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'seg7_controller' (5#1) [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/seg7_controller.vhd:49]
WARNING: [Synth 8-3848] Net LED in module/entity vga_red_controller does not have driver. [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_red_controller.vhd:39]
WARNING: [Synth 8-3848] Net char_7 in module/entity vga_red_controller does not have driver. [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_red_controller.vhd:63]
WARNING: [Synth 8-3848] Net char_6 in module/entity vga_red_controller does not have driver. [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_red_controller.vhd:64]
WARNING: [Synth 8-3848] Net char_5 in module/entity vga_red_controller does not have driver. [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_red_controller.vhd:65]
WARNING: [Synth 8-3848] Net char_4 in module/entity vga_red_controller does not have driver. [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_red_controller.vhd:66]
WARNING: [Synth 8-3848] Net char_1 in module/entity vga_red_controller does not have driver. [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_red_controller.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'vga_red_controller' (6#1) [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_red_controller.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'vga_checkerboard_top' (7#1) [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/sources_1/new/vga_checkerboard_top.vhd:67]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[15]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[14]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[13]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[12]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[11]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[10]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[9]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[8]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[7]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[6]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[5]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[4]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[3]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[2]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[1]
WARNING: [Synth 8-3331] design vga_red_controller has unconnected port LED[0]
WARNING: [Synth 8-3331] design vga_driver has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.137 ; gain = 304.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.137 ; gain = 304.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.137 ; gain = 304.941
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1178.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/constrs_1/new/nexys4_ddr_constr.xdc]
Finished Parsing XDC File [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/constrs_1/new/nexys4_ddr_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.srcs/constrs_1/new/nexys4_ddr_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_checkerboard_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_checkerboard_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1278.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1278.000 ; gain = 404.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1278.000 ; gain = 404.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1278.000 ; gain = 404.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1278.000 ; gain = 404.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module debounce_btn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seg7_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
Module vga_red_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[15]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[14]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[13]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[12]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[11]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[10]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[9]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[8]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[7]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[6]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[5]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[4]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[3]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[2]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[1]
WARNING: [Synth 8-3331] design vga_checkerboard_top has unconnected port LED[0]
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[23]' (FDCE) to 'vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[24]' (FDCE) to 'vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[25]' (FDCE) to 'vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_red_controller_ins/debounce_btn_l_ins/pulse_counter_reg[26] )
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[23]' (FDCE) to 'vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[24]' (FDCE) to 'vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[25]' (FDCE) to 'vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_red_controller_ins/debounce_btn_r_ins/pulse_counter_reg[26] )
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[23]' (FDCE) to 'vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[24]' (FDCE) to 'vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[25]' (FDCE) to 'vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_red_controller_ins/debounce_btn_d_ins/pulse_counter_reg[26] )
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[23]' (FDCE) to 'vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[24]' (FDCE) to 'vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[25]' (FDCE) to 'vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_red_controller_ins/debounce_btn_u_ins/pulse_counter_reg[26] )
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[0]' (FDE) to 'vga_driver_ins/vga_rgb_t_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[1]' (FDE) to 'vga_driver_ins/vga_rgb_t_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[2]' (FDE) to 'vga_driver_ins/vga_rgb_t_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[4]' (FDE) to 'vga_driver_ins/vga_rgb_t_reg[5]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[5]' (FDE) to 'vga_driver_ins/vga_rgb_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[6]' (FDE) to 'vga_driver_ins/vga_rgb_t_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[8]' (FDE) to 'vga_driver_ins/vga_rgb_t_reg[9]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[9]' (FDE) to 'vga_driver_ins/vga_rgb_t_reg[10]'
INFO: [Synth 8-3886] merging instance 'vga_driver_ins/vga_rgb_t_reg[10]' (FDE) to 'vga_driver_ins/vga_rgb_t_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.000 ; gain = 404.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1278.000 ; gain = 404.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1284.402 ; gain = 411.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1289.504 ; gain = 416.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1294.293 ; gain = 421.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1294.293 ; gain = 421.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1294.293 ; gain = 421.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1294.293 ; gain = 421.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1294.293 ; gain = 421.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1294.293 ; gain = 421.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    46|
|3     |LUT1   |     4|
|4     |LUT2   |   183|
|5     |LUT3   |    22|
|6     |LUT4   |    35|
|7     |LUT5   |    26|
|8     |LUT6   |    34|
|9     |FDCE   |   134|
|10    |FDRE   |    73|
|11    |IBUF   |     6|
|12    |OBUF   |    30|
|13    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   610|
|2     |  vga_driver_ins         |vga_driver         |   163|
|3     |    pulse_generator_i    |pulse_generator_3  |    71|
|4     |  vga_red_controller_ins |vga_red_controller |   394|
|5     |    debounce_btn_d_ins   |debounce_btn       |    60|
|6     |    debounce_btn_l_ins   |debounce_btn_0     |    60|
|7     |    debounce_btn_r_ins   |debounce_btn_1     |    60|
|8     |    debounce_btn_u_ins   |debounce_btn_2     |    60|
|9     |    seg7_controller_i    |seg7_controller    |   110|
|10    |      pulse_generator_i  |pulse_generator    |    76|
|11    |      set_seg7_hex_i     |set_seg7_hex       |     7|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1294.293 ; gain = 421.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1294.293 ; gain = 321.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1294.293 ; gain = 421.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1306.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1306.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1306.359 ; gain = 729.109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1306.359 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/workspace/nexys4_ddr_vga/nexys4_ddr_vga.runs/synth_1/vga_checkerboard_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_checkerboard_top_utilization_synth.rpt -pb vga_checkerboard_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 11 01:38:30 2020...
