**** 1- Setup Information ****

Forest project name:uint8_sum

Absolute ROS2 dev_ws path:/home/xilinx/work/dev_ws

Absolute FPGA .bit file path:/home/xilinx/work/vivado_prjs/uint8_sum/overlays/uint8_sum.bit

User IP name:comp_sum_0

**** 2- Input definitions ****

// Input 1

Input name:list

Protocol:lite

Type:uint8[10]

Address Offset (if AXI-Lite):16

**** 3- Output definitions ****

// Output 1

Output name:sum

Protocol:lite

Type:uint8[1]

Address Offset (if AXI-Lite):32

