/*<simulation_settings>
<ftestbench_cmd>quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Part3 -c Part3 --vector_source="C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/flip_flop.vwf" --testbench_file="C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/simulation/qsim/flip_flop.vwf.vht"</ftestbench_cmd>
<ttestbench_cmd>quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Part3 -c Part3 --vector_source="C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/flip_flop.vwf" --testbench_file="C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/simulation/qsim/flip_flop.vwf.vht"</ttestbench_cmd>
<fnetlist_cmd>quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/simulation/qsim/" Part3 -c Part3</fnetlist_cmd>
<tnetlist_cmd>quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/simulation/qsim/" Part3 -c Part3</tnetlist_cmd>
<modelsim_script>onerror {exit -code 1}
vlib work
vcom -work work Part3.vho
vcom -work work flip_flop.vwf.vht
vsim -novopt -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Part3_vhd_vec_tst
vcd file -direction Part3.msim.vcd
vcd add -internal Part3_vhd_vec_tst/*
vcd add -internal Part3_vhd_vec_tst/i1/*
proc simTimestamp {} {
    echo "Simulation time: $::now ps"
    if { [string equal running [runStatus]] } {
        after 2500 simTimestamp
    }
}
after 2500 simTimestamp
run -all
quit -f

</modelsim_script>
<modelsim_script_timing>onerror {exit -code 1}
vlib work
vcom -work work Part3.vho
vcom -work work flip_flop.vwf.vht
vsim -novopt -c -t 1ps -sdfmax Part3_vhd_vec_tst/i1=Part3_vhd.sdo -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Part3_vhd_vec_tst
vcd file -direction Part3.msim.vcd
vcd add -internal Part3_vhd_vec_tst/*
vcd add -internal Part3_vhd_vec_tst/i1/*
proc simTimestamp {} {
    echo "Simulation time: $::now ps"
    if { [string equal running [runStatus]] } {
        after 2500 simTimestamp
    }
}
after 2500 simTimestamp
run -all
quit -f

</modelsim_script_timing>
<hdl_lang>vhdl</hdl_lang>
</simulation_settings>*/
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 16000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 1000.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("SW[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("SW[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("LEDR[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

TRANSITION_LIST("SW[0]")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 4;
			LEVEL 0 FOR 2000.0;
			LEVEL 1 FOR 2000.0;
		}
	}
}

TRANSITION_LIST("SW[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 23.596;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 610.0;
			LEVEL 1 FOR 390.0;
		}
		LEVEL 0 FOR 610.0;
		LEVEL 1 FOR 372.785;
		LEVEL 0 FOR 346.667;
		LEVEL 1 FOR 319.999;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 346.667;
			LEVEL 1 FOR 319.999;
		}
		LEVEL 0 FOR 346.667;
		LEVEL 1 FOR 327.356;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 580.0;
		LEVEL 0 FOR 420.0;
		LEVEL 1 FOR 582.517;
		LEVEL 0 FOR 176.667;
		LEVEL 1 FOR 156.666;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 176.667;
			LEVEL 1 FOR 156.666;
		}
		LEVEL 0 FOR 176.667;
		LEVEL 1 FOR 164.546;
		LEVEL 0 FOR 1260.0;
		LEVEL 1 FOR 732.468;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 312.541;
		LEVEL 0 FOR 433.333;
		LEVEL 1 FOR 233.333;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 433.333;
			LEVEL 1 FOR 233.333;
		}
		LEVEL 0 FOR 433.333;
		LEVEL 1 FOR 233.864;
		LEVEL 0 FOR 460.0;
		LEVEL 1 FOR 206.666;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 460.0;
			LEVEL 1 FOR 206.666;
		}
		LEVEL 0 FOR 460.0;
		LEVEL 1 FOR 221.438;
		LEVEL 0 FOR 700.0;
		LEVEL 1 FOR 304.251;
		LEVEL 0 FOR 315.0;
		LEVEL 1 FOR 185.0;
		LEVEL 0 FOR 315.0;
		LEVEL 1 FOR 156.309;
	}
}

TRANSITION_LIST("LEDR[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "SW[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "SW[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "LEDR[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}
;
