{
  "language": "assembly",
  "entries": [
    { "text": "ADC", "type": "keyword", "description": "Add with carry", "category": "arithmetic" },
    { "text": "ADD", "type": "keyword", "description": "Add", "category": "arithmetic" },
    { "text": "ADDW", "type": "keyword", "description": "Add wide", "category": "arithmetic" },
    { "text": "ADR", "type": "keyword", "description": "Address to register", "category": "data-transfer" },
    { "text": "AND", "type": "keyword", "description": "Bitwise AND", "category": "logical" },
    { "text": "ASR", "type": "keyword", "description": "Arithmetic shift right", "category": "shift" },
    { "text": "B", "type": "keyword", "description": "Branch", "category": "branch" },
    { "text": "BFC", "type": "keyword", "description": "Bit field clear", "category": "bitfield" },
    { "text": "BFI", "type": "keyword", "description": "Bit field insert", "category": "bitfield" },
    { "text": "BIC", "type": "keyword", "description": "Bit clear", "category": "logical" },
    { "text": "BKPT", "type": "keyword", "description": "Breakpoint", "category": "debug" },
    { "text": "BL", "type": "keyword", "description": "Branch with link", "category": "branch" },
    { "text": "BLX", "type": "keyword", "description": "Branch link exchange", "category": "branch" },
    { "text": "BX", "type": "keyword", "description": "Branch and exchange", "category": "branch" },
    { "text": "CBNZ", "type": "keyword", "description": "Compare and branch if non-zero", "category": "branch" },
    { "text": "CBZ", "type": "keyword", "description": "Compare and branch if zero", "category": "branch" },
    { "text": "CLREX", "type": "keyword", "description": "Clear exclusive", "category": "sync" },
    { "text": "CLZ", "type": "keyword", "description": "Count leading zeros", "category": "arithmetic" },
    { "text": "CMN", "type": "keyword", "description": "Compare negative", "category": "compare" },
    { "text": "CMP", "type": "keyword", "description": "Compare", "category": "compare" },
    { "text": "CPS", "type": "keyword", "description": "Change processor state", "category": "system" },
    { "text": "CPSID", "type": "keyword", "description": "Disable interrupts", "category": "system" },
    { "text": "CPSIE", "type": "keyword", "description": "Enable interrupts", "category": "system" },
    { "text": "DBG", "type": "keyword", "description": "Debug hint", "category": "debug" },
    { "text": "DMB", "type": "keyword", "description": "Data memory barrier", "category": "sync" },
    { "text": "DSB", "type": "keyword", "description": "Data synchronization barrier", "category": "sync" },
    { "text": "EOR", "type": "keyword", "description": "Exclusive OR", "category": "logical" },
    { "text": "ISB", "type": "keyword", "description": "Instruction synchronization barrier", "category": "sync" },
    { "text": "IT", "type": "keyword", "description": "If-Then", "category": "conditional" },
    { "text": "LDM", "type": "keyword", "description": "Load multiple", "category": "load-store" },
    { "text": "LDMDB", "type": "keyword", "description": "Load multiple decrement before", "category": "load-store" },
    { "text": "LDMIA", "type": "keyword", "description": "Load multiple increment after", "category": "load-store" },
    { "text": "LDR", "type": "keyword", "description": "Load register", "category": "load-store" },
    { "text": "LDRB", "type": "keyword", "description": "Load register byte", "category": "load-store" },
    { "text": "LDRBT", "type": "keyword", "description": "Load register byte unprivileged", "category": "load-store" },
    { "text": "LDRD", "type": "keyword", "description": "Load register dual", "category": "load-store" },
    { "text": "LDREX", "type": "keyword", "description": "Load register exclusive", "category": "load-store" },
    { "text": "LDREXB", "type": "keyword", "description": "Load register exclusive byte", "category": "load-store" },
    { "text": "LDREXH", "type": "keyword", "description": "Load register exclusive halfword", "category": "load-store" },
    { "text": "LDRH", "type": "keyword", "description": "Load register halfword", "category": "load-store" },
    { "text": "LDRHT", "type": "keyword", "description": "Load register halfword unprivileged", "category": "load-store" },
    { "text": "LDRSB", "type": "keyword", "description": "Load register signed byte", "category": "load-store" },
    { "text": "LDRSBT", "type": "keyword", "description": "Load register signed byte unprivileged", "category": "load-store" },
    { "text": "LDRSH", "type": "keyword", "description": "Load register signed halfword", "category": "load-store" },
    { "text": "LDRSHT", "type": "keyword", "description": "Load register signed halfword unprivileged", "category": "load-store" },
    { "text": "LDRT", "type": "keyword", "description": "Load register unprivileged", "category": "load-store" },
    { "text": "LSL", "type": "keyword", "description": "Logical shift left", "category": "shift" },
    { "text": "LSR", "type": "keyword", "description": "Logical shift right", "category": "shift" },
    { "text": "MLA", "type": "keyword", "description": "Multiply accumulate", "category": "multiply" },
    { "text": "MLS", "type": "keyword", "description": "Multiply subtract", "category": "multiply" },
    { "text": "MOV", "type": "keyword", "description": "Move", "category": "data-transfer" },
    { "text": "MOVT", "type": "keyword", "description": "Move top", "category": "data-transfer" },
    { "text": "MOVW", "type": "keyword", "description": "Move wide", "category": "data-transfer" },
    { "text": "MRS", "type": "keyword", "description": "Move to register from special", "category": "system" },
    { "text": "MSR", "type": "keyword", "description": "Move to special from register", "category": "system" },
    { "text": "MUL", "type": "keyword", "description": "Multiply", "category": "multiply" },
    { "text": "MVN", "type": "keyword", "description": "Move NOT", "category": "data-transfer" },
    { "text": "NOP", "type": "keyword", "description": "No operation", "category": "misc" },
    { "text": "ORN", "type": "keyword", "description": "OR NOT", "category": "logical" },
    { "text": "ORR", "type": "keyword", "description": "OR", "category": "logical" },
    { "text": "PKHBT", "type": "keyword", "description": "Pack halfword bottom top", "category": "dsp" },
    { "text": "PKHTB", "type": "keyword", "description": "Pack halfword top bottom", "category": "dsp" },
    { "text": "PLD", "type": "keyword", "description": "Preload data", "category": "hint" },
    { "text": "PLDW", "type": "keyword", "description": "Preload data with write", "category": "hint" },
    { "text": "PLI", "type": "keyword", "description": "Preload instruction", "category": "hint" },
    { "text": "POP", "type": "keyword", "description": "Pop from stack", "category": "stack" },
    { "text": "PUSH", "type": "keyword", "description": "Push to stack", "category": "stack" },
    { "text": "QADD", "type": "keyword", "description": "Saturating add", "category": "dsp" },
    { "text": "QADD16", "type": "keyword", "description": "Saturating add 16-bit", "category": "dsp" },
    { "text": "QADD8", "type": "keyword", "description": "Saturating add 8-bit", "category": "dsp" },
    { "text": "QASX", "type": "keyword", "description": "Saturating add subtract exchange", "category": "dsp" },
    { "text": "QDADD", "type": "keyword", "description": "Saturating double add", "category": "dsp" },
    { "text": "QDSUB", "type": "keyword", "description": "Saturating double subtract", "category": "dsp" },
    { "text": "QSAX", "type": "keyword", "description": "Saturating subtract add exchange", "category": "dsp" },
    { "text": "QSUB", "type": "keyword", "description": "Saturating subtract", "category": "dsp" },
    { "text": "QSUB16", "type": "keyword", "description": "Saturating subtract 16-bit", "category": "dsp" },
    { "text": "QSUB8", "type": "keyword", "description": "Saturating subtract 8-bit", "category": "dsp" },
    { "text": "RBIT", "type": "keyword", "description": "Reverse bits", "category": "bitfield" },
    { "text": "REV", "type": "keyword", "description": "Reverse byte order", "category": "bitfield" },
    { "text": "REV16", "type": "keyword", "description": "Reverse byte order in halfwords", "category": "bitfield" },
    { "text": "REVSH", "type": "keyword", "description": "Reverse byte order in signed halfword", "category": "bitfield" },
    { "text": "ROR", "type": "keyword", "description": "Rotate right", "category": "shift" },
    { "text": "RRX", "type": "keyword", "description": "Rotate right with extend", "category": "shift" },
    { "text": "RSB", "type": "keyword", "description": "Reverse subtract", "category": "arithmetic" },
    { "text": "RSC", "type": "keyword", "description": "Reverse subtract with carry", "category": "arithmetic" },
    { "text": "SADD16", "type": "keyword", "description": "Signed add 16-bit", "category": "dsp" },
    { "text": "SADD8", "type": "keyword", "description": "Signed add 8-bit", "category": "dsp" },
    { "text": "SASX", "type": "keyword", "description": "Signed add subtract exchange", "category": "dsp" },
    { "text": "SBC", "type": "keyword", "description": "Subtract with carry", "category": "arithmetic" },
    { "text": "SBFX", "type": "keyword", "description": "Signed bit field extract", "category": "bitfield" },
    { "text": "SDIV", "type": "keyword", "description": "Signed divide", "category": "arithmetic" },
    { "text": "SEL", "type": "keyword", "description": "Select bytes", "category": "dsp" },
    { "text": "SEV", "type": "keyword", "description": "Send event", "category": "hint" },
    { "text": "SHADD16", "type": "keyword", "description": "Signed halving add 16-bit", "category": "dsp" },
    { "text": "SHADD8", "type": "keyword", "description": "Signed halving add 8-bit", "category": "dsp" },
    { "text": "SHASX", "type": "keyword", "description": "Signed halving add subtract exchange", "category": "dsp" },
    { "text": "SHSAX", "type": "keyword", "description": "Signed halving subtract add exchange", "category": "dsp" },
    { "text": "SHSUB16", "type": "keyword", "description": "Signed halving subtract 16-bit", "category": "dsp" },
    { "text": "SHSUB8", "type": "keyword", "description": "Signed halving subtract 8-bit", "category": "dsp" },
    { "text": "SMLABB", "type": "keyword", "description": "Signed multiply accumulate bottom bottom", "category": "dsp" },
    { "text": "SMLABT", "type": "keyword", "description": "Signed multiply accumulate bottom top", "category": "dsp" },
    { "text": "SMLAD", "type": "keyword", "description": "Signed multiply accumulate dual", "category": "dsp" },
    { "text": "SMLADX", "type": "keyword", "description": "Signed multiply accumulate dual exchange", "category": "dsp" },
    { "text": "SMLAL", "type": "keyword", "description": "Signed multiply accumulate long", "category": "multiply" },
    { "text": "SMLALBB", "type": "keyword", "description": "Signed multiply accumulate long bottom bottom", "category": "dsp" },
    { "text": "SMLALBT", "type": "keyword", "description": "Signed multiply accumulate long bottom top", "category": "dsp" },
    { "text": "SMLALD", "type": "keyword", "description": "Signed multiply accumulate long dual", "category": "dsp" },
    { "text": "SMLALDX", "type": "keyword", "description": "Signed multiply accumulate long dual exchange", "category": "dsp" },
    { "text": "SMLALTB", "type": "keyword", "description": "Signed multiply accumulate long top bottom", "category": "dsp" },
    { "text": "SMLALTT", "type": "keyword", "description": "Signed multiply accumulate long top top", "category": "dsp" },
    { "text": "SMLATB", "type": "keyword", "description": "Signed multiply accumulate top bottom", "category": "dsp" },
    { "text": "SMLATT", "type": "keyword", "description": "Signed multiply accumulate top top", "category": "dsp" },
    { "text": "SMLAWB", "type": "keyword", "description": "Signed multiply accumulate word bottom", "category": "dsp" },
    { "text": "SMLAWT", "type": "keyword", "description": "Signed multiply accumulate word top", "category": "dsp" },
    { "text": "SMLSD", "type": "keyword", "description": "Signed multiply subtract dual", "category": "dsp" },
    { "text": "SMLSDX", "type": "keyword", "description": "Signed multiply subtract dual exchange", "category": "dsp" },
    { "text": "SMLSLD", "type": "keyword", "description": "Signed multiply subtract long dual", "category": "dsp" },
    { "text": "SMLSLDX", "type": "keyword", "description": "Signed multiply subtract long dual exchange", "category": "dsp" },
    { "text": "SMMLA", "type": "keyword", "description": "Signed most significant word multiply accumulate", "category": "dsp" },
    { "text": "SMMLAR", "type": "keyword", "description": "Signed most significant word multiply accumulate round", "category": "dsp" },
    { "text": "SMMLS", "type": "keyword", "description": "Signed most significant word multiply subtract", "category": "dsp" },
    { "text": "SMMLSR", "type": "keyword", "description": "Signed most significant word multiply subtract round", "category": "dsp" },
    { "text": "SMMUL", "type": "keyword", "description": "Signed most significant word multiply", "category": "dsp" },
    { "text": "SMMULR", "type": "keyword", "description": "Signed most significant word multiply round", "category": "dsp" },
    { "text": "SMUAD", "type": "keyword", "description": "Signed dual multiply add", "category": "dsp" },
    { "text": "SMUADX", "type": "keyword", "description": "Signed dual multiply add exchange", "category": "dsp" },
    { "text": "SMULBB", "type": "keyword", "description": "Signed multiply bottom bottom", "category": "dsp" },
    { "text": "SMULBT", "type": "keyword", "description": "Signed multiply bottom top", "category": "dsp" },
    { "text": "SMULL", "type": "keyword", "description": "Signed multiply long", "category": "multiply" },
    { "text": "SMULTB", "type": "keyword", "description": "Signed multiply top bottom", "category": "dsp" },
    { "text": "SMULTT", "type": "keyword", "description": "Signed multiply top top", "category": "dsp" },
    { "text": "SMULWB", "type": "keyword", "description": "Signed multiply word bottom", "category": "dsp" },
    { "text": "SMULWT", "type": "keyword", "description": "Signed multiply word top", "category": "dsp" },
    { "text": "SMUSD", "type": "keyword", "description": "Signed dual multiply subtract", "category": "dsp" },
    { "text": "SMUSDX", "type": "keyword", "description": "Signed dual multiply subtract exchange", "category": "dsp" },
    { "text": "SSAT", "type": "keyword", "description": "Signed saturate", "category": "dsp" },
    { "text": "SSAT16", "type": "keyword", "description": "Signed saturate 16-bit", "category": "dsp" },
    { "text": "SSAX", "type": "keyword", "description": "Signed subtract add exchange", "category": "dsp" },
    { "text": "SSUB16", "type": "keyword", "description": "Signed subtract 16-bit", "category": "dsp" },
    { "text": "SSUB8", "type": "keyword", "description": "Signed subtract 8-bit", "category": "dsp" },
    { "text": "STM", "type": "keyword", "description": "Store multiple", "category": "load-store" },
    { "text": "STMDB", "type": "keyword", "description": "Store multiple decrement before", "category": "load-store" },
    { "text": "STMIA", "type": "keyword", "description": "Store multiple increment after", "category": "load-store" },
    { "text": "STR", "type": "keyword", "description": "Store register", "category": "load-store" },
    { "text": "STRB", "type": "keyword", "description": "Store register byte", "category": "load-store" },
    { "text": "STRBT", "type": "keyword", "description": "Store register byte unprivileged", "category": "load-store" },
    { "text": "STRD", "type": "keyword", "description": "Store register dual", "category": "load-store" },
    { "text": "STREX", "type": "keyword", "description": "Store register exclusive", "category": "load-store" },
    { "text": "STREXB", "type": "keyword", "description": "Store register exclusive byte", "category": "load-store" },
    { "text": "STREXH", "type": "keyword", "description": "Store register exclusive halfword", "category": "load-store" },
    { "text": "STRH", "type": "keyword", "description": "Store register halfword", "category": "load-store" },
    { "text": "STRHT", "type": "keyword", "description": "Store register halfword unprivileged", "category": "load-store" },
    { "text": "STRT", "type": "keyword", "description": "Store register unprivileged", "category": "load-store" },
    { "text": "SUB", "type": "keyword", "description": "Subtract", "category": "arithmetic" },
    { "text": "SUBW", "type": "keyword", "description": "Subtract wide", "category": "arithmetic" },
    { "text": "SVC", "type": "keyword", "description": "Supervisor call", "category": "system" },
    { "text": "SXTAB", "type": "keyword", "description": "Signed extend add byte", "category": "extend" },
    { "text": "SXTAB16", "type": "keyword", "description": "Signed extend add byte 16", "category": "extend" },
    { "text": "SXTAH", "type": "keyword", "description": "Signed extend add halfword", "category": "extend" },
    { "text": "SXTB", "type": "keyword", "description": "Signed extend byte", "category": "extend" },
    { "text": "SXTB16", "type": "keyword", "description": "Signed extend byte 16", "category": "extend" },
    { "text": "SXTH", "type": "keyword", "description": "Signed extend halfword", "category": "extend" },
    { "text": "TBB", "type": "keyword", "description": "Table branch byte", "category": "branch" },
    { "text": "TBH", "type": "keyword", "description": "Table branch halfword", "category": "branch" },
    { "text": "TEQ", "type": "keyword", "description": "Test equivalence", "category": "compare" },
    { "text": "TST", "type": "keyword", "description": "Test", "category": "compare" },
    { "text": "UADD16", "type": "keyword", "description": "Unsigned add 16-bit", "category": "dsp" },
    { "text": "UADD8", "type": "keyword", "description": "Unsigned add 8-bit", "category": "dsp" },
    { "text": "UASX", "type": "keyword", "description": "Unsigned add subtract exchange", "category": "dsp" },
    { "text": "UBFX", "type": "keyword", "description": "Unsigned bit field extract", "category": "bitfield" },
    { "text": "UDIV", "type": "keyword", "description": "Unsigned divide", "category": "arithmetic" },
    { "text": "UHADD16", "type": "keyword", "description": "Unsigned halving add 16-bit", "category": "dsp" },
    { "text": "UHADD8", "type": "keyword", "description": "Unsigned halving add 8-bit", "category": "dsp" },
    { "text": "UHASX", "type": "keyword", "description": "Unsigned halving add subtract exchange", "category": "dsp" },
    { "text": "UHSAX", "type": "keyword", "description": "Unsigned halving subtract add exchange", "category": "dsp" },
    { "text": "UHSUB16", "type": "keyword", "description": "Unsigned halving subtract 16-bit", "category": "dsp" },
    { "text": "UHSUB8", "type": "keyword", "description": "Unsigned halving subtract 8-bit", "category": "dsp" },
    { "text": "UMAAL", "type": "keyword", "description": "Unsigned multiply accumulate accumulate long", "category": "multiply" },
    { "text": "UMLAL", "type": "keyword", "description": "Unsigned multiply accumulate long", "category": "multiply" },
    { "text": "UMULL", "type": "keyword", "description": "Unsigned multiply long", "category": "multiply" },
    { "text": "UQADD16", "type": "keyword", "description": "Unsigned saturating add 16-bit", "category": "dsp" },
    { "text": "UQADD8", "type": "keyword", "description": "Unsigned saturating add 8-bit", "category": "dsp" },
    { "text": "UQASX", "type": "keyword", "description": "Unsigned saturating add subtract exchange", "category": "dsp" },
    { "text": "UQSAX", "type": "keyword", "description": "Unsigned saturating subtract add exchange", "category": "dsp" },
    { "text": "UQSUB16", "type": "keyword", "description": "Unsigned saturating subtract 16-bit", "category": "dsp" },
    { "text": "UQSUB8", "type": "keyword", "description": "Unsigned saturating subtract 8-bit", "category": "dsp" },
    { "text": "USAD8", "type": "keyword", "description": "Unsigned sum of absolute differences", "category": "dsp" },
    { "text": "USADA8", "type": "keyword", "description": "Unsigned sum of absolute differences accumulate", "category": "dsp" },
    { "text": "USAT", "type": "keyword", "description": "Unsigned saturate", "category": "dsp" },
    { "text": "USAT16", "type": "keyword", "description": "Unsigned saturate 16-bit", "category": "dsp" },
    { "text": "USAX", "type": "keyword", "description": "Unsigned subtract add exchange", "category": "dsp" },
    { "text": "USUB16", "type": "keyword", "description": "Unsigned subtract 16-bit", "category": "dsp" },
    { "text": "USUB8", "type": "keyword", "description": "Unsigned subtract 8-bit", "category": "dsp" },
    { "text": "UXTAB", "type": "keyword", "description": "Unsigned extend add byte", "category": "extend" },
    { "text": "UXTAB16", "type": "keyword", "description": "Unsigned extend add byte 16", "category": "extend" },
    { "text": "UXTAH", "type": "keyword", "description": "Unsigned extend add halfword", "category": "extend" },
    { "text": "UXTB", "type": "keyword", "description": "Unsigned extend byte", "category": "extend" },
    { "text": "UXTB16", "type": "keyword", "description": "Unsigned extend byte 16", "category": "extend" },
    { "text": "UXTH", "type": "keyword", "description": "Unsigned extend halfword", "category": "extend" },
    { "text": "WFE", "type": "keyword", "description": "Wait for event", "category": "hint" },
    { "text": "WFI", "type": "keyword", "description": "Wait for interrupt", "category": "hint" },
    { "text": "YIELD", "type": "keyword", "description": "Yield", "category": "hint" },
    { "text": "VABS", "type": "keyword", "description": "Vector absolute", "category": "fpu" },
    { "text": "VADD", "type": "keyword", "description": "Vector add", "category": "fpu" },
    { "text": "VCMP", "type": "keyword", "description": "Vector compare", "category": "fpu" },
    { "text": "VCMPE", "type": "keyword", "description": "Vector compare with exception", "category": "fpu" },
    { "text": "VCVT", "type": "keyword", "description": "Vector convert", "category": "fpu" },
    { "text": "VCVTB", "type": "keyword", "description": "Vector convert bottom", "category": "fpu" },
    { "text": "VCVTR", "type": "keyword", "description": "Vector convert with rounding", "category": "fpu" },
    { "text": "VCVTT", "type": "keyword", "description": "Vector convert top", "category": "fpu" },
    { "text": "VDIV", "type": "keyword", "description": "Vector divide", "category": "fpu" },
    { "text": "VFMA", "type": "keyword", "description": "Vector fused multiply accumulate", "category": "fpu" },
    { "text": "VFMS", "type": "keyword", "description": "Vector fused multiply subtract", "category": "fpu" },
    { "text": "VFNMA", "type": "keyword", "description": "Vector fused negate multiply accumulate", "category": "fpu" },
    { "text": "VFNMS", "type": "keyword", "description": "Vector fused negate multiply subtract", "category": "fpu" },
    { "text": "VLDM", "type": "keyword", "description": "Vector load multiple", "category": "fpu" },
    { "text": "VLDR", "type": "keyword", "description": "Vector load register", "category": "fpu" },
    { "text": "VMAXNM", "type": "keyword", "description": "Vector maximum number", "category": "fpu" },
    { "text": "VMINNM", "type": "keyword", "description": "Vector minimum number", "category": "fpu" },
    { "text": "VMLA", "type": "keyword", "description": "Vector multiply accumulate", "category": "fpu" },
    { "text": "VMLS", "type": "keyword", "description": "Vector multiply subtract", "category": "fpu" },
    { "text": "VMOV", "type": "keyword", "description": "Vector move", "category": "fpu" },
    { "text": "VMRS", "type": "keyword", "description": "Vector move to register from system", "category": "fpu" },
    { "text": "VMSR", "type": "keyword", "description": "Vector move to system from register", "category": "fpu" },
    { "text": "VMUL", "type": "keyword", "description": "Vector multiply", "category": "fpu" },
    { "text": "VNEG", "type": "keyword", "description": "Vector negate", "category": "fpu" },
    { "text": "VNMLA", "type": "keyword", "description": "Vector negate multiply accumulate", "category": "fpu" },
    { "text": "VNMLS", "type": "keyword", "description": "Vector negate multiply subtract", "category": "fpu" },
    { "text": "VNMUL", "type": "keyword", "description": "Vector negate multiply", "category": "fpu" },
    { "text": "VPOP", "type": "keyword", "description": "Vector pop", "category": "fpu" },
    { "text": "VPUSH", "type": "keyword", "description": "Vector push", "category": "fpu" },
    { "text": "VRINTA", "type": "keyword", "description": "Vector round to integer nearest away", "category": "fpu" },
    { "text": "VRINTM", "type": "keyword", "description": "Vector round to integer minus", "category": "fpu" },
    { "text": "VRINTN", "type": "keyword", "description": "Vector round to integer nearest", "category": "fpu" },
    { "text": "VRINTP", "type": "keyword", "description": "Vector round to integer plus", "category": "fpu" },
    { "text": "VRINTR", "type": "keyword", "description": "Vector round to integer", "category": "fpu" },
    { "text": "VRINTX", "type": "keyword", "description": "Vector round to integer exact", "category": "fpu" },
    { "text": "VRINTZ", "type": "keyword", "description": "Vector round to integer zero", "category": "fpu" },
    { "text": "VSELEQ", "type": "keyword", "description": "Vector select equal", "category": "fpu" },
    { "text": "VSELGE", "type": "keyword", "description": "Vector select greater or equal", "category": "fpu" },
    { "text": "VSELGT", "type": "keyword", "description": "Vector select greater than", "category": "fpu" },
    { "text": "VSELVS", "type": "keyword", "description": "Vector select overflow set", "category": "fpu" },
    { "text": "VSQRT", "type": "keyword", "description": "Vector square root", "category": "fpu" },
    { "text": "VSTM", "type": "keyword", "description": "Vector store multiple", "category": "fpu" },
    { "text": "VSTR", "type": "keyword", "description": "Vector store register", "category": "fpu" },
    { "text": "VSUB", "type": "keyword", "description": "Vector subtract", "category": "fpu" },
    { "text": "R0", "type": "constant", "description": "General purpose register 0", "category": "register" },
    { "text": "R1", "type": "constant", "description": "General purpose register 1", "category": "register" },
    { "text": "R2", "type": "constant", "description": "General purpose register 2", "category": "register" },
    { "text": "R3", "type": "constant", "description": "General purpose register 3", "category": "register" },
    { "text": "R4", "type": "constant", "description": "General purpose register 4", "category": "register" },
    { "text": "R5", "type": "constant", "description": "General purpose register 5", "category": "register" },
    { "text": "R6", "type": "constant", "description": "General purpose register 6", "category": "register" },
    { "text": "R7", "type": "constant", "description": "General purpose register 7", "category": "register" },
    { "text": "R8", "type": "constant", "description": "General purpose register 8", "category": "register" },
    { "text": "R9", "type": "constant", "description": "General purpose register 9", "category": "register" },
    { "text": "R10", "type": "constant", "description": "General purpose register 10", "category": "register" },
    { "text": "R11", "type": "constant", "description": "General purpose register 11", "category": "register" },
    { "text": "R12", "type": "constant", "description": "General purpose register 12", "category": "register" },
    { "text": "SP", "type": "constant", "description": "Stack pointer (R13)", "category": "register" },
    { "text": "LR", "type": "constant", "description": "Link register (R14)", "category": "register" },
    { "text": "PC", "type": "constant", "description": "Program counter (R15)", "category": "register" },
    { "text": "S0", "type": "constant", "description": "Single precision FP register 0", "category": "fpu-register" },
    { "text": "S1", "type": "constant", "description": "Single precision FP register 1", "category": "fpu-register" },
    { "text": "S2", "type": "constant", "description": "Single precision FP register 2", "category": "fpu-register" },
    { "text": "S3", "type": "constant", "description": "Single precision FP register 3", "category": "fpu-register" },
    { "text": "S4", "type": "constant", "description": "Single precision FP register 4", "category": "fpu-register" },
    { "text": "S5", "type": "constant", "description": "Single precision FP register 5", "category": "fpu-register" },
    { "text": "S6", "type": "constant", "description": "Single precision FP register 6", "category": "fpu-register" },
    { "text": "S7", "type": "constant", "description": "Single precision FP register 7", "category": "fpu-register" },
    { "text": "S8", "type": "constant", "description": "Single precision FP register 8", "category": "fpu-register" },
    { "text": "S9", "type": "constant", "description": "Single precision FP register 9", "category": "fpu-register" },
    { "text": "S10", "type": "constant", "description": "Single precision FP register 10", "category": "fpu-register" },
    { "text": "S11", "type": "constant", "description": "Single precision FP register 11", "category": "fpu-register" },
    { "text": "S12", "type": "constant", "description": "Single precision FP register 12", "category": "fpu-register" },
    { "text": "S13", "type": "constant", "description": "Single precision FP register 13", "category": "fpu-register" },
    { "text": "S14", "type": "constant", "description": "Single precision FP register 14", "category": "fpu-register" },
    { "text": "S15", "type": "constant", "description": "Single precision FP register 15", "category": "fpu-register" },
    { "text": "S16", "type": "constant", "description": "Single precision FP register 16", "category": "fpu-register" },
    { "text": "S17", "type": "constant", "description": "Single precision FP register 17", "category": "fpu-register" },
    { "text": "S18", "type": "constant", "description": "Single precision FP register 18", "category": "fpu-register" },
    { "text": "S19", "type": "constant", "description": "Single precision FP register 19", "category": "fpu-register" },
    { "text": "S20", "type": "constant", "description": "Single precision FP register 20", "category": "fpu-register" },
    { "text": "S21", "type": "constant", "description": "Single precision FP register 21", "category": "fpu-register" },
    { "text": "S22", "type": "constant", "description": "Single precision FP register 22", "category": "fpu-register" },
    { "text": "S23", "type": "constant", "description": "Single precision FP register 23", "category": "fpu-register" },
    { "text": "S24", "type": "constant", "description": "Single precision FP register 24", "category": "fpu-register" },
    { "text": "S25", "type": "constant", "description": "Single precision FP register 25", "category": "fpu-register" },
    { "text": "S26", "type": "constant", "description": "Single precision FP register 26", "category": "fpu-register" },
    { "text": "S27", "type": "constant", "description": "Single precision FP register 27", "category": "fpu-register" },
    { "text": "S28", "type": "constant", "description": "Single precision FP register 28", "category": "fpu-register" },
    { "text": "S29", "type": "constant", "description": "Single precision FP register 29", "category": "fpu-register" },
    { "text": "S30", "type": "constant", "description": "Single precision FP register 30", "category": "fpu-register" },
    { "text": "S31", "type": "constant", "description": "Single precision FP register 31", "category": "fpu-register" },
    { "text": "D0", "type": "constant", "description": "Double precision FP register 0", "category": "fpu-register" },
    { "text": "D1", "type": "constant", "description": "Double precision FP register 1", "category": "fpu-register" },
    { "text": "D2", "type": "constant", "description": "Double precision FP register 2", "category": "fpu-register" },
    { "text": "D3", "type": "constant", "description": "Double precision FP register 3", "category": "fpu-register" },
    { "text": "D4", "type": "constant", "description": "Double precision FP register 4", "category": "fpu-register" },
    { "text": "D5", "type": "constant", "description": "Double precision FP register 5", "category": "fpu-register" },
    { "text": "D6", "type": "constant", "description": "Double precision FP register 6", "category": "fpu-register" },
    { "text": "D7", "type": "constant", "description": "Double precision FP register 7", "category": "fpu-register" },
    { "text": "D8", "type": "constant", "description": "Double precision FP register 8", "category": "fpu-register" },
    { "text": "D9", "type": "constant", "description": "Double precision FP register 9", "category": "fpu-register" },
    { "text": "D10", "type": "constant", "description": "Double precision FP register 10", "category": "fpu-register" },
    { "text": "D11", "type": "constant", "description": "Double precision FP register 11", "category": "fpu-register" },
    { "text": "D12", "type": "constant", "description": "Double precision FP register 12", "category": "fpu-register" },
    { "text": "D13", "type": "constant", "description": "Double precision FP register 13", "category": "fpu-register" },
    { "text": "D14", "type": "constant", "description": "Double precision FP register 14", "category": "fpu-register" },
    { "text": "D15", "type": "constant", "description": "Double precision FP register 15", "category": "fpu-register" },
    { "text": "APSR", "type": "constant", "description": "Application program status register", "category": "special-register" },
    { "text": "IPSR", "type": "constant", "description": "Interrupt program status register", "category": "special-register" },
    { "text": "EPSR", "type": "constant", "description": "Execution program status register", "category": "special-register" },
    { "text": "XPSR", "type": "constant", "description": "Combined program status register", "category": "special-register" },
    { "text": "MSP", "type": "constant", "description": "Main stack pointer", "category": "special-register" },
    { "text": "PSP", "type": "constant", "description": "Process stack pointer", "category": "special-register" },
    { "text": "PRIMASK", "type": "constant", "description": "Priority mask register", "category": "special-register" },
    { "text": "FAULTMASK", "type": "constant", "description": "Fault mask register", "category": "special-register" },
    { "text": "BASEPRI", "type": "constant", "description": "Base priority register", "category": "special-register" },
    { "text": "CONTROL", "type": "constant", "description": "Control register", "category": "special-register" },
    { "text": "FPSCR", "type": "constant", "description": "Floating-point status and control", "category": "special-register" },
    { "text": "EQ", "type": "keyword", "description": "Equal condition", "category": "condition" },
    { "text": "NE", "type": "keyword", "description": "Not equal condition", "category": "condition" },
    { "text": "CS", "type": "keyword", "description": "Carry set condition", "category": "condition" },
    { "text": "HS", "type": "keyword", "description": "Unsigned higher or same", "category": "condition" },
    { "text": "CC", "type": "keyword", "description": "Carry clear condition", "category": "condition" },
    { "text": "LO", "type": "keyword", "description": "Unsigned lower", "category": "condition" },
    { "text": "MI", "type": "keyword", "description": "Minus/negative condition", "category": "condition" },
    { "text": "PL", "type": "keyword", "description": "Plus/positive condition", "category": "condition" },
    { "text": "VS", "type": "keyword", "description": "Overflow set condition", "category": "condition" },
    { "text": "VC", "type": "keyword", "description": "Overflow clear condition", "category": "condition" },
    { "text": "HI", "type": "keyword", "description": "Unsigned higher condition", "category": "condition" },
    { "text": "LS", "type": "keyword", "description": "Unsigned lower or same", "category": "condition" },
    { "text": "GE", "type": "keyword", "description": "Signed greater or equal", "category": "condition" },
    { "text": "LT", "type": "keyword", "description": "Signed less than", "category": "condition" },
    { "text": "GT", "type": "keyword", "description": "Signed greater than", "category": "condition" },
    { "text": "LE", "type": "keyword", "description": "Signed less or equal", "category": "condition" },
    { "text": "AL", "type": "keyword", "description": "Always condition", "category": "condition" },
    { "text": ".SYNTAX", "type": "keyword", "description": "Syntax directive", "category": "directive" },
    { "text": ".THUMB", "type": "keyword", "description": "Thumb mode directive", "category": "directive" },
    { "text": ".ARM", "type": "keyword", "description": "ARM mode directive", "category": "directive" },
    { "text": ".GLOBAL", "type": "keyword", "description": "Global symbol directive", "category": "directive" },
    { "text": ".SECTION", "type": "keyword", "description": "Section directive", "category": "directive" },
    { "text": ".TEXT", "type": "keyword", "description": "Text section directive", "category": "directive" },
    { "text": ".DATA", "type": "keyword", "description": "Data section directive", "category": "directive" },
    { "text": ".BSS", "type": "keyword", "description": "BSS section directive", "category": "directive" },
    { "text": ".ALIGN", "type": "keyword", "description": "Alignment directive", "category": "directive" },
    { "text": ".WORD", "type": "keyword", "description": "Word data directive", "category": "directive" },
    { "text": ".BYTE", "type": "keyword", "description": "Byte data directive", "category": "directive" },
    { "text": ".HWORD", "type": "keyword", "description": "Halfword data directive", "category": "directive" },
    { "text": ".SPACE", "type": "keyword", "description": "Reserve space directive", "category": "directive" },
    { "text": ".EQU", "type": "keyword", "description": "Equate directive", "category": "directive" },
    { "text": ".END", "type": "keyword", "description": "End directive", "category": "directive" }
  ]
}
