digraph "CFG for '_Z9poly_div1Pfi' function" {
	label="CFG for '_Z9poly_div1Pfi' function";

	Node0x58ed0f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = mul i32 %3, %8\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = icmp slt i32 %11, %1\l  br i1 %12, label %13, label %31\l|{<s0>T|<s1>F}}"];
	Node0x58ed0f0:s0 -> Node0x58ef030;
	Node0x58ed0f0:s1 -> Node0x58ef0c0;
	Node0x58ef030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%13:\l13:                                               \l  %14 = sext i32 %11 to i64\l  %15 = getelementptr inbounds float, float addrspace(1)* %0, i64 %14\l  %16 = load float, float addrspace(1)* %15, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %17 = fadd contract float %16, 5.000000e+00\l  %18 = fmul contract float %16, %17\l  %19 = fadd contract float %18, 5.000000e+00\l  %20 = fmul contract float %16, %19\l  %21 = fadd contract float %20, 9.000000e+00\l  %22 = fmul contract float %16, %21\l  %23 = fsub contract float 7.000000e+00, %22\l  %24 = fmul contract float %16, %23\l  %25 = fadd contract float %24, 5.000000e+00\l  %26 = fpext float %25 to double\l  %27 = fpext float %16 to double\l  %28 = fdiv contract double %27, 5.000000e+00\l  %29 = fadd contract double %28, %26\l  %30 = fptrunc double %29 to float\l  store float %30, float addrspace(1)* %15, align 4, !tbaa !7\l  br label %31\l}"];
	Node0x58ef030 -> Node0x58ef0c0;
	Node0x58ef0c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  ret void\l}"];
}
