#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("X_R_0_address0", 8, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("X_R_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("X_R_0_q0", 32, hls_in, 0, "ap_memory", "in_data", 1),
	Port_Property("X_R_1_address0", 8, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("X_R_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("X_R_1_q0", 32, hls_in, 1, "ap_memory", "in_data", 1),
	Port_Property("X_R_2_address0", 8, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("X_R_2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("X_R_2_q0", 32, hls_in, 2, "ap_memory", "in_data", 1),
	Port_Property("X_R_3_address0", 8, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("X_R_3_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("X_R_3_q0", 32, hls_in, 3, "ap_memory", "in_data", 1),
	Port_Property("X_I_0_address0", 8, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("X_I_0_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("X_I_0_q0", 32, hls_in, 4, "ap_memory", "in_data", 1),
	Port_Property("X_I_1_address0", 8, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("X_I_1_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("X_I_1_q0", 32, hls_in, 5, "ap_memory", "in_data", 1),
	Port_Property("X_I_2_address0", 8, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("X_I_2_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("X_I_2_q0", 32, hls_in, 6, "ap_memory", "in_data", 1),
	Port_Property("X_I_3_address0", 8, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("X_I_3_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("X_I_3_q0", 32, hls_in, 7, "ap_memory", "in_data", 1),
	Port_Property("OUT_R_0_address0", 8, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("OUT_R_0_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("OUT_R_0_we0", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("OUT_R_0_d0", 32, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("OUT_R_1_address0", 8, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("OUT_R_1_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("OUT_R_1_we0", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("OUT_R_1_d0", 32, hls_out, 9, "ap_memory", "mem_din", 1),
	Port_Property("OUT_R_2_address0", 8, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("OUT_R_2_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("OUT_R_2_we0", 1, hls_out, 10, "ap_memory", "mem_we", 1),
	Port_Property("OUT_R_2_d0", 32, hls_out, 10, "ap_memory", "mem_din", 1),
	Port_Property("OUT_R_3_address0", 8, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("OUT_R_3_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("OUT_R_3_we0", 1, hls_out, 11, "ap_memory", "mem_we", 1),
	Port_Property("OUT_R_3_d0", 32, hls_out, 11, "ap_memory", "mem_din", 1),
	Port_Property("OUT_I_0_address0", 8, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("OUT_I_0_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("OUT_I_0_we0", 1, hls_out, 12, "ap_memory", "mem_we", 1),
	Port_Property("OUT_I_0_d0", 32, hls_out, 12, "ap_memory", "mem_din", 1),
	Port_Property("OUT_I_1_address0", 8, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("OUT_I_1_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("OUT_I_1_we0", 1, hls_out, 13, "ap_memory", "mem_we", 1),
	Port_Property("OUT_I_1_d0", 32, hls_out, 13, "ap_memory", "mem_din", 1),
	Port_Property("OUT_I_2_address0", 8, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("OUT_I_2_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("OUT_I_2_we0", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("OUT_I_2_d0", 32, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("OUT_I_3_address0", 8, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("OUT_I_3_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("OUT_I_3_we0", 1, hls_out, 15, "ap_memory", "mem_we", 1),
	Port_Property("OUT_I_3_d0", 32, hls_out, 15, "ap_memory", "mem_din", 1),
};
const char* HLS_Design_Meta::dut_name = "fft_stage_first";
