<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'parta1_5/nB' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="PartA" solutionName="solution5" date="2018-10-04T23:38:26.292-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'parta1_5/mB' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="PartA" solutionName="solution5" date="2018-10-04T23:38:26.268-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'parta1_5/mA' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="PartA" solutionName="solution5" date="2018-10-04T23:38:26.257-0500" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'load' operation ('C_load', PartA/parta1_5.cpp:17) on array 'C' (3.25 ns)&#xD;&#xA;&#x9;'add' operation ('tmp_8', PartA/parta1_5.cpp:17) (2.55 ns)&#xD;&#xA;&#x9;'store' operation (PartA/parta1_5.cpp:17) of variable 'tmp_8', PartA/parta1_5.cpp:17 on array 'C' (3.25 ns)" projectName="PartA" solutionName="solution5" date="2018-10-04T23:38:25.811-0500" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.06ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="PartA" solutionName="solution5" date="2018-10-04T23:38:25.799-0500" type="Warning"/>
        <logs message="WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'store' operation of variable 'tmp_8' on array 'C' (combination delay: 9.06 ns) to honor II or Latency constraint in region 'for_c_col_for_common'." projectName="PartA" solutionName="solution5" date="2018-10-04T23:38:25.790-0500" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (PartA/parta1_5.cpp:17) of variable 'tmp_8', PartA/parta1_5.cpp:17 on array 'C' and 'load' operation ('C_load', PartA/parta1_5.cpp:17) on array 'C'." projectName="PartA" solutionName="solution5" date="2018-10-04T23:38:25.762-0500" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'for_c_row' (PartA/parta1_5.cpp:8:3) in function 'parta1_5' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop." projectName="PartA" solutionName="solution5" date="2018-10-04T23:38:25.561-0500" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Cannot unroll loop 'for_common' (PartA/parta1_5.cpp:15) in function 'parta1_5': cannot completely unroll a loop with a variable trip count." projectName="PartA" solutionName="solution5" date="2018-10-04T23:38:25.401-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
