# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 4
attribute \top 1
attribute \src "dut.sv:1.1-10.10"
module \adff
  attribute \src "dut.sv:1.23-1.26"
  wire input 2 \clk
  attribute \src "dut.sv:1.28-1.31"
  wire input 3 \clr
  attribute \src "dut.sv:1.20-1.21"
  wire input 1 \d
  attribute \src "dut.sv:1.44-1.45"
  wire output 4 \q
  attribute \full_case 1
  attribute \src "dut.sv:6.7-9.16"
  cell $mux $procmux$2
    parameter \WIDTH 1
    connect \A \d
    connect \B 1'0
    connect \S \clr
    connect \Y \q
  end
end
