# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Eclypse7_Trial.srcs/sources_1/new/Pl_to_BRAM.vhd" \
"../../../../Eclypse7_Trial.ip_user_files/bd/design_1/ip/design_1_jesd204_5_sig_gen_0_0/sim/design_1_jesd204_5_sig_gen_0_0.vhd" \
"../../../../Eclypse7_Trial.ip_user_files/bd/design_1/ip/design_1_jesd204_5_transport_0_0/sim/design_1_jesd204_5_transport_0_0.vhd" \
"../../../../Eclypse7_Trial.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../../Eclypse7_Trial.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../../Eclypse7_Trial.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../../Eclypse7_Trial.ip_user_files/bd/design_1/ip/design_1_Pl_to_BRAM_0_1/sim/design_1_Pl_to_BRAM_0_1.vhd" \
"../../../../Eclypse7_Trial.ip_user_files/bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \
"../../../../Eclypse7_Trial.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../Eclypse7_Trial.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
