Info: Starting: Create testbench Qsys system
Info: E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd.ipx
Info: ip-generate --project-directory=E:/UIUC/Senior/Resrarch/vectadd/ --output-directory=E:/UIUC/Senior/Resrarch/vectadd/ --report-file=sopcinfo:E:/UIUC/Senior/Resrarch/vectadd/vectadd.sopcinfo --report-file=html:E:/UIUC/Senior/Resrarch/vectadd/vectadd.html --system-info=DEVICE_FAMILY="Stratix IV" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=E:/UIUC/Senior/Resrarch/vectadd/vectadd.qsys
Progress: Loading vectadd/vectadd.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding to_hw_data [altera_avalon_pio 13.1]
Progress: Parameterizing module to_hw_data
Progress: Adding to_sw_data [altera_avalon_pio 13.1]
Progress: Parameterizing module to_sw_data
Progress: Adding to_hw_sig [altera_avalon_pio 13.1]
Progress: Parameterizing module to_hw_sig
Progress: Adding to_sw_sig [altera_avalon_pio 13.1]
Progress: Parameterizing module to_sw_sig
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vectadd.to_sw_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: vectadd.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\altera\13.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\altera\13.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\altera\13.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\altera\13.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: C:/altera/13.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: Reading index C:\altera\13.1\ip\altera\altera_components.ipx
Info: C:\altera\13.1\ip\altera\altera_components.ipx described 870 plugins, 0 paths, in 0.07 seconds
Info: C:/altera/13.1/ip/**/* matched 97 files in 0.08 seconds
Info: C:/Users/Pounds/.altera.quartus/ip/13.1/**/* matched 0 files in 0.00 seconds
Info: E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index E:\UIUC\Senior\Resrarch\vectadd\vectadd\testbench\vectadd.ipx
Progress: Loading vectadd/vectadd.qsys
Info: E:/UIUC/Senior/Resrarch/vectadd/* matched 31 files in 0.00 seconds
Info: E:/UIUC/Senior/Resrarch/vectadd/ip/**/* matched 0 files in 0.00 seconds
Info: E:/UIUC/Senior/Resrarch/vectadd/*/* matched 542 files in 0.01 seconds
Info: E:\UIUC\Senior\Resrarch\vectadd\vectadd\testbench\vectadd.ipx described 0 plugins, 3 paths, in 0.02 seconds
Info: E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/* matched 1 files in 0.02 seconds
Info: E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/*/* matched 0 files in 0.00 seconds
Info: Reading index C:\altera\13.1\quartus\sopc_builder\builtin.ipx
Info: C:\altera\13.1\quartus\sopc_builder\builtin.ipx described 97 plugins, 0 paths, in 0.01 seconds
Info: C:/altera/13.1/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index C:\altera\13.1\quartus\common\librarian\factories\index.ipx
Info: C:\altera\13.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: C:/altera/13.1/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: C:/altera/13.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\altera\13.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 9 paths, in 0.12 seconds
Info: C:/altera/13.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.12 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: vectadd
Info: TB_Gen: System design is: vectadd
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property to_hw_sig EXPORT_OF
Info: get_instance_property to_hw_sig CLASS_NAME
Info: get_instance_assignment to_hw_sig testbench.partner.map.external_connection
Info: get_interface_property to_sw_sig EXPORT_OF
Info: get_instance_property to_sw_sig CLASS_NAME
Info: get_instance_assignment to_sw_sig testbench.partner.map.external_connection
Info: get_interface_property to_sw_data EXPORT_OF
Info: get_instance_property to_sw_data CLASS_NAME
Info: get_instance_assignment to_sw_data testbench.partner.map.external_connection
Info: get_interface_property to_hw_data EXPORT_OF
Info: get_instance_property to_hw_data CLASS_NAME
Info: get_instance_assignment to_hw_data testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : vectadd_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : vectadd_tb with all standard BFMs
Info: create_system vectadd_tb
Info: add_instance vectadd_inst vectadd 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces vectadd_inst
Info: get_instance_interface_property vectadd_inst clk CLASS_NAME
Info: get_instance_interface_property vectadd_inst reset CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_hw_sig CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_sw_sig CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_sw_data CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_hw_data CLASS_NAME
Info: get_instance_interface_property vectadd_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property vectadd_inst clk CLASS_NAME
Info: add_instance vectadd_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property vectadd_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst clk clockRate
Info: set_instance_parameter_value vectadd_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value vectadd_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property vectadd_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property vectadd_inst clk CLASS_NAME
Info: get_instance_interfaces vectadd_inst_clk_bfm
Info: get_instance_interface_property vectadd_inst_clk_bfm clk CLASS_NAME
Info: add_connection vectadd_inst_clk_bfm.clk vectadd_inst.clk
Info: get_instance_interface_property vectadd_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property vectadd_inst reset CLASS_NAME
Info: add_instance vectadd_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property vectadd_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports vectadd_inst reset
Info: get_instance_interface_port_property vectadd_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value vectadd_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value vectadd_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property vectadd_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces vectadd_inst_reset_bfm
Info: get_instance_interface_property vectadd_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property vectadd_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property vectadd_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst reset associatedClock
Info: get_instance_interfaces vectadd_inst_clk_bfm
Info: get_instance_interface_property vectadd_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: vectadd_inst_reset_bfm is not associated to any clock; connecting vectadd_inst_reset_bfm to 'vectadd_inst_clk_bfm.clk'
Warning: TB_Gen: vectadd_inst_reset_bfm is not associated to any clock; connecting vectadd_inst_reset_bfm to 'vectadd_inst_clk_bfm.clk'
Info: add_connection vectadd_inst_clk_bfm.clk vectadd_inst_reset_bfm.clk
Info: get_instance_interface_property vectadd_inst reset CLASS_NAME
Info: get_instance_interfaces vectadd_inst_reset_bfm
Info: get_instance_interface_property vectadd_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property vectadd_inst_reset_bfm clk CLASS_NAME
Info: add_connection vectadd_inst_reset_bfm.reset vectadd_inst.reset
Info: get_instance_interface_property vectadd_inst to_hw_sig CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: to_hw_sig
Info: TB_Gen: conduit_end found: to_hw_sig
Info: get_instance_interface_property vectadd_inst to_hw_sig CLASS_NAME
Info: add_instance vectadd_inst_to_hw_sig_bfm altera_conduit_bfm 
Info: get_instance_property vectadd_inst_to_hw_sig_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst to_hw_sig associatedClock
Info: get_instance_interface_parameter_value vectadd_inst to_hw_sig associatedReset
Info: get_instance_interface_ports vectadd_inst to_hw_sig
Info: get_instance_interface_port_property vectadd_inst to_hw_sig to_hw_sig_export ROLE
Info: get_instance_interface_port_property vectadd_inst to_hw_sig to_hw_sig_export WIDTH
Info: get_instance_interface_port_property vectadd_inst to_hw_sig to_hw_sig_export DIRECTION
Info: set_instance_parameter_value vectadd_inst_to_hw_sig_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value vectadd_inst_to_hw_sig_bfm ENABLE_RESET 0
Info: set_instance_parameter_value vectadd_inst_to_hw_sig_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value vectadd_inst_to_hw_sig_bfm SIGNAL_WIDTHS 2
Info: set_instance_parameter_value vectadd_inst_to_hw_sig_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property vectadd_inst_to_hw_sig_bfm CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_hw_sig CLASS_NAME
Info: get_instance_interfaces vectadd_inst_to_hw_sig_bfm
Info: get_instance_interface_property vectadd_inst_to_hw_sig_bfm conduit CLASS_NAME
Info: add_connection vectadd_inst_to_hw_sig_bfm.conduit vectadd_inst.to_hw_sig
Info: get_instance_interface_property vectadd_inst to_sw_sig CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: to_sw_sig
Info: TB_Gen: conduit_end found: to_sw_sig
Info: get_instance_interface_property vectadd_inst to_sw_sig CLASS_NAME
Info: add_instance vectadd_inst_to_sw_sig_bfm altera_conduit_bfm 
Info: get_instance_property vectadd_inst_to_sw_sig_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst to_sw_sig associatedClock
Info: get_instance_interface_parameter_value vectadd_inst to_sw_sig associatedReset
Info: get_instance_interface_ports vectadd_inst to_sw_sig
Info: get_instance_interface_port_property vectadd_inst to_sw_sig to_sw_sig_export ROLE
Info: get_instance_interface_port_property vectadd_inst to_sw_sig to_sw_sig_export WIDTH
Info: get_instance_interface_port_property vectadd_inst to_sw_sig to_sw_sig_export DIRECTION
Info: set_instance_parameter_value vectadd_inst_to_sw_sig_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value vectadd_inst_to_sw_sig_bfm ENABLE_RESET 0
Info: set_instance_parameter_value vectadd_inst_to_sw_sig_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value vectadd_inst_to_sw_sig_bfm SIGNAL_WIDTHS 2
Info: set_instance_parameter_value vectadd_inst_to_sw_sig_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property vectadd_inst_to_sw_sig_bfm CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_sw_sig CLASS_NAME
Info: get_instance_interfaces vectadd_inst_to_sw_sig_bfm
Info: get_instance_interface_property vectadd_inst_to_sw_sig_bfm conduit CLASS_NAME
Info: add_connection vectadd_inst_to_sw_sig_bfm.conduit vectadd_inst.to_sw_sig
Info: get_instance_interface_property vectadd_inst to_sw_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: to_sw_data
Info: TB_Gen: conduit_end found: to_sw_data
Info: get_instance_interface_property vectadd_inst to_sw_data CLASS_NAME
Info: add_instance vectadd_inst_to_sw_data_bfm altera_conduit_bfm 
Info: get_instance_property vectadd_inst_to_sw_data_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst to_sw_data associatedClock
Info: get_instance_interface_parameter_value vectadd_inst to_sw_data associatedReset
Info: get_instance_interface_ports vectadd_inst to_sw_data
Info: get_instance_interface_port_property vectadd_inst to_sw_data to_sw_data_export ROLE
Info: get_instance_interface_port_property vectadd_inst to_sw_data to_sw_data_export WIDTH
Info: get_instance_interface_port_property vectadd_inst to_sw_data to_sw_data_export DIRECTION
Info: set_instance_parameter_value vectadd_inst_to_sw_data_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value vectadd_inst_to_sw_data_bfm ENABLE_RESET 0
Info: set_instance_parameter_value vectadd_inst_to_sw_data_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value vectadd_inst_to_sw_data_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value vectadd_inst_to_sw_data_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property vectadd_inst_to_sw_data_bfm CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_sw_data CLASS_NAME
Info: get_instance_interfaces vectadd_inst_to_sw_data_bfm
Info: get_instance_interface_property vectadd_inst_to_sw_data_bfm conduit CLASS_NAME
Info: add_connection vectadd_inst_to_sw_data_bfm.conduit vectadd_inst.to_sw_data
Info: get_instance_interface_property vectadd_inst to_hw_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: to_hw_data
Info: TB_Gen: conduit_end found: to_hw_data
Info: get_instance_interface_property vectadd_inst to_hw_data CLASS_NAME
Info: add_instance vectadd_inst_to_hw_data_bfm altera_conduit_bfm 
Info: get_instance_property vectadd_inst_to_hw_data_bfm CLASS_NAME
Info: get_instance_interface_parameter_value vectadd_inst to_hw_data associatedClock
Info: get_instance_interface_parameter_value vectadd_inst to_hw_data associatedReset
Info: get_instance_interface_ports vectadd_inst to_hw_data
Info: get_instance_interface_port_property vectadd_inst to_hw_data to_hw_data_export ROLE
Info: get_instance_interface_port_property vectadd_inst to_hw_data to_hw_data_export WIDTH
Info: get_instance_interface_port_property vectadd_inst to_hw_data to_hw_data_export DIRECTION
Info: set_instance_parameter_value vectadd_inst_to_hw_data_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value vectadd_inst_to_hw_data_bfm ENABLE_RESET 0
Info: set_instance_parameter_value vectadd_inst_to_hw_data_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value vectadd_inst_to_hw_data_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value vectadd_inst_to_hw_data_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property vectadd_inst_to_hw_data_bfm CLASS_NAME
Info: get_instance_interface_property vectadd_inst to_hw_data CLASS_NAME
Info: get_instance_interfaces vectadd_inst_to_hw_data_bfm
Info: get_instance_interface_property vectadd_inst_to_hw_data_bfm conduit CLASS_NAME
Info: add_connection vectadd_inst_to_hw_data_bfm.conduit vectadd_inst.to_hw_data
Info: send_message Info TB_Gen: Saving testbench system: vectadd_tb.qsys
Info: TB_Gen: Saving testbench system: vectadd_tb.qsys
Info: save_system vectadd_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb.qsys
Info: Done
Info: ip-generate --project-directory=E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ --output-directory=E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/ --file-set=SIM_VERILOG --report-file=html:E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb.html --system-info=DEVICE_FAMILY="Stratix IV" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb.qsys --report-file=csv:E:/UIUC/Senior/Resrarch/vectadd/vectadd_tb.csv --report-file=spd:E:/UIUC/Senior/Resrarch/vectadd/vectadd_tb.spd
Progress: Loading testbench/vectadd_tb.qsys
Progress: Reading input file
Progress: Adding vectadd_inst [vectadd 1.0]
Progress: Parameterizing module vectadd_inst
Progress: Adding vectadd_inst_clk_bfm [altera_avalon_clock_source 13.1]
Progress: Parameterizing module vectadd_inst_clk_bfm
Progress: Adding vectadd_inst_reset_bfm [altera_avalon_reset_source 13.1]
Progress: Parameterizing module vectadd_inst_reset_bfm
Progress: Adding vectadd_inst_to_hw_sig_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module vectadd_inst_to_hw_sig_bfm
Progress: Adding vectadd_inst_to_sw_sig_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module vectadd_inst_to_sw_sig_bfm
Progress: Adding vectadd_inst_to_sw_data_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module vectadd_inst_to_sw_data_bfm
Progress: Adding vectadd_inst_to_hw_data_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module vectadd_inst_to_hw_data_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vectadd_tb.vectadd_inst.to_sw_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: vectadd_tb.vectadd_inst.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: vectadd_tb.vectadd_inst_clk_bfm: Elaborate: altera_clock_source
Info: vectadd_tb.vectadd_inst_clk_bfm:            $Revision: #1 $
Info: vectadd_tb.vectadd_inst_clk_bfm:            $Date: 2013/08/11 $
Info: vectadd_tb.vectadd_inst_reset_bfm: Elaborate: altera_reset_source
Info: vectadd_tb.vectadd_inst_reset_bfm:            $Revision: #1 $
Info: vectadd_tb.vectadd_inst_reset_bfm:            $Date: 2013/08/11 $
Info: vectadd_tb.vectadd_inst_reset_bfm: Reset is negatively asserted.
Info: vectadd_tb: Generating vectadd_tb "vectadd_tb" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 7 connections
Info: No custom instruction connections, skipping transform 
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 28 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 8 modules, 27 connections
Info: merlin_translator_transform: After transform: 17 modules, 58 connections
Info: merlin_domain_transform: After transform: 34 modules, 159 connections
Info: merlin_router_transform: After transform: 43 modules, 190 connections
Info: merlin_traffic_limiter_transform: After transform: 45 modules, 198 connections
Info: merlin_network_to_switch_transform: After transform: 62 modules, 238 connections
Info: limiter_update_transform: After transform: 62 modules, 240 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 65 modules, 304 connections
Info: merlin_hierarchy_transform: After transform: 9 modules, 32 connections
Info: merlin_mm_transform: After transform: 9 modules, 32 connections
Info: merlin_interrupt_mapper_transform: After transform: 10 modules, 35 connections
Info: reset_adaptation_transform: After transform: 13 modules, 39 connections
Info: vectadd_inst: "vectadd_tb" instantiated vectadd "vectadd_inst"
Info: vectadd_inst_clk_bfm: "vectadd_tb" instantiated altera_avalon_clock_source "vectadd_inst_clk_bfm"
Info: vectadd_inst_reset_bfm: "vectadd_tb" instantiated altera_avalon_reset_source "vectadd_inst_reset_bfm"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv
Info: vectadd_inst_to_hw_sig_bfm: "vectadd_tb" instantiated altera_conduit_bfm "vectadd_inst_to_hw_sig_bfm"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv
Info: vectadd_inst_to_sw_sig_bfm: "vectadd_tb" instantiated altera_conduit_bfm "vectadd_inst_to_sw_sig_bfm"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv
Info: vectadd_inst_to_sw_data_bfm: "vectadd_tb" instantiated altera_conduit_bfm "vectadd_inst_to_sw_data_bfm"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv
Info: vectadd_inst_to_hw_data_bfm: "vectadd_tb" instantiated altera_conduit_bfm "vectadd_inst_to_hw_data_bfm"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv
Info: nios2_qsys_0: Starting RTL generation for module 'vectadd_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=vectadd_nios2_qsys_0 --dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0007_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0007_nios2_qsys_0_gen//vectadd_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0007_nios2_qsys_0_gen/  ]
Info: nios2_qsys_0: # 2016.10.30 12:11:10 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.10.30 12:11:10 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.10.30 12:11:12 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.10.30 12:11:12 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2016.10.30 12:11:13 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2016.10.30 12:11:13 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.10.30 12:11:13 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.10.30 12:11:13 (*)     Testbench
Info: nios2_qsys_0: # 2016.10.30 12:11:13 (*)     Instruction decoding
Info: nios2_qsys_0: # 2016.10.30 12:11:13 (*)       Instruction fields
Info: nios2_qsys_0: # 2016.10.30 12:11:14 (*)       Instruction decodes
Info: nios2_qsys_0: # 2016.10.30 12:11:14 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2016.10.30 12:11:14 (*)       Instruction controls
Info: nios2_qsys_0: # 2016.10.30 12:11:14 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2016.10.30 12:11:14 (*)     Pipeline backend
Info: nios2_qsys_0: # 2016.10.30 12:11:16 (*)   Creating 'C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0007_nios2_qsys_0_gen//vectadd_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2016.10.30 12:11:16 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.10.30 12:11:19 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2016.10.30 12:11:20 (*)   Creating IP functional simulation model
Info: nios2_qsys_0: # 2016.10.30 12:11:31 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'vectadd_nios2_qsys_0'
Info: nios2_qsys_0: "vectadd_inst" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'vectadd_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=vectadd_onchip_memory2_0 --dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0008_onchip_memory2_0_gen//vectadd_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0008_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'vectadd_onchip_memory2_0'
Info: onchip_memory2_0: "vectadd_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'vectadd_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=vectadd_jtag_uart_0 --dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0009_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0009_jtag_uart_0_gen//vectadd_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0009_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'vectadd_jtag_uart_0'
Info: jtag_uart_0: "vectadd_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: to_hw_data: Starting RTL generation for module 'vectadd_to_hw_data'
Info: to_hw_data:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_hw_data --dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0010_to_hw_data_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0010_to_hw_data_gen//vectadd_to_hw_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0010_to_hw_data_gen/  ]
Info: to_hw_data: Done RTL generation for module 'vectadd_to_hw_data'
Info: to_hw_data: "vectadd_inst" instantiated altera_avalon_pio "to_hw_data"
Info: to_sw_data: Starting RTL generation for module 'vectadd_to_sw_data'
Info: to_sw_data:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_sw_data --dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0011_to_sw_data_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0011_to_sw_data_gen//vectadd_to_sw_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0011_to_sw_data_gen/  ]
Info: to_sw_data: Done RTL generation for module 'vectadd_to_sw_data'
Info: to_sw_data: "vectadd_inst" instantiated altera_avalon_pio "to_sw_data"
Info: to_hw_sig: Starting RTL generation for module 'vectadd_to_hw_sig'
Info: to_hw_sig:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_hw_sig --dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0012_to_hw_sig_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0012_to_hw_sig_gen//vectadd_to_hw_sig_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0012_to_hw_sig_gen/  ]
Info: to_hw_sig: Done RTL generation for module 'vectadd_to_hw_sig'
Info: to_hw_sig: "vectadd_inst" instantiated altera_avalon_pio "to_hw_sig"
Info: to_sw_sig: Starting RTL generation for module 'vectadd_to_sw_sig'
Info: to_sw_sig:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=vectadd_to_sw_sig --dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0013_to_sw_sig_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0013_to_sw_sig_gen//vectadd_to_sw_sig_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pounds/AppData/Local/Temp/alt7104_4932859302666736291.dir/0013_to_sw_sig_gen/  ]
Info: to_sw_sig: Done RTL generation for module 'vectadd_to_sw_sig'
Info: to_sw_sig: "vectadd_inst" instantiated altera_avalon_pio "to_sw_sig"
Info: pipeline_bridge_swap_transform: After transform: 57 modules, 191 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 57 modules, 191 connections
Info: mm_interconnect_0: "vectadd_inst" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "vectadd_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "vectadd_inst" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/vectadd_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: vectadd_tb: Done "vectadd_tb" with 36 modules, 71 files, 6901315 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=E:/UIUC/Senior/Resrarch/vectadd/vectadd_tb.spd --output-directory=E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/
Info: Doing: ip-make-simscript --spd=E:/UIUC/Senior/Resrarch/vectadd/vectadd_tb.spd --output-directory=E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/
Info: Generating the following file(s) for MODELSIM simulator in E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	36 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in E:/UIUC/Senior/Resrarch/vectadd/vectadd/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
