# 1 "arch/arm/boot/dts/qcom-ipq4018-ap120c-ac-bit.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom-ipq4018-ap120c-ac-bit.dts"


# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 4 "arch/arm/boot/dts/qcom-ipq4018-ap120c-ac-bit.dts" 2
# 1 "arch/arm/boot/dts/qcom-ipq4018-ap120c-ac.dtsi" 1


# 1 "arch/arm/boot/dts/qcom-ipq4019.dtsi" 1





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-ipq4019.h" 1
# 9 "arch/arm/boot/dts/qcom-ipq4019.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm/boot/dts/qcom-ipq4019.dtsi" 2


/ {
 #address-cells = <1>;
 #size-cells = <1>;

 model = "Qualcomm Technologies, Inc. IPQ4019";
 compatible = "qcom,ipq4019";
 interrupt-parent = <&intc>;

 reserved-memory {
  #address-cells = <0x1>;
  #size-cells = <0x1>;
  ranges;

  smem_region: smem@87e00000 {
   reg = <0x87e00000 0x080000>;
   no-map;
  };

  tz@87e80000 {
   reg = <0x87e80000 0x180000>;
   no-map;
  };
 };

 aliases {
  spi0 = &blsp1_spi1;
  spi1 = &blsp1_spi2;
  i2c0 = &blsp1_i2c3;
  i2c1 = &blsp1_i2c4;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   enable-method = "qcom,kpss-acc-v2";
   next-level-cache = <&L2>;
   qcom,acc = <&acc0>;
   qcom,saw = <&saw0>;
   reg = <0x0>;
   clocks = <&gcc 9>;
   clock-frequency = <0>;
   clock-latency = <256000>;
   operating-points-v2 = <&cpu0_opp_table>;
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   enable-method = "qcom,kpss-acc-v2";
   next-level-cache = <&L2>;
   qcom,acc = <&acc1>;
   qcom,saw = <&saw1>;
   reg = <0x1>;
   clocks = <&gcc 9>;
   clock-frequency = <0>;
   clock-latency = <256000>;
   operating-points-v2 = <&cpu0_opp_table>;
  };

  cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   enable-method = "qcom,kpss-acc-v2";
   next-level-cache = <&L2>;
   qcom,acc = <&acc2>;
   qcom,saw = <&saw2>;
   reg = <0x2>;
   clocks = <&gcc 9>;
   clock-frequency = <0>;
   clock-latency = <256000>;
   operating-points-v2 = <&cpu0_opp_table>;
  };

  cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   enable-method = "qcom,kpss-acc-v2";
   next-level-cache = <&L2>;
   qcom,acc = <&acc3>;
   qcom,saw = <&saw3>;
   reg = <0x3>;
   clocks = <&gcc 9>;
   clock-frequency = <0>;
   clock-latency = <256000>;
   operating-points-v2 = <&cpu0_opp_table>;
  };

  L2: l2-cache {
   compatible = "cache";
   cache-level = <2>;
   qcom,saw = <&saw_l2>;
  };
 };

 cpu0_opp_table: opp_table0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-48000000 {
   opp-hz = /bits/ 64 <48000000>;
   clock-latency-ns = <256000>;
  };
  opp-200000000 {
   opp-hz = /bits/ 64 <200000000>;
   clock-latency-ns = <256000>;
  };
  opp-500000000 {
   opp-hz = /bits/ 64 <500000000>;
   clock-latency-ns = <256000>;
  };
  opp-716000000 {
   opp-hz = /bits/ 64 <716000000>;
   clock-latency-ns = <256000>;
   };
 };

 memory {
  device_type = "memory";
  reg = <0x0 0x0>;
 };

 pmu {
  compatible = "arm,cortex-a7-pmu";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8) |
      4)>;
 };

 clocks {
  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   clock-output-names = "gcc_sleep_clk_src";
   #clock-cells = <0>;
  };

  xo: xo {
   compatible = "fixed-clock";
   clock-frequency = <48000000>;
   #clock-cells = <0>;
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-ipq4019", "qcom,scm";
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 2 0xf08>,
        <1 3 0xf08>,
        <1 4 0xf08>,
        <1 1 0xf08>;
  clock-frequency = <48000000>;
  always-on;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "simple-bus";

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0x0b000000 0x1000>,
   <0x0b002000 0x1000>;
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,gcc-ipq4019";
   #clock-cells = <1>;
   #power-domain-cells = <1>;
   #reset-cells = <1>;
   reg = <0x1800000 0x60000>;
  };

  prng: rng@22000 {
   compatible = "qcom,prng";
   reg = <0x22000 0x140>;
   clocks = <&gcc 43>;
   clock-names = "core";
   status = "disabled";
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,ipq4019-pinctrl";
   reg = <0x01000000 0x300000>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 100>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupts = <0 208 4>;
  };

  vqmmc: regulator@1948000 {
   compatible = "qcom,vqmmc-ipq4019-regulator";
   reg = <0x01948000 0x4>;
   regulator-name = "vqmmc";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3000000>;
   regulator-always-on;
   status = "disabled";
  };

  sdhci: mmc@7824900 {
   compatible = "qcom,sdhci-msm-v4";
   reg = <0x7824900 0x11c>, <0x7824000 0x800>;
   reg-names = "hc", "core";
   interrupts = <0 123 4>, <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   bus-width = <8>;
   clocks = <&gcc 46>, <&gcc 47>,
     <&gcc 28>;
   clock-names = "iface", "core", "xo";
   status = "disabled";
  };

  blsp_dma: dma-controller@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x23000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 21>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "disabled";
  };

  blsp1_spi1: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x78b5000 0x600>;
   interrupts = <0 95 4>;
   clocks = <&gcc 23>,
     <&gcc 21>;
   clock-names = "core", "iface";
   #address-cells = <1>;
   #size-cells = <0>;
   dmas = <&blsp_dma 4>, <&blsp_dma 5>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_spi2: spi@78b6000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x78b6000 0x600>;
   interrupts = <0 96 4>;
   clocks = <&gcc 25>,
    <&gcc 21>;
   clock-names = "core", "iface";
   #address-cells = <1>;
   #size-cells = <0>;
   dmas = <&blsp_dma 6>, <&blsp_dma 7>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_i2c3: i2c@78b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x78b7000 0x600>;
   interrupts = <0 97 4>;
   clocks = <&gcc 22>,
     <&gcc 21>;
   clock-names = "core", "iface";
   #address-cells = <1>;
   #size-cells = <0>;
   dmas = <&blsp_dma 8>, <&blsp_dma 9>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_i2c4: i2c@78b8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x78b8000 0x600>;
   interrupts = <0 98 4>;
   clocks = <&gcc 24>,
     <&gcc 21>;
   clock-names = "core", "iface";
   #address-cells = <1>;
   #size-cells = <0>;
   dmas = <&blsp_dma 10>, <&blsp_dma 11>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  cryptobam: dma-controller@8e04000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x08e04000 0x20000>;
   interrupts = <0 207 4>;
   clocks = <&gcc 33>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <1>;
   qcom,controlled-remotely;
   status = "disabled";
  };

  crypto: crypto@8e3a000 {
   compatible = "qcom,crypto-v5.1";
   reg = <0x08e3a000 0x6000>;
   clocks = <&gcc 33>,
     <&gcc 34>,
     <&gcc 35>;
   clock-names = "iface", "bus", "core";
   dmas = <&cryptobam 2>, <&cryptobam 3>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  acc0: clock-controller@b088000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b088000 0x1000>, <0xb008000 0x1000>;
  };

  acc1: clock-controller@b098000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b098000 0x1000>, <0xb008000 0x1000>;
  };

  acc2: clock-controller@b0a8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b0a8000 0x1000>, <0xb008000 0x1000>;
  };

  acc3: clock-controller@b0b8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0x0b0b8000 0x1000>, <0xb008000 0x1000>;
  };

  saw0: regulator@b089000 {
   compatible = "qcom,saw2";
   reg = <0x0b089000 0x1000>, <0x0b009000 0x1000>;
                        regulator;
  };

  saw1: regulator@b099000 {
   compatible = "qcom,saw2";
   reg = <0x0b099000 0x1000>, <0x0b009000 0x1000>;
   regulator;
  };

  saw2: regulator@b0a9000 {
   compatible = "qcom,saw2";
   reg = <0x0b0a9000 0x1000>, <0x0b009000 0x1000>;
   regulator;
  };

  saw3: regulator@b0b9000 {
   compatible = "qcom,saw2";
   reg = <0x0b0b9000 0x1000>, <0x0b009000 0x1000>;
   regulator;
  };

  saw_l2: regulator@b012000 {
   compatible = "qcom,saw2";
   reg = <0xb012000 0x1000>;
   regulator;
  };

  blsp1_uart1: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78af000 0x200>;
   interrupts = <0 107 4>;
   status = "disabled";
   clocks = <&gcc 26>,
    <&gcc 21>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 0>, <&blsp_dma 1>;
   dma-names = "tx", "rx";
  };

  blsp1_uart2: serial@78b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78b0000 0x200>;
   interrupts = <0 108 4>;
   status = "disabled";
   clocks = <&gcc 27>,
    <&gcc 21>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 2>, <&blsp_dma 3>;
   dma-names = "tx", "rx";
  };

  watchdog: watchdog@b017000 {
   compatible = "qcom,kpss-wdt", "qcom,kpss-wdt-ipq4019";
   reg = <0xb017000 0x40>;
   clocks = <&sleep_clk>;
   timeout-sec = <10>;
   status = "disabled";
  };

  restart@4ab000 {
   compatible = "qcom,pshold";
   reg = <0x4ab000 0x4>;
  };

  pcie0: pci@40000000 {
   compatible = "qcom,pcie-ipq4019";
   reg = <0x40000000 0xf1d
    0x40000f20 0xa8
    0x80000 0x2000
    0x40100000 0x1000>;
   reg-names = "dbi", "elbi", "parf", "config";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x81000000 0x0 0x00000000 0x40200000 0x0 0x00100000>,
     <0x82000000 0x0 0x40300000 0x40300000 0x0 0x00d00000>;

   interrupts = <0 141 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 142 4>,
     <0 0 0 2 &intc 0 143 4>,
     <0 0 0 3 &intc 0 144 4>,
     <0 0 0 4 &intc 0 145 4>;
   clocks = <&gcc 39>,
     <&gcc 40>,
     <&gcc 41>;
   clock-names = "aux",
          "master_bus",
          "slave_bus";

   resets = <&gcc 28>,
     <&gcc 27>,
     <&gcc 26>,
     <&gcc 25>,
     <&gcc 24>,
     <&gcc 23>,
     <&gcc 22>,
     <&gcc 21>,
     <&gcc 20>,
     <&gcc 19>,
     <&gcc 18>,
     <&gcc 17>;
   reset-names = "axi_m",
          "axi_s",
          "pipe",
          "axi_m_vmid",
          "axi_s_xpu",
          "parf",
          "phy",
          "axi_m_sticky",
          "pipe_sticky",
          "pwr",
          "ahb",
          "phy_ahb";

   status = "disabled";
  };

  qpic_bam: dma-controller@7984000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x7984000 0x1a000>;
   interrupts = <0 101 4>;
   clocks = <&gcc 45>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "disabled";
  };

  nand: nand-controller@79b0000 {
   compatible = "qcom,ipq4019-nand";
   reg = <0x79b0000 0x1000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&gcc 45>,
     <&gcc 44>;
   clock-names = "core", "aon";

   dmas = <&qpic_bam 0>,
          <&qpic_bam 1>,
          <&qpic_bam 2>;
   dma-names = "tx", "rx", "cmd";
   status = "disabled";

   nand@0 {
    reg = <0>;

    nand-ecc-strength = <4>;
    nand-ecc-step-size = <512>;
    nand-bus-width = <8>;
   };
  };

  wifi0: wifi@a000000 {
   compatible = "qcom,ipq4019-wifi";
   reg = <0xa000000 0x200000>;
   resets = <&gcc 0>,
     <&gcc 1>,
     <&gcc 2>,
     <&gcc 3>,
     <&gcc 4>,
     <&gcc 5>;
   reset-names = "wifi_cpu_init", "wifi_radio_srif",
          "wifi_radio_warm", "wifi_radio_cold",
          "wifi_core_warm", "wifi_core_cold";
   clocks = <&gcc 59>,
     <&gcc 60>,
     <&gcc 61>;
   clock-names = "wifi_wcss_cmd", "wifi_wcss_ref",
          "wifi_wcss_rtc";
   interrupts = <0 32 1>,
         <0 33 1>,
         <0 34 1>,
         <0 35 1>,
         <0 36 1>,
         <0 37 1>,
         <0 38 1>,
         <0 39 1>,
         <0 40 1>,
         <0 41 1>,
         <0 42 1>,
         <0 43 1>,
         <0 44 1>,
         <0 45 1>,
         <0 46 1>,
         <0 47 1>,
         <0 168 4>;
   interrupt-names = "msi0", "msi1", "msi2", "msi3",
        "msi4", "msi5", "msi6", "msi7",
        "msi8", "msi9", "msi10", "msi11",
       "msi12", "msi13", "msi14", "msi15",
       "legacy";
   status = "disabled";
  };

  wifi1: wifi@a800000 {
   compatible = "qcom,ipq4019-wifi";
   reg = <0xa800000 0x200000>;
   resets = <&gcc 6>,
     <&gcc 7>,
     <&gcc 8>,
     <&gcc 9>,
     <&gcc 10>,
     <&gcc 11>;
   reset-names = "wifi_cpu_init", "wifi_radio_srif",
          "wifi_radio_warm", "wifi_radio_cold",
          "wifi_core_warm", "wifi_core_cold";
   clocks = <&gcc 62>,
     <&gcc 63>,
     <&gcc 64>;
   clock-names = "wifi_wcss_cmd", "wifi_wcss_ref",
          "wifi_wcss_rtc";
   interrupts = <0 48 1>,
         <0 49 1>,
         <0 50 1>,
         <0 51 1>,
         <0 52 1>,
         <0 53 1>,
         <0 54 1>,
         <0 55 1>,
         <0 56 1>,
         <0 57 1>,
         <0 58 1>,
         <0 59 1>,
         <0 60 1>,
         <0 61 1>,
         <0 62 1>,
         <0 63 1>,
         <0 169 4>;
   interrupt-names = "msi0", "msi1", "msi2", "msi3",
        "msi4", "msi5", "msi6", "msi7",
        "msi8", "msi9", "msi10", "msi11",
       "msi12", "msi13", "msi14", "msi15",
       "legacy";
   status = "disabled";
  };

  mdio: mdio@90000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,ipq4019-mdio";
   reg = <0x90000 0x64>;
   status = "disabled";

   ethphy0: ethernet-phy@0 {
    reg = <0>;
   };

   ethphy1: ethernet-phy@1 {
    reg = <1>;
   };

   ethphy2: ethernet-phy@2 {
    reg = <2>;
   };

   ethphy3: ethernet-phy@3 {
    reg = <3>;
   };

   ethphy4: ethernet-phy@4 {
    reg = <4>;
   };
  };

  usb3_ss_phy: ssphy@9a000 {
   compatible = "qcom,usb-ss-ipq4019-phy";
   #phy-cells = <0>;
   reg = <0x9a000 0x800>;
   reg-names = "phy_base";
   resets = <&gcc 12>;
   reset-names = "por_rst";
   status = "disabled";
  };

  usb3_hs_phy: hsphy@a6000 {
   compatible = "qcom,usb-hs-ipq4019-phy";
   #phy-cells = <0>;
   reg = <0xa6000 0x40>;
   reg-names = "phy_base";
   resets = <&gcc 13>, <&gcc 14>;
   reset-names = "por_rst", "srif_rst";
   status = "disabled";
  };

  usb3: usb3@8af8800 {
   compatible = "qcom,ipq4019-dwc3", "qcom,dwc3";
   reg = <0x8af8800 0x100>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&gcc 56>,
     <&gcc 57>,
     <&gcc 58>;
   clock-names = "core", "sleep", "mock_utmi";
   ranges;
   status = "disabled";

   dwc3@8a00000 {
    compatible = "snps,dwc3";
    reg = <0x8a00000 0xf8000>;
    interrupts = <0 132 4>;
    phys = <&usb3_hs_phy>, <&usb3_ss_phy>;
    phy-names = "usb2-phy", "usb3-phy";
    dr_mode = "host";
   };
  };

  usb2_hs_phy: hsphy@a8000 {
   compatible = "qcom,usb-hs-ipq4019-phy";
   #phy-cells = <0>;
   reg = <0xa8000 0x40>;
   reg-names = "phy_base";
   resets = <&gcc 15>, <&gcc 16>;
   reset-names = "por_rst", "srif_rst";
   status = "disabled";
  };

  usb2: usb2@60f8800 {
   compatible = "qcom,ipq4019-dwc3", "qcom,dwc3";
   reg = <0x60f8800 0x100>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&gcc 53>,
     <&gcc 54>,
     <&gcc 55>;
   clock-names = "master", "sleep", "mock_utmi";
   ranges;
   status = "disabled";

   dwc3@6000000 {
    compatible = "snps,dwc3";
    reg = <0x6000000 0xf8000>;
    interrupts = <0 136 4>;
    phys = <&usb2_hs_phy>;
    phy-names = "usb2-phy";
    dr_mode = "host";
   };
  };
 };
};
# 4 "arch/arm/boot/dts/qcom-ipq4018-ap120c-ac.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 5 "arch/arm/boot/dts/qcom-ipq4018-ap120c-ac.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 6 "arch/arm/boot/dts/qcom-ipq4018-ap120c-ac.dtsi" 2

/ {
 model = "ALFA Network AP120C-AC";
 compatible = "alfa-network,ap120c-ac";

 keys {
  compatible = "gpio-keys";

  key-reset {
   label = "reset";
   gpios = <&tlmm 63 1>;
   linux,code = <0x198>;
  };
 };
};

&tlmm {
 i2c0_pins: i2c0_pinmux {
  mux_i2c {
   function = "blsp_i2c0";
   pins = "gpio58", "gpio59";
   drive-strength = <16>;
   bias-disable;
  };
 };

 mdio_pins: mdio_pinmux {
  mux_mdio {
   pins = "gpio53";
   function = "mdio";
   bias-pull-up;
  };

  mux_mdc {
   pins = "gpio52";
   function = "mdc";
   bias-pull-up;
  };
 };

 serial0_pins: serial0_pinmux {
  mux_uart {
   pins = "gpio60", "gpio61";
   function = "blsp_uart0";
   bias-disable;
  };
 };

 spi0_pins: spi0_pinmux {
  mux_spi {
   function = "blsp_spi0";
   pins = "gpio55", "gpio56", "gpio57";
   drive-strength = <12>;
   bias-disable;
  };

  mux_cs {
   function = "gpio";
   pins = "gpio54", "gpio4";
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };

 usb-power {
  line-name = "USB-power";
  gpios = <1 0>;
  gpio-hog;
  output-high;
 };
};

&watchdog {
 status = "okay";
};

&prng {
 status = "okay";
};

&blsp_dma {
 status = "okay";
};

&blsp1_i2c3 {
 status = "okay";

 pinctrl-0 = <&i2c0_pins>;
 pinctrl-names = "default";

 tpm@29 {
  compatible = "atmel,at97sc3204t";
  reg = <0x29>;
 };
};

&blsp1_spi1 {
 status = "okay";

 pinctrl-0 = <&spi0_pins>;
 pinctrl-names = "default";
 cs-gpios = <&tlmm 54 0>, <&tlmm 4 0>;

 flash@0 {
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <24000000>;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
    label = "SBL1";
    reg = <0x00000000 0x00040000>;
    read-only;
   };

   partition@40000 {
    label = "MIBIB";
    reg = <0x00040000 0x00020000>;
    read-only;
   };

   partition@60000 {
    label = "QSEE";
    reg = <0x00060000 0x00060000>;
    read-only;
   };

   partition@c0000 {
    label = "CDT";
    reg = <0x000c0000 0x00010000>;
    read-only;
   };

   partition@d0000 {
    label = "DDRPARAMS";
    reg = <0x000d0000 0x00010000>;
    read-only;
   };

   partition@e0000 {
    label = "u-boot-env";
    reg = <0x000e0000 0x00010000>;
   };

   partition@f0000 {
    label = "u-boot";
    reg = <0x000f0000 0x00080000>;
    read-only;
   };

   partition@170000 {
    label = "ART";
    reg = <0x00170000 0x00010000>;
    read-only;
   };

   partition@180000 {
    label = "priv_data1";
    reg = <0x00180000 0x00010000>;
    read-only;
   };

   partition@190000 {
    label = "priv_data2";
    reg = <0x00190000 0x00010000>;
    read-only;
   };
  };
 };

 nand@1 {
  compatible = "spi-nand";
  reg = <1>;
  spi-max-frequency = <40000000>;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
    label = "ubi1";
    reg = <0x00000000 0x04000000>;
   };

   partition@4000000 {
    label = "ubi2";
    reg = <0x04000000 0x04000000>;
   };
  };
 };
};

&blsp1_uart1 {
 status = "okay";

 pinctrl-0 = <&serial0_pins>;
 pinctrl-names = "default";
};

&cryptobam {
 status = "okay";
};

&crypto {
 status = "okay";
};

&mdio {
 status = "okay";

 pinctrl-0 = <&mdio_pins>;
 pinctrl-names = "default";
};

&wifi0 {
 status = "okay";
};

&wifi1 {
 status = "okay";
 qcom,ath10k-calibration-variant = "ALFA-Network-AP120C-AC";
};

&usb3_hs_phy {
 status = "okay";
};

&usb3 {
 status = "okay";

 dwc3@8a00000 {
  phys = <&usb3_hs_phy>;
  phy-names = "usb2-phy";
 };
};

&usb2_hs_phy {
 status = "okay";
};

&usb2 {
 status = "okay";
};
# 5 "arch/arm/boot/dts/qcom-ipq4018-ap120c-ac-bit.dts" 2

/ {
 model = "ALFA Network AP120C-AC Bit";

 leds {
  compatible = "gpio-leds";

  power {
   label = "ap120c-ac:green:power";
   function = "power";
   color = <2>;
   gpios = <&tlmm 5 1>;
   default-state = "on";
  };

  wlan {
   label = "ap120c-ac:green:wlan";
   function = "wlan";
   color = <2>;
   gpios = <&tlmm 3 0>;
  };

  support {
   label = "ap120c-ac:green:support";
   color = <2>;
   gpios = <&tlmm 2 0>;
   panic-indicator;
  };
 };
};
