#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fbfde0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fbff70 .scope module, "tb" "tb" 3 57;
 .timescale -12 -12;
L_0x1fb2990 .functor NOT 1, L_0x1ff1a90, C4<0>, C4<0>, C4<0>;
L_0x1fc0d10 .functor XOR 3, L_0x1ff1580, L_0x1ff16b0, C4<000>, C4<000>;
L_0x1fb33c0 .functor XOR 3, L_0x1fc0d10, L_0x1ff18a0, C4<000>, C4<000>;
v0x1ff0380_0 .net *"_ivl_10", 2 0, L_0x1ff18a0;  1 drivers
v0x1ff0480_0 .net *"_ivl_12", 2 0, L_0x1fb33c0;  1 drivers
v0x1ff0560_0 .net *"_ivl_2", 2 0, L_0x1ff1490;  1 drivers
v0x1ff0620_0 .net *"_ivl_4", 2 0, L_0x1ff1580;  1 drivers
v0x1ff0700_0 .net *"_ivl_6", 2 0, L_0x1ff16b0;  1 drivers
v0x1ff0830_0 .net *"_ivl_8", 2 0, L_0x1fc0d10;  1 drivers
v0x1ff0910_0 .net "a", 0 0, v0x1fef410_0;  1 drivers
v0x1ff09b0_0 .net "b", 0 0, v0x1fef4b0_0;  1 drivers
v0x1ff0a50_0 .var "clk", 0 0;
v0x1ff0af0_0 .net "out_always_comb_dut", 0 0, v0x1fefe10_0;  1 drivers
v0x1ff0b90_0 .net "out_always_comb_ref", 0 0, v0x1fad1c0_0;  1 drivers
v0x1ff0c30_0 .net "out_always_ff_dut", 0 0, v0x1fefeb0_0;  1 drivers
v0x1ff0cd0_0 .net "out_always_ff_ref", 0 0, v0x1fee6f0_0;  1 drivers
v0x1ff0da0_0 .net "out_assign_dut", 0 0, L_0x1fad070;  1 drivers
v0x1ff0e70_0 .net "out_assign_ref", 0 0, L_0x1fb0230;  1 drivers
v0x1ff0f40_0 .var/2u "stats1", 287 0;
v0x1ff0fe0_0 .var/2u "strobe", 0 0;
v0x1ff1080_0 .net "tb_match", 0 0, L_0x1ff1a90;  1 drivers
v0x1ff1120_0 .net "tb_mismatch", 0 0, L_0x1fb2990;  1 drivers
v0x1ff11c0_0 .net "wavedrom_enable", 0 0, v0x1fef620_0;  1 drivers
v0x1ff1290_0 .net "wavedrom_title", 511 0, v0x1fef6c0_0;  1 drivers
L_0x1ff1490 .concat [ 1 1 1 0], v0x1fee6f0_0, v0x1fad1c0_0, L_0x1fb0230;
L_0x1ff1580 .concat [ 1 1 1 0], v0x1fee6f0_0, v0x1fad1c0_0, L_0x1fb0230;
L_0x1ff16b0 .concat [ 1 1 1 0], v0x1fefeb0_0, v0x1fefe10_0, L_0x1fad070;
L_0x1ff18a0 .concat [ 1 1 1 0], v0x1fee6f0_0, v0x1fad1c0_0, L_0x1fb0230;
L_0x1ff1a90 .cmp/eeq 3, L_0x1ff1490, L_0x1fb33c0;
S_0x1fc0100 .scope module, "good1" "reference_module" 3 106, 3 4 0, S_0x1fbff70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "out_assign";
    .port_info 4 /OUTPUT 1 "out_always_comb";
    .port_info 5 /OUTPUT 1 "out_always_ff";
L_0x1fb0230 .functor XOR 1, v0x1fef410_0, v0x1fef4b0_0, C4<0>, C4<0>;
v0x1fb35c0_0 .net "a", 0 0, v0x1fef410_0;  alias, 1 drivers
v0x1fb3660_0 .net "b", 0 0, v0x1fef4b0_0;  alias, 1 drivers
v0x1fb0340_0 .net "clk", 0 0, v0x1ff0a50_0;  1 drivers
v0x1fad1c0_0 .var "out_always_comb", 0 0;
v0x1fee6f0_0 .var "out_always_ff", 0 0;
v0x1fee800_0 .net "out_assign", 0 0, L_0x1fb0230;  alias, 1 drivers
E_0x1fbb0f0 .event posedge, v0x1fb0340_0;
E_0x1fbb610 .event anyedge, v0x1fb35c0_0, v0x1fb3660_0;
S_0x1fee980 .scope module, "stim1" "stimulus_gen" 3 101, 3 20 0, S_0x1fbff70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1fef410_0 .var "a", 0 0;
v0x1fef4b0_0 .var "b", 0 0;
v0x1fef550_0 .net "clk", 0 0, v0x1ff0a50_0;  alias, 1 drivers
v0x1fef620_0 .var "wavedrom_enable", 0 0;
v0x1fef6c0_0 .var "wavedrom_title", 511 0;
S_0x1feec30 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 41, 3 41 0, S_0x1fee980;
 .timescale -12 -12;
v0x1feee50_0 .var/2s "count", 31 0;
E_0x1fbb5d0/0 .event negedge, v0x1fb0340_0;
E_0x1fbb5d0/1 .event posedge, v0x1fb0340_0;
E_0x1fbb5d0 .event/or E_0x1fbb5d0/0, E_0x1fbb5d0/1;
S_0x1feef50 .scope task, "wavedrom_start" "wavedrom_start" 3 32, 3 32 0, S_0x1fee980;
 .timescale -12 -12;
v0x1fef150_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fef230 .scope task, "wavedrom_stop" "wavedrom_stop" 3 35, 3 35 0, S_0x1fee980;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fef830 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1fbff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "out_assign";
    .port_info 4 /OUTPUT 1 "out_always_comb";
    .port_info 5 /OUTPUT 1 "out_always_ff";
L_0x1fad070 .functor XOR 1, v0x1fef410_0, v0x1fef4b0_0, C4<0>, C4<0>;
v0x1fefb00_0 .net "a", 0 0, v0x1fef410_0;  alias, 1 drivers
v0x1fefc10_0 .net "b", 0 0, v0x1fef4b0_0;  alias, 1 drivers
v0x1fefd20_0 .net "clk", 0 0, v0x1ff0a50_0;  alias, 1 drivers
v0x1fefe10_0 .var "out_always_comb", 0 0;
v0x1fefeb0_0 .var "out_always_ff", 0 0;
v0x1feffa0_0 .net "out_assign", 0 0, L_0x1fad070;  alias, 1 drivers
E_0x1fd0350 .event anyedge, v0x1feffa0_0;
S_0x1ff0160 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 124, 3 124 0, S_0x1fbff70;
 .timescale -12 -12;
E_0x1fd0030 .event anyedge, v0x1ff0fe0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ff0fe0_0;
    %nor/r;
    %assign/vec4 v0x1ff0fe0_0, 0;
    %wait E_0x1fd0030;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fee980;
T_3 ;
    %fork t_1, S_0x1feec30;
    %jmp t_0;
    .scope S_0x1feec30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1feee50_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1fef4b0_0, 0;
    %assign/vec4 v0x1fef410_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fbb0f0;
    %load/vec4 v0x1feee50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1feee50_0, 0, 32;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1fef4b0_0, 0;
    %assign/vec4 v0x1fef410_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fef230;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fbb5d0;
    %vpi_func 3 50 "$urandom" 32 {0 0 0};
    %pad/u 2;
    %split/vec4 1;
    %assign/vec4 v0x1fef410_0, 0;
    %assign/vec4 v0x1fef4b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 52 "$finish" {0 0 0};
    %end;
    .scope S_0x1fee980;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1fc0100;
T_4 ;
    %wait E_0x1fbb610;
    %load/vec4 v0x1fb35c0_0;
    %load/vec4 v0x1fb3660_0;
    %xor;
    %store/vec4 v0x1fad1c0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1fc0100;
T_5 ;
    %wait E_0x1fbb0f0;
    %load/vec4 v0x1fb35c0_0;
    %load/vec4 v0x1fb3660_0;
    %xor;
    %assign/vec4 v0x1fee6f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1fef830;
T_6 ;
    %wait E_0x1fd0350;
    %load/vec4 v0x1feffa0_0;
    %store/vec4 v0x1fefe10_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1fef830;
T_7 ;
    %wait E_0x1fbb0f0;
    %load/vec4 v0x1feffa0_0;
    %assign/vec4 v0x1fefeb0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1fbff70;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff0a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff0fe0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1fbff70;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ff0a50_0;
    %inv;
    %store/vec4 v0x1ff0a50_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1fbff70;
T_10 ;
    %vpi_call/w 3 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fef550_0, v0x1ff1120_0, v0x1ff0a50_0, v0x1ff0910_0, v0x1ff09b0_0, v0x1ff0e70_0, v0x1ff0da0_0, v0x1ff0b90_0, v0x1ff0af0_0, v0x1ff0cd0_0, v0x1ff0c30_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1fbff70;
T_11 ;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_assign", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_assign" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_always_comb", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_always_comb" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_always_ff", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "out_always_ff" {0 0 0};
T_11.5 ;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 141 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1fbff70;
T_12 ;
    %wait E_0x1fbb5d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff0f40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0f40_0, 4, 32;
    %load/vec4 v0x1ff1080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0f40_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff0f40_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0f40_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1ff0e70_0;
    %load/vec4 v0x1ff0e70_0;
    %load/vec4 v0x1ff0da0_0;
    %xor;
    %load/vec4 v0x1ff0e70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 157 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0f40_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0f40_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1ff0b90_0;
    %load/vec4 v0x1ff0b90_0;
    %load/vec4 v0x1ff0af0_0;
    %xor;
    %load/vec4 v0x1ff0b90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 160 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0f40_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0f40_0, 4, 32;
T_12.8 ;
    %load/vec4 v0x1ff0cd0_0;
    %load/vec4 v0x1ff0cd0_0;
    %load/vec4 v0x1ff0c30_0;
    %xor;
    %load/vec4 v0x1ff0cd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.12, 6;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %vpi_func 3 163 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0f40_0, 4, 32;
T_12.14 ;
    %load/vec4 v0x1ff0f40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0f40_0, 4, 32;
T_12.12 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/alwaysblock2/alwaysblock2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/machine/alwaysblock2/iter0/response1/top_module.sv";
