{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742322496959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742322496960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 23:58:16 2025 " "Processing started: Tue Mar 18 23:58:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742322496960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1742322496960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c alu_8_bit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c alu_8_bit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1742322496960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1742322497602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1742322497603 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 tb_alu_4_bitv.v(21) " "Verilog HDL Expression warning at tb_alu_4_bitv.v(21): truncated literal to match 7 bits" {  } { { "tb_alu_4_bitv.v" "" { Text "/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/tb_alu_4_bitv.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1742322520173 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 tb_alu_4_bitv.v(22) " "Verilog HDL Expression warning at tb_alu_4_bitv.v(22): truncated literal to match 7 bits" {  } { { "tb_alu_4_bitv.v" "" { Text "/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/tb_alu_4_bitv.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1742322520174 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 tb_alu_4_bitv.v(23) " "Verilog HDL Expression warning at tb_alu_4_bitv.v(23): truncated literal to match 7 bits" {  } { { "tb_alu_4_bitv.v" "" { Text "/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/tb_alu_4_bitv.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1742322520174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu_4_bitv.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu_4_bitv.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu_4_bit " "Found entity 1: tb_alu_4_bit" {  } { { "tb_alu_4_bitv.v" "" { Text "/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/tb_alu_4_bitv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742322520180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742322520180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_4_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_4_bit " "Found entity 1: alu_4_bit" {  } { { "alu_4_bit.v" "" { Text "/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/alu_4_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742322520182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1742322520182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_4_bit " "Elaborating entity \"alu_4_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1742322520317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 alu_4_bit.v(12) " "Verilog HDL assignment warning at alu_4_bit.v(12): truncated value with size 8 to match size of target (7)" {  } { { "alu_4_bit.v" "" { Text "/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/alu_4_bit.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1742322520320 "|alu_4_bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alu_4_bit.v(33) " "Verilog HDL assignment warning at alu_4_bit.v(33): truncated value with size 32 to match size of target (7)" {  } { { "alu_4_bit.v" "" { Text "/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/alu_4_bit.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1742322520323 "|alu_4_bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 alu_4_bit.v(34) " "Verilog HDL assignment warning at alu_4_bit.v(34): truncated value with size 8 to match size of target (7)" {  } { { "alu_4_bit.v" "" { Text "/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/alu_4_bit.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1742322520323 "|alu_4_bit"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742322520477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 23:58:40 2025 " "Processing ended: Tue Mar 18 23:58:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742322520477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742322520477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742322520477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1742322520477 ""}
