Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri May 31 13:01:24 2019
| Host         : ibaipc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Final_Optional_wrapper_control_sets_placed.rpt
| Design       : Final_Optional_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    64 |
| Unused register locations in slices containing registers |   213 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             189 |           72 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             156 |           54 |
| Yes          | No                    | No                     |             565 |          157 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              85 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                                                                            Enable Signal                                                                            |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                |                1 |              2 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                                |                1 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                            | Final_Optional_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                             |                1 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                            | Final_Optional_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                             |                1 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                      | Final_Optional_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                             |                1 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Final_Optional_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                           |                1 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/control_bar_0/U0/FSM_sequential_st_reg[3]_i_1_n_0                                                                                                  |                                                                                                                                                |                1 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                       | Final_Optional_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                              |                2 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | Final_Optional_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                              |                1 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Final_Optional_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                |                2 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                             | Final_Optional_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                              |                1 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Final_Optional_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/game_over/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | Final_Optional_i/game_over/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                            |                1 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                4 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Final_Optional_i/game_over/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                1 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Final_Optional_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]               |                2 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Final_Optional_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                4 |              5 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/memory_bar_0/U0/i_0                                                                                                                                | Final_Optional_i/memory_bar_0/U0/i[5]_i_1_n_1                                                                                                  |                2 |              6 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/memory_bar_0/U0/j[5]_i_1_n_1                                                                                                                       |                                                                                                                                                |                2 |              6 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | Final_Optional_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                |                2 |              7 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/VGA_SYNC_0/U0/pixel_row[9]_i_1_n_0                                                                                                                 |                                                                                                                                                |                2 |              8 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/control_ball_0/U0/new_sw_y                                                                                                                         |                                                                                                                                                |                3 |              8 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/VGA_SYNC_0/U0/pixel_column[9]_i_1_n_0                                                                                                              |                                                                                                                                                |                3 |              9 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/control_bar_0/U0/new_sw[9]_i_1_n_0                                                                                                                 |                                                                                                                                                |                3 |              9 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/control_bar_0/U0/x_t[9]_i_1_n_0                                                                                                                    |                                                                                                                                                |                4 |              9 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/control_ball_0/U0/new_sw_x[9]_i_1_n_0                                                                                                              |                                                                                                                                                |                3 |              9 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/control_bar_0/U0/ld_old                                                                                                                            |                                                                                                                                                |                3 |              9 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/VGA_SYNC_0/U0/sel                                                                                                                                  | Final_Optional_i/VGA_SYNC_0/U0/v_count0                                                                                                        |                4 |             10 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                     | Final_Optional_i/VGA_SYNC_0/U0/clear                                                                                                           |                3 |             10 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/control_ball_0/U0/FSM_onehot_st[10]_i_1_n_0                                                                                                        |                                                                                                                                                |                2 |             11 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                                |                3 |             12 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                |                4 |             12 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                |                5 |             12 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                |                3 |             12 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Final_Optional_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                6 |             13 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                |                4 |             13 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Final_Optional_i/game_over/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                            |                5 |             14 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                |                4 |             14 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                |                4 |             14 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Final_Optional_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                             |                4 |             15 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Final_Optional_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                              |                5 |             15 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                |                3 |             16 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/control_ball_0/U0/ld_old                                                                                                                           |                                                                                                                                                |                7 |             17 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/control_ball_0/U0/x_t[9]_i_1_n_0                                                                                                                   |                                                                                                                                                |                7 |             17 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/memory_bar_0/U0/address_t                                                                                                                          |                                                                                                                                                |                6 |             17 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 | Final_Optional_i/memory_ball_0/U0/address_t                                                                                                                         |                                                                                                                                                |                9 |             17 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | Final_Optional_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                6 |             19 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                                |                9 |             21 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                                |                8 |             21 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                |                9 |             34 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                |                9 |             47 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                |                9 |             47 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                                |               10 |             48 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                |               10 |             48 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                                |               11 |             48 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                |               10 |             48 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Final_Optional_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |             56 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                     |                                                                                                                                                |               32 |             57 |
|  Final_Optional_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     |                                                                                                                                                |               41 |            133 |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                    18 |
| 5      |                     1 |
| 6      |                     3 |
| 7      |                     1 |
| 8      |                     3 |
| 9      |                     5 |
| 10     |                     2 |
| 11     |                     1 |
| 12     |                     4 |
| 13     |                     2 |
| 14     |                     3 |
| 15     |                     2 |
| 16+    |                    18 |
+--------+-----------------------+


