
-- VHDL Instantiation Created from source file adder3.vhd -- 17:08:38 10/14/2012
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT adder3
	PORT(
		A : IN std_logic_vector(2 downto 0);
		B : IN std_logic_vector(2 downto 0);
		CI : IN std_logic;          
		S : OUT std_logic_vector(2 downto 0);
		CO : OUT std_logic
		);
	END COMPONENT;

	Inst_adder3: adder3 PORT MAP(
		A => ,
		B => ,
		CI => ,
		S => ,
		CO => 
	);


