@inproceedings{DBLP:conf/isca/AgarwalHKB00,
  author    = {Vikas Agarwal and
               M. S. Hrishikesh and
               Stephen W. Keckler and
               Doug Burger},
  title     = {Clock rate versus {IPC:} the end of the road for conventional microarchitectures},
  booktitle = {{ISCA}},
  pages     = {248--259},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/BarrosoGMNQSSSV00,
  author    = {Luiz Andr{\'{e}} Barroso and
               Kourosh Gharachorloo and
               Robert McNamara and
               Andreas Nowatzyk and
               Shaz Qadeer and
               Barton Sano and
               Scott Smith and
               Robert Stets and
               Ben Verghese},
  title     = {Piranha: a scalable architecture based on single-chip multiprocessing},
  booktitle = {{ISCA}},
  pages     = {282--293},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/BekermanYGJKR00,
  author    = {Michael Bekerman and
               Adi Yoaz and
               Freddy Gabbay and
               St{\'{e}}phan Jourdan and
               Maxim Kalaev and
               Ronny Ronen},
  title     = {Early load address resolution via register tracking},
  booktitle = {{ISCA}},
  pages     = {306--315},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/BrooksTM00,
  author    = {David M. Brooks and
               Vivek Tiwari and
               Margaret Martonosi},
  title     = {Wattch: a framework for architectural-level power analysis and optimizations},
  booktitle = {{ISCA}},
  pages     = {83--94},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/ChouS00,
  author    = {Yuan C. Chou and
               John Paul Shen},
  title     = {Instruction path coprocessors},
  booktitle = {{ISCA}},
  pages     = {270--281},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/CintraMT00,
  author    = {Marcelo H. Cintra and
               Jos{\'{e}} F. Mart{\'{\i}}nez and
               Josep Torrellas},
  title     = {Architectural support for scalable speculative parallelization in
               shared-memory multiprocessors},
  booktitle = {{ISCA}},
  pages     = {13--24},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/CruzGVT00,
  author    = {Jos{\'{e}}{-}Lorenzo Cruz and
               Antonio Gonz{\'{a}}lez and
               Mateo Valero and
               Nigel P. Topham},
  title     = {Multiple-banked register file architectures},
  booktitle = {{ISCA}},
  pages     = {316--325},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/CvetanovicK00,
  author    = {Zarka Cvetanovic and
               Richard E. Kessler},
  title     = {Performance analysis of the Alpha 21264-based Compaq {ES40} system},
  booktitle = {{ISCA}},
  pages     = {192--202},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/FaraboschiBFDH00,
  author    = {Paolo Faraboschi and
               Geoffrey Brown and
               Joseph A. Fisher and
               Giuseppe Desoli and
               Fred Homewood},
  title     = {Lx: a technology platform for customizable {VLIW} embedded processing},
  booktitle = {{ISCA}},
  pages     = {203--213},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/HallnorR00,
  author    = {Erik G. Hallnor and
               Steven K. Reinhardt},
  title     = {A fully associative software-managed cache design},
  booktitle = {{ISCA}},
  pages     = {107--116},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/HenryKLS00,
  author    = {Dana S. Henry and
               Bradley C. Kuszmaul and
               Gabriel H. Loh and
               Rahul Sami},
  title     = {Circuits for wide-window superscalar processors},
  booktitle = {{ISCA}},
  pages     = {236--247},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/JacobsonS00,
  author    = {Quinn Jacobson and
               James E. Smith},
  title     = {Trace preconstruction},
  booktitle = {{ISCA}},
  pages     = {37--46},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/LaiF00,
  author    = {An{-}Chow Lai and
               Babak Falsafi},
  title     = {Selective, accurate, and timely self-invalidation using last-touch
               prediction},
  booktitle = {{ISCA}},
  pages     = {139--148},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/LepakL00,
  author    = {Kevin M. Lepak and
               Mikko H. Lipasti},
  title     = {On the value locality of store instructions},
  booktitle = {{ISCA}},
  pages     = {182--191},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/MaiPJHDH00,
  author    = {Ken Mai and
               Tim Paaske and
               Nuwan Jayasena and
               Ron Ho and
               William J. Dally and
               Mark Horowitz},
  title     = {Smart Memories: a modular reconfigurable architecture},
  booktitle = {{ISCA}},
  pages     = {161--171},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/Margolus00,
  author    = {Norman Margolus},
  title     = {An embedded {DRAM} architecture for large-scale spatial-lattice computations},
  booktitle = {{ISCA}},
  pages     = {149--160},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/MertenTNBH00,
  author    = {Matthew C. Merten and
               Andrew R. Trick and
               Erik M. Nystrom and
               Ronald D. Barnes and
               Wen{-}mei W. Hwu},
  title     = {A hardware mechanism for dynamic extraction and relayout of program
               hot spots},
  booktitle = {{ISCA}},
  pages     = {59--70},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/OskinCF00,
  author    = {Mark Oskin and
               Frederic T. Chong and
               Matthew K. Farrens},
  title     = {{HLS:} combining statistical and symbolic simulation to guide microprocessor
               designs},
  booktitle = {{ISCA}},
  pages     = {71--82},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/RadhakrishnanTJ00,
  author    = {Ramesh Radhakrishnan and
               Deependra Talla and
               Lizy Kurian John},
  title     = {Allowing for {ILP} in an embedded Java processor},
  booktitle = {{ISCA}},
  pages     = {294--305},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/RakvicBS00,
  author    = {Ryan N. Rakvic and
               Bryan Black and
               John Paul Shen},
  title     = {Completion time multiple branch prediction for enhancing trace cache
               performance},
  booktitle = {{ISCA}},
  pages     = {47--58},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/RanganathanAJ00,
  author    = {Parthasarathy Ranganathan and
               Sarita V. Adve and
               Norman P. Jouppi},
  title     = {Reconfigurable caches and their application to media processing},
  booktitle = {{ISCA}},
  pages     = {214--224},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/ReinhardtM00,
  author    = {Steven K. Reinhardt and
               Shubhendu S. Mukherjee},
  title     = {Transient fault detection via simultaneous multithreading},
  booktitle = {{ISCA}},
  pages     = {25--36},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/RixnerDKMO00,
  author    = {Scott Rixner and
               William J. Dally and
               Ujval J. Kapasi and
               Peter R. Mattson and
               John D. Owens},
  title     = {Memory access scheduling},
  booktitle = {{ISCA}},
  pages     = {128--138},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/SaulsburyDS00,
  author    = {Ashley Saulsbury and
               Fredrik Dahlgren and
               Per Stenstr{\"{o}}m},
  title     = {Recency-based {TLB} preloading},
  booktitle = {{ISCA}},
  pages     = {117--127},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/SmithFS00,
  author    = {James E. Smith and
               Greg Faanes and
               Rabin A. Sugumar},
  title     = {Vector instruction set support for conditional operations},
  booktitle = {{ISCA}},
  pages     = {260--269},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/SteffanCZM00,
  author    = {J. Gregory Steffan and
               Christopher B. Colohan and
               Antonia Zhai and
               Todd C. Mowry},
  title     = {A scalable approach to thread-level speculation},
  booktitle = {{ISCA}},
  pages     = {1--12},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/VijaykrishnanKIKY00,
  author    = {Narayanan Vijaykrishnan and
               Mahmut T. Kandemir and
               Mary Jane Irwin and
               Hyun Suk Kim and
               Wu Ye},
  title     = {Energy-driven integrated hardware-software optimizations using SimplePower},
  booktitle = {{ISCA}},
  pages     = {95--106},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/YeMHB00,
  author    = {Zhi Alex Ye and
               Andreas Moshovos and
               Scott Hauck and
               Prithviraj Banerjee},
  title     = {{CHIMAERA:} a high-performance architecture with a tightly-coupled
               reconfigurable functional unit},
  booktitle = {{ISCA}},
  pages     = {225--235},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@inproceedings{DBLP:conf/isca/ZillesS00,
  author    = {Craig B. Zilles and
               Gurindar S. Sohi},
  title     = {Understanding the backward slices of performance degrading instructions},
  booktitle = {{ISCA}},
  pages     = {172--181},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

@proceedings{DBLP:conf/isca/2000,
  editor    = {Alan D. Berenbaum and
               Joel S. Emer},
  title     = {27th International Symposium on Computer Architecture {(ISCA} 2000),
               June 10-14, 2000, Vancouver, BC, Canada},
  publisher = {{IEEE} Computer Society},
  year      = {2000}
}

