// Seed: 1455781636
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input uwire id_2,
    output wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    input tri id_6
);
  initial id_3 += id_0 ^ id_2;
  supply0 id_8;
  wire id_9;
  logic [7:0] id_10;
  assign id_3 = 1;
  assign id_8 = 1;
  assign id_10[1] = id_0;
  specify
    if (1'b0) (id_11 => id_12) = 1;
    specparam id_13 = 1;
  endspecify
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1
);
  wor id_3;
  assign id_1 = 1;
  wire id_4;
  assign id_0 = id_3;
  assign id_1 = 1;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_1, id_3
  );
endmodule
