Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 68dcf2eb1d7249e8b7233c0e768a6852 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cla_4bit_tb_behav xil_defaultlib.cla_4bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'G' [C:/Users/Clayt/repos/ECEN248/Lab_9/Lab_9.srcs/sources_1/new/carry_lookahead_4bit.v:32]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'S' [C:/Users/Clayt/repos/ECEN248/Lab_9/Lab_9.srcs/sources_1/new/carry_lookahead_4bit.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.generate_propagate_unit
Compiling module xil_defaultlib.carry_lookahead_unit
Compiling module xil_defaultlib.summation_unit
Compiling module xil_defaultlib.carry_lookahead_4bit
Compiling module xil_defaultlib.cla_4bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cla_4bit_tb_behav
