
MUSCLEmaster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000addc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  0800af70  0800af70  0001af70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b268  0800b268  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b268  0800b268  0001b268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b270  0800b270  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b270  0800b270  0001b270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b274  0800b274  0001b274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800b278  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000081c  2000008c  0800b304  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008a8  0800b304  000208a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000146d7  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002617  00000000  00000000  00034793  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001420  00000000  00000000  00036db0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001318  00000000  00000000  000381d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001f947  00000000  00000000  000394e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e7e6  00000000  00000000  00058e2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cb810  00000000  00000000  00067615  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00132e25  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e18  00000000  00000000  00132ea0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800af54 	.word	0x0800af54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	0800af54 	.word	0x0800af54

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2uiz>:
 8000b7c:	004a      	lsls	r2, r1, #1
 8000b7e:	d211      	bcs.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b84:	d211      	bcs.n	8000baa <__aeabi_d2uiz+0x2e>
 8000b86:	d50d      	bpl.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d40e      	bmi.n	8000bb0 <__aeabi_d2uiz+0x34>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d102      	bne.n	8000bb6 <__aeabi_d2uiz+0x3a>
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bb4:	4770      	bx	lr
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_uldivmod>:
 8000c5c:	b953      	cbnz	r3, 8000c74 <__aeabi_uldivmod+0x18>
 8000c5e:	b94a      	cbnz	r2, 8000c74 <__aeabi_uldivmod+0x18>
 8000c60:	2900      	cmp	r1, #0
 8000c62:	bf08      	it	eq
 8000c64:	2800      	cmpeq	r0, #0
 8000c66:	bf1c      	itt	ne
 8000c68:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c6c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c70:	f000 b972 	b.w	8000f58 <__aeabi_idiv0>
 8000c74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c7c:	f000 f806 	bl	8000c8c <__udivmoddi4>
 8000c80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c88:	b004      	add	sp, #16
 8000c8a:	4770      	bx	lr

08000c8c <__udivmoddi4>:
 8000c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c90:	9e08      	ldr	r6, [sp, #32]
 8000c92:	4604      	mov	r4, r0
 8000c94:	4688      	mov	r8, r1
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d14b      	bne.n	8000d32 <__udivmoddi4+0xa6>
 8000c9a:	428a      	cmp	r2, r1
 8000c9c:	4615      	mov	r5, r2
 8000c9e:	d967      	bls.n	8000d70 <__udivmoddi4+0xe4>
 8000ca0:	fab2 f282 	clz	r2, r2
 8000ca4:	b14a      	cbz	r2, 8000cba <__udivmoddi4+0x2e>
 8000ca6:	f1c2 0720 	rsb	r7, r2, #32
 8000caa:	fa01 f302 	lsl.w	r3, r1, r2
 8000cae:	fa20 f707 	lsr.w	r7, r0, r7
 8000cb2:	4095      	lsls	r5, r2
 8000cb4:	ea47 0803 	orr.w	r8, r7, r3
 8000cb8:	4094      	lsls	r4, r2
 8000cba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cbe:	0c23      	lsrs	r3, r4, #16
 8000cc0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cc4:	fa1f fc85 	uxth.w	ip, r5
 8000cc8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ccc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cd0:	fb07 f10c 	mul.w	r1, r7, ip
 8000cd4:	4299      	cmp	r1, r3
 8000cd6:	d909      	bls.n	8000cec <__udivmoddi4+0x60>
 8000cd8:	18eb      	adds	r3, r5, r3
 8000cda:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000cde:	f080 811b 	bcs.w	8000f18 <__udivmoddi4+0x28c>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 8118 	bls.w	8000f18 <__udivmoddi4+0x28c>
 8000ce8:	3f02      	subs	r7, #2
 8000cea:	442b      	add	r3, r5
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cf4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d00:	45a4      	cmp	ip, r4
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x8c>
 8000d04:	192c      	adds	r4, r5, r4
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x290>
 8000d0e:	45a4      	cmp	ip, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x290>
 8000d14:	3802      	subs	r0, #2
 8000d16:	442c      	add	r4, r5
 8000d18:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d1c:	eba4 040c 	sub.w	r4, r4, ip
 8000d20:	2700      	movs	r7, #0
 8000d22:	b11e      	cbz	r6, 8000d2c <__udivmoddi4+0xa0>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2c:	4639      	mov	r1, r7
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xbe>
 8000d36:	2e00      	cmp	r6, #0
 8000d38:	f000 80eb 	beq.w	8000f12 <__udivmoddi4+0x286>
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e9c6 0100 	strd	r0, r1, [r6]
 8000d42:	4638      	mov	r0, r7
 8000d44:	4639      	mov	r1, r7
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f783 	clz	r7, r3
 8000d4e:	2f00      	cmp	r7, #0
 8000d50:	d147      	bne.n	8000de2 <__udivmoddi4+0x156>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd0>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80fa 	bhi.w	8000f50 <__udivmoddi4+0x2c4>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	4698      	mov	r8, r3
 8000d66:	2e00      	cmp	r6, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa0>
 8000d6a:	e9c6 4800 	strd	r4, r8, [r6]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa0>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xe8>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 808f 	bne.w	8000e9c <__udivmoddi4+0x210>
 8000d7e:	1b49      	subs	r1, r1, r5
 8000d80:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d84:	fa1f f885 	uxth.w	r8, r5
 8000d88:	2701      	movs	r7, #1
 8000d8a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d8e:	0c23      	lsrs	r3, r4, #16
 8000d90:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d98:	fb08 f10c 	mul.w	r1, r8, ip
 8000d9c:	4299      	cmp	r1, r3
 8000d9e:	d907      	bls.n	8000db0 <__udivmoddi4+0x124>
 8000da0:	18eb      	adds	r3, r5, r3
 8000da2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000da6:	d202      	bcs.n	8000dae <__udivmoddi4+0x122>
 8000da8:	4299      	cmp	r1, r3
 8000daa:	f200 80cd 	bhi.w	8000f48 <__udivmoddi4+0x2bc>
 8000dae:	4684      	mov	ip, r0
 8000db0:	1a59      	subs	r1, r3, r1
 8000db2:	b2a3      	uxth	r3, r4
 8000db4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000dbc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dc0:	fb08 f800 	mul.w	r8, r8, r0
 8000dc4:	45a0      	cmp	r8, r4
 8000dc6:	d907      	bls.n	8000dd8 <__udivmoddi4+0x14c>
 8000dc8:	192c      	adds	r4, r5, r4
 8000dca:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dce:	d202      	bcs.n	8000dd6 <__udivmoddi4+0x14a>
 8000dd0:	45a0      	cmp	r8, r4
 8000dd2:	f200 80b6 	bhi.w	8000f42 <__udivmoddi4+0x2b6>
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	eba4 0408 	sub.w	r4, r4, r8
 8000ddc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000de0:	e79f      	b.n	8000d22 <__udivmoddi4+0x96>
 8000de2:	f1c7 0c20 	rsb	ip, r7, #32
 8000de6:	40bb      	lsls	r3, r7
 8000de8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dec:	ea4e 0e03 	orr.w	lr, lr, r3
 8000df0:	fa01 f407 	lsl.w	r4, r1, r7
 8000df4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000df8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000dfc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e00:	4325      	orrs	r5, r4
 8000e02:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e06:	0c2c      	lsrs	r4, r5, #16
 8000e08:	fb08 3319 	mls	r3, r8, r9, r3
 8000e0c:	fa1f fa8e 	uxth.w	sl, lr
 8000e10:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e14:	fb09 f40a 	mul.w	r4, r9, sl
 8000e18:	429c      	cmp	r4, r3
 8000e1a:	fa02 f207 	lsl.w	r2, r2, r7
 8000e1e:	fa00 f107 	lsl.w	r1, r0, r7
 8000e22:	d90b      	bls.n	8000e3c <__udivmoddi4+0x1b0>
 8000e24:	eb1e 0303 	adds.w	r3, lr, r3
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e2c:	f080 8087 	bcs.w	8000f3e <__udivmoddi4+0x2b2>
 8000e30:	429c      	cmp	r4, r3
 8000e32:	f240 8084 	bls.w	8000f3e <__udivmoddi4+0x2b2>
 8000e36:	f1a9 0902 	sub.w	r9, r9, #2
 8000e3a:	4473      	add	r3, lr
 8000e3c:	1b1b      	subs	r3, r3, r4
 8000e3e:	b2ad      	uxth	r5, r5
 8000e40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e44:	fb08 3310 	mls	r3, r8, r0, r3
 8000e48:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e4c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e50:	45a2      	cmp	sl, r4
 8000e52:	d908      	bls.n	8000e66 <__udivmoddi4+0x1da>
 8000e54:	eb1e 0404 	adds.w	r4, lr, r4
 8000e58:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e5c:	d26b      	bcs.n	8000f36 <__udivmoddi4+0x2aa>
 8000e5e:	45a2      	cmp	sl, r4
 8000e60:	d969      	bls.n	8000f36 <__udivmoddi4+0x2aa>
 8000e62:	3802      	subs	r0, #2
 8000e64:	4474      	add	r4, lr
 8000e66:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	eba4 040a 	sub.w	r4, r4, sl
 8000e72:	454c      	cmp	r4, r9
 8000e74:	46c2      	mov	sl, r8
 8000e76:	464b      	mov	r3, r9
 8000e78:	d354      	bcc.n	8000f24 <__udivmoddi4+0x298>
 8000e7a:	d051      	beq.n	8000f20 <__udivmoddi4+0x294>
 8000e7c:	2e00      	cmp	r6, #0
 8000e7e:	d069      	beq.n	8000f54 <__udivmoddi4+0x2c8>
 8000e80:	ebb1 050a 	subs.w	r5, r1, sl
 8000e84:	eb64 0403 	sbc.w	r4, r4, r3
 8000e88:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e8c:	40fd      	lsrs	r5, r7
 8000e8e:	40fc      	lsrs	r4, r7
 8000e90:	ea4c 0505 	orr.w	r5, ip, r5
 8000e94:	e9c6 5400 	strd	r5, r4, [r6]
 8000e98:	2700      	movs	r7, #0
 8000e9a:	e747      	b.n	8000d2c <__udivmoddi4+0xa0>
 8000e9c:	f1c2 0320 	rsb	r3, r2, #32
 8000ea0:	fa20 f703 	lsr.w	r7, r0, r3
 8000ea4:	4095      	lsls	r5, r2
 8000ea6:	fa01 f002 	lsl.w	r0, r1, r2
 8000eaa:	fa21 f303 	lsr.w	r3, r1, r3
 8000eae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eb2:	4338      	orrs	r0, r7
 8000eb4:	0c01      	lsrs	r1, r0, #16
 8000eb6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000eba:	fa1f f885 	uxth.w	r8, r5
 8000ebe:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ec2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec6:	fb07 f308 	mul.w	r3, r7, r8
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed0:	d907      	bls.n	8000ee2 <__udivmoddi4+0x256>
 8000ed2:	1869      	adds	r1, r5, r1
 8000ed4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000ed8:	d22f      	bcs.n	8000f3a <__udivmoddi4+0x2ae>
 8000eda:	428b      	cmp	r3, r1
 8000edc:	d92d      	bls.n	8000f3a <__udivmoddi4+0x2ae>
 8000ede:	3f02      	subs	r7, #2
 8000ee0:	4429      	add	r1, r5
 8000ee2:	1acb      	subs	r3, r1, r3
 8000ee4:	b281      	uxth	r1, r0
 8000ee6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000eea:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb00 f308 	mul.w	r3, r0, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	d907      	bls.n	8000f0a <__udivmoddi4+0x27e>
 8000efa:	1869      	adds	r1, r5, r1
 8000efc:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f00:	d217      	bcs.n	8000f32 <__udivmoddi4+0x2a6>
 8000f02:	428b      	cmp	r3, r1
 8000f04:	d915      	bls.n	8000f32 <__udivmoddi4+0x2a6>
 8000f06:	3802      	subs	r0, #2
 8000f08:	4429      	add	r1, r5
 8000f0a:	1ac9      	subs	r1, r1, r3
 8000f0c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f10:	e73b      	b.n	8000d8a <__udivmoddi4+0xfe>
 8000f12:	4637      	mov	r7, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e709      	b.n	8000d2c <__udivmoddi4+0xa0>
 8000f18:	4607      	mov	r7, r0
 8000f1a:	e6e7      	b.n	8000cec <__udivmoddi4+0x60>
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x8c>
 8000f20:	4541      	cmp	r1, r8
 8000f22:	d2ab      	bcs.n	8000e7c <__udivmoddi4+0x1f0>
 8000f24:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f28:	eb69 020e 	sbc.w	r2, r9, lr
 8000f2c:	3801      	subs	r0, #1
 8000f2e:	4613      	mov	r3, r2
 8000f30:	e7a4      	b.n	8000e7c <__udivmoddi4+0x1f0>
 8000f32:	4660      	mov	r0, ip
 8000f34:	e7e9      	b.n	8000f0a <__udivmoddi4+0x27e>
 8000f36:	4618      	mov	r0, r3
 8000f38:	e795      	b.n	8000e66 <__udivmoddi4+0x1da>
 8000f3a:	4667      	mov	r7, ip
 8000f3c:	e7d1      	b.n	8000ee2 <__udivmoddi4+0x256>
 8000f3e:	4681      	mov	r9, r0
 8000f40:	e77c      	b.n	8000e3c <__udivmoddi4+0x1b0>
 8000f42:	3802      	subs	r0, #2
 8000f44:	442c      	add	r4, r5
 8000f46:	e747      	b.n	8000dd8 <__udivmoddi4+0x14c>
 8000f48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f4c:	442b      	add	r3, r5
 8000f4e:	e72f      	b.n	8000db0 <__udivmoddi4+0x124>
 8000f50:	4638      	mov	r0, r7
 8000f52:	e708      	b.n	8000d66 <__udivmoddi4+0xda>
 8000f54:	4637      	mov	r7, r6
 8000f56:	e6e9      	b.n	8000d2c <__udivmoddi4+0xa0>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f60:	4b0e      	ldr	r3, [pc, #56]	; (8000f9c <HAL_Init+0x40>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a0d      	ldr	r2, [pc, #52]	; (8000f9c <HAL_Init+0x40>)
 8000f66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f6c:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <HAL_Init+0x40>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a0a      	ldr	r2, [pc, #40]	; (8000f9c <HAL_Init+0x40>)
 8000f72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f78:	4b08      	ldr	r3, [pc, #32]	; (8000f9c <HAL_Init+0x40>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a07      	ldr	r2, [pc, #28]	; (8000f9c <HAL_Init+0x40>)
 8000f7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f84:	2003      	movs	r0, #3
 8000f86:	f000 ff7d 	bl	8001e84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f8a:	2000      	movs	r0, #0
 8000f8c:	f000 f808 	bl	8000fa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f90:	f007 fe18 	bl	8008bc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f94:	2300      	movs	r3, #0
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40023c00 	.word	0x40023c00

08000fa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fa8:	4b12      	ldr	r3, [pc, #72]	; (8000ff4 <HAL_InitTick+0x54>)
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	4b12      	ldr	r3, [pc, #72]	; (8000ff8 <HAL_InitTick+0x58>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f000 ff95 	bl	8001eee <HAL_SYSTICK_Config>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e00e      	b.n	8000fec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	2b0f      	cmp	r3, #15
 8000fd2:	d80a      	bhi.n	8000fea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	6879      	ldr	r1, [r7, #4]
 8000fd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fdc:	f000 ff5d 	bl	8001e9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fe0:	4a06      	ldr	r2, [pc, #24]	; (8000ffc <HAL_InitTick+0x5c>)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	e000      	b.n	8000fec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	20000024 	.word	0x20000024
 8000ff8:	20000004 	.word	0x20000004
 8000ffc:	20000000 	.word	0x20000000

08001000 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001004:	4b06      	ldr	r3, [pc, #24]	; (8001020 <HAL_IncTick+0x20>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	461a      	mov	r2, r3
 800100a:	4b06      	ldr	r3, [pc, #24]	; (8001024 <HAL_IncTick+0x24>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4413      	add	r3, r2
 8001010:	4a04      	ldr	r2, [pc, #16]	; (8001024 <HAL_IncTick+0x24>)
 8001012:	6013      	str	r3, [r2, #0]
}
 8001014:	bf00      	nop
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	20000004 	.word	0x20000004
 8001024:	200000dc 	.word	0x200000dc

08001028 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  return uwTick;
 800102c:	4b03      	ldr	r3, [pc, #12]	; (800103c <HAL_GetTick+0x14>)
 800102e:	681b      	ldr	r3, [r3, #0]
}
 8001030:	4618      	mov	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	200000dc 	.word	0x200000dc

08001040 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001048:	f7ff ffee 	bl	8001028 <HAL_GetTick>
 800104c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001058:	d005      	beq.n	8001066 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800105a:	4b09      	ldr	r3, [pc, #36]	; (8001080 <HAL_Delay+0x40>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	461a      	mov	r2, r3
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	4413      	add	r3, r2
 8001064:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001066:	bf00      	nop
 8001068:	f7ff ffde 	bl	8001028 <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	68fa      	ldr	r2, [r7, #12]
 8001074:	429a      	cmp	r2, r3
 8001076:	d8f7      	bhi.n	8001068 <HAL_Delay+0x28>
  {
  }
}
 8001078:	bf00      	nop
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20000004 	.word	0x20000004

08001084 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800108c:	2300      	movs	r3, #0
 800108e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d101      	bne.n	800109a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001096:	2301      	movs	r3, #1
 8001098:	e033      	b.n	8001102 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d109      	bne.n	80010b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f007 fdb6 	bl	8008c14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2200      	movs	r2, #0
 80010b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ba:	f003 0310 	and.w	r3, r3, #16
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d118      	bne.n	80010f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80010ca:	f023 0302 	bic.w	r3, r3, #2
 80010ce:	f043 0202 	orr.w	r2, r3, #2
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f000 fb80 	bl	80017dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2200      	movs	r2, #0
 80010e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f023 0303 	bic.w	r3, r3, #3
 80010ea:	f043 0201 	orr.w	r2, r3, #1
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	641a      	str	r2, [r3, #64]	; 0x40
 80010f2:	e001      	b.n	80010f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010f4:	2301      	movs	r3, #1
 80010f6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2200      	movs	r2, #0
 80010fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001100:	7bfb      	ldrb	r3, [r7, #15]
}
 8001102:	4618      	mov	r0, r3
 8001104:	3710      	adds	r7, #16
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800110a:	b580      	push	{r7, lr}
 800110c:	b084      	sub	sp, #16
 800110e:	af00      	add	r7, sp, #0
 8001110:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	2300      	movs	r3, #0
 8001118:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f003 0302 	and.w	r3, r3, #2
 8001124:	2b02      	cmp	r3, #2
 8001126:	bf0c      	ite	eq
 8001128:	2301      	moveq	r3, #1
 800112a:	2300      	movne	r3, #0
 800112c:	b2db      	uxtb	r3, r3
 800112e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f003 0320 	and.w	r3, r3, #32
 800113a:	2b20      	cmp	r3, #32
 800113c:	bf0c      	ite	eq
 800113e:	2301      	moveq	r3, #1
 8001140:	2300      	movne	r3, #0
 8001142:	b2db      	uxtb	r3, r3
 8001144:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d049      	beq.n	80011e0 <HAL_ADC_IRQHandler+0xd6>
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d046      	beq.n	80011e0 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001156:	f003 0310 	and.w	r3, r3, #16
 800115a:	2b00      	cmp	r3, #0
 800115c:	d105      	bne.n	800116a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001162:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d12b      	bne.n	80011d0 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800117c:	2b00      	cmp	r3, #0
 800117e:	d127      	bne.n	80011d0 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001186:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800118a:	2b00      	cmp	r3, #0
 800118c:	d006      	beq.n	800119c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001198:	2b00      	cmp	r3, #0
 800119a:	d119      	bne.n	80011d0 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	685a      	ldr	r2, [r3, #4]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f022 0220 	bic.w	r2, r2, #32
 80011aa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d105      	bne.n	80011d0 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c8:	f043 0201 	orr.w	r2, r3, #1
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f007 fcdf 	bl	8008b94 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f06f 0212 	mvn.w	r2, #18
 80011de:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0304 	and.w	r3, r3, #4
 80011ea:	2b04      	cmp	r3, #4
 80011ec:	bf0c      	ite	eq
 80011ee:	2301      	moveq	r3, #1
 80011f0:	2300      	movne	r3, #0
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001200:	2b80      	cmp	r3, #128	; 0x80
 8001202:	bf0c      	ite	eq
 8001204:	2301      	moveq	r3, #1
 8001206:	2300      	movne	r3, #0
 8001208:	b2db      	uxtb	r3, r3
 800120a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d057      	beq.n	80012c2 <HAL_ADC_IRQHandler+0x1b8>
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d054      	beq.n	80012c2 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121c:	f003 0310 	and.w	r3, r3, #16
 8001220:	2b00      	cmp	r3, #0
 8001222:	d105      	bne.n	8001230 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001228:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d139      	bne.n	80012b2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001244:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001248:	2b00      	cmp	r3, #0
 800124a:	d006      	beq.n	800125a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001256:	2b00      	cmp	r3, #0
 8001258:	d12b      	bne.n	80012b2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001264:	2b00      	cmp	r3, #0
 8001266:	d124      	bne.n	80012b2 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001272:	2b00      	cmp	r3, #0
 8001274:	d11d      	bne.n	80012b2 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800127a:	2b00      	cmp	r3, #0
 800127c:	d119      	bne.n	80012b2 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	685a      	ldr	r2, [r3, #4]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800128c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001292:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d105      	bne.n	80012b2 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012aa:	f043 0201 	orr.w	r2, r3, #1
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f000 fc10 	bl	8001ad8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f06f 020c 	mvn.w	r2, #12
 80012c0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 0301 	and.w	r3, r3, #1
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	bf0c      	ite	eq
 80012d0:	2301      	moveq	r3, #1
 80012d2:	2300      	movne	r3, #0
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012e2:	2b40      	cmp	r3, #64	; 0x40
 80012e4:	bf0c      	ite	eq
 80012e6:	2301      	moveq	r3, #1
 80012e8:	2300      	movne	r3, #0
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d017      	beq.n	8001324 <HAL_ADC_IRQHandler+0x21a>
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d014      	beq.n	8001324 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 0301 	and.w	r3, r3, #1
 8001304:	2b01      	cmp	r3, #1
 8001306:	d10d      	bne.n	8001324 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f000 f92b 	bl	8001570 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f06f 0201 	mvn.w	r2, #1
 8001322:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0320 	and.w	r3, r3, #32
 800132e:	2b20      	cmp	r3, #32
 8001330:	bf0c      	ite	eq
 8001332:	2301      	moveq	r3, #1
 8001334:	2300      	movne	r3, #0
 8001336:	b2db      	uxtb	r3, r3
 8001338:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001344:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001348:	bf0c      	ite	eq
 800134a:	2301      	moveq	r3, #1
 800134c:	2300      	movne	r3, #0
 800134e:	b2db      	uxtb	r3, r3
 8001350:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d015      	beq.n	8001384 <HAL_ADC_IRQHandler+0x27a>
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d012      	beq.n	8001384 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001362:	f043 0202 	orr.w	r2, r3, #2
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f06f 0220 	mvn.w	r2, #32
 8001372:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f000 f905 	bl	8001584 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f06f 0220 	mvn.w	r2, #32
 8001382:	601a      	str	r2, [r3, #0]
  }
}
 8001384:	bf00      	nop
 8001386:	3710      	adds	r7, #16
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b086      	sub	sp, #24
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001398:	2300      	movs	r3, #0
 800139a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d101      	bne.n	80013aa <HAL_ADC_Start_DMA+0x1e>
 80013a6:	2302      	movs	r3, #2
 80013a8:	e0cc      	b.n	8001544 <HAL_ADC_Start_DMA+0x1b8>
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	2201      	movs	r2, #1
 80013ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	f003 0301 	and.w	r3, r3, #1
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d018      	beq.n	80013f2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	689a      	ldr	r2, [r3, #8]
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f042 0201 	orr.w	r2, r2, #1
 80013ce:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80013d0:	4b5e      	ldr	r3, [pc, #376]	; (800154c <HAL_ADC_Start_DMA+0x1c0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a5e      	ldr	r2, [pc, #376]	; (8001550 <HAL_ADC_Start_DMA+0x1c4>)
 80013d6:	fba2 2303 	umull	r2, r3, r2, r3
 80013da:	0c9a      	lsrs	r2, r3, #18
 80013dc:	4613      	mov	r3, r2
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	4413      	add	r3, r2
 80013e2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80013e4:	e002      	b.n	80013ec <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	3b01      	subs	r3, #1
 80013ea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d1f9      	bne.n	80013e6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	f003 0301 	and.w	r3, r3, #1
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	f040 80a0 	bne.w	8001542 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001406:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800140a:	f023 0301 	bic.w	r3, r3, #1
 800140e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001420:	2b00      	cmp	r3, #0
 8001422:	d007      	beq.n	8001434 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001428:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800142c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001438:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800143c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001440:	d106      	bne.n	8001450 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001446:	f023 0206 	bic.w	r2, r3, #6
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	645a      	str	r2, [r3, #68]	; 0x44
 800144e:	e002      	b.n	8001456 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2200      	movs	r2, #0
 8001454:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	2200      	movs	r2, #0
 800145a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800145e:	4b3d      	ldr	r3, [pc, #244]	; (8001554 <HAL_ADC_Start_DMA+0x1c8>)
 8001460:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001466:	4a3c      	ldr	r2, [pc, #240]	; (8001558 <HAL_ADC_Start_DMA+0x1cc>)
 8001468:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800146e:	4a3b      	ldr	r2, [pc, #236]	; (800155c <HAL_ADC_Start_DMA+0x1d0>)
 8001470:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001476:	4a3a      	ldr	r2, [pc, #232]	; (8001560 <HAL_ADC_Start_DMA+0x1d4>)
 8001478:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001482:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	685a      	ldr	r2, [r3, #4]
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001492:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	689a      	ldr	r2, [r3, #8]
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80014a2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	334c      	adds	r3, #76	; 0x4c
 80014ae:	4619      	mov	r1, r3
 80014b0:	68ba      	ldr	r2, [r7, #8]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	f000 fdd6 	bl	8002064 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f003 031f 	and.w	r3, r3, #31
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d12a      	bne.n	800151a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a26      	ldr	r2, [pc, #152]	; (8001564 <HAL_ADC_Start_DMA+0x1d8>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d015      	beq.n	80014fa <HAL_ADC_Start_DMA+0x16e>
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a25      	ldr	r2, [pc, #148]	; (8001568 <HAL_ADC_Start_DMA+0x1dc>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d105      	bne.n	80014e4 <HAL_ADC_Start_DMA+0x158>
 80014d8:	4b1e      	ldr	r3, [pc, #120]	; (8001554 <HAL_ADC_Start_DMA+0x1c8>)
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f003 031f 	and.w	r3, r3, #31
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d00a      	beq.n	80014fa <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a20      	ldr	r2, [pc, #128]	; (800156c <HAL_ADC_Start_DMA+0x1e0>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d129      	bne.n	8001542 <HAL_ADC_Start_DMA+0x1b6>
 80014ee:	4b19      	ldr	r3, [pc, #100]	; (8001554 <HAL_ADC_Start_DMA+0x1c8>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f003 031f 	and.w	r3, r3, #31
 80014f6:	2b0f      	cmp	r3, #15
 80014f8:	d823      	bhi.n	8001542 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d11c      	bne.n	8001542 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	689a      	ldr	r2, [r3, #8]
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001516:	609a      	str	r2, [r3, #8]
 8001518:	e013      	b.n	8001542 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a11      	ldr	r2, [pc, #68]	; (8001564 <HAL_ADC_Start_DMA+0x1d8>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d10e      	bne.n	8001542 <HAL_ADC_Start_DMA+0x1b6>
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d107      	bne.n	8001542 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	689a      	ldr	r2, [r3, #8]
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001540:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001542:	2300      	movs	r3, #0
}
 8001544:	4618      	mov	r0, r3
 8001546:	3718      	adds	r7, #24
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	20000024 	.word	0x20000024
 8001550:	431bde83 	.word	0x431bde83
 8001554:	40012300 	.word	0x40012300
 8001558:	080019d5 	.word	0x080019d5
 800155c:	08001a8f 	.word	0x08001a8f
 8001560:	08001aab 	.word	0x08001aab
 8001564:	40012000 	.word	0x40012000
 8001568:	40012100 	.word	0x40012100
 800156c:	40012200 	.word	0x40012200

08001570 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d101      	bne.n	80015b4 <HAL_ADC_ConfigChannel+0x1c>
 80015b0:	2302      	movs	r3, #2
 80015b2:	e105      	b.n	80017c0 <HAL_ADC_ConfigChannel+0x228>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2201      	movs	r2, #1
 80015b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2b09      	cmp	r3, #9
 80015c2:	d925      	bls.n	8001610 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	68d9      	ldr	r1, [r3, #12]
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	461a      	mov	r2, r3
 80015d2:	4613      	mov	r3, r2
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	4413      	add	r3, r2
 80015d8:	3b1e      	subs	r3, #30
 80015da:	2207      	movs	r2, #7
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	43da      	mvns	r2, r3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	400a      	ands	r2, r1
 80015e8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	68d9      	ldr	r1, [r3, #12]
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	689a      	ldr	r2, [r3, #8]
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	4603      	mov	r3, r0
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	4403      	add	r3, r0
 8001602:	3b1e      	subs	r3, #30
 8001604:	409a      	lsls	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	430a      	orrs	r2, r1
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	e022      	b.n	8001656 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6919      	ldr	r1, [r3, #16]
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	b29b      	uxth	r3, r3
 800161c:	461a      	mov	r2, r3
 800161e:	4613      	mov	r3, r2
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	4413      	add	r3, r2
 8001624:	2207      	movs	r2, #7
 8001626:	fa02 f303 	lsl.w	r3, r2, r3
 800162a:	43da      	mvns	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	400a      	ands	r2, r1
 8001632:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	6919      	ldr	r1, [r3, #16]
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	689a      	ldr	r2, [r3, #8]
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	b29b      	uxth	r3, r3
 8001644:	4618      	mov	r0, r3
 8001646:	4603      	mov	r3, r0
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	4403      	add	r3, r0
 800164c:	409a      	lsls	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	430a      	orrs	r2, r1
 8001654:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	2b06      	cmp	r3, #6
 800165c:	d824      	bhi.n	80016a8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685a      	ldr	r2, [r3, #4]
 8001668:	4613      	mov	r3, r2
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	4413      	add	r3, r2
 800166e:	3b05      	subs	r3, #5
 8001670:	221f      	movs	r2, #31
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	43da      	mvns	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	400a      	ands	r2, r1
 800167e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	b29b      	uxth	r3, r3
 800168c:	4618      	mov	r0, r3
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685a      	ldr	r2, [r3, #4]
 8001692:	4613      	mov	r3, r2
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	4413      	add	r3, r2
 8001698:	3b05      	subs	r3, #5
 800169a:	fa00 f203 	lsl.w	r2, r0, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	430a      	orrs	r2, r1
 80016a4:	635a      	str	r2, [r3, #52]	; 0x34
 80016a6:	e04c      	b.n	8001742 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	2b0c      	cmp	r3, #12
 80016ae:	d824      	bhi.n	80016fa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685a      	ldr	r2, [r3, #4]
 80016ba:	4613      	mov	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	4413      	add	r3, r2
 80016c0:	3b23      	subs	r3, #35	; 0x23
 80016c2:	221f      	movs	r2, #31
 80016c4:	fa02 f303 	lsl.w	r3, r2, r3
 80016c8:	43da      	mvns	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	400a      	ands	r2, r1
 80016d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	b29b      	uxth	r3, r3
 80016de:	4618      	mov	r0, r3
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	685a      	ldr	r2, [r3, #4]
 80016e4:	4613      	mov	r3, r2
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	4413      	add	r3, r2
 80016ea:	3b23      	subs	r3, #35	; 0x23
 80016ec:	fa00 f203 	lsl.w	r2, r0, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	430a      	orrs	r2, r1
 80016f6:	631a      	str	r2, [r3, #48]	; 0x30
 80016f8:	e023      	b.n	8001742 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	685a      	ldr	r2, [r3, #4]
 8001704:	4613      	mov	r3, r2
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	4413      	add	r3, r2
 800170a:	3b41      	subs	r3, #65	; 0x41
 800170c:	221f      	movs	r2, #31
 800170e:	fa02 f303 	lsl.w	r3, r2, r3
 8001712:	43da      	mvns	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	400a      	ands	r2, r1
 800171a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	b29b      	uxth	r3, r3
 8001728:	4618      	mov	r0, r3
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685a      	ldr	r2, [r3, #4]
 800172e:	4613      	mov	r3, r2
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	4413      	add	r3, r2
 8001734:	3b41      	subs	r3, #65	; 0x41
 8001736:	fa00 f203 	lsl.w	r2, r0, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	430a      	orrs	r2, r1
 8001740:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001742:	4b22      	ldr	r3, [pc, #136]	; (80017cc <HAL_ADC_ConfigChannel+0x234>)
 8001744:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a21      	ldr	r2, [pc, #132]	; (80017d0 <HAL_ADC_ConfigChannel+0x238>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d109      	bne.n	8001764 <HAL_ADC_ConfigChannel+0x1cc>
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2b12      	cmp	r3, #18
 8001756:	d105      	bne.n	8001764 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a19      	ldr	r2, [pc, #100]	; (80017d0 <HAL_ADC_ConfigChannel+0x238>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d123      	bne.n	80017b6 <HAL_ADC_ConfigChannel+0x21e>
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2b10      	cmp	r3, #16
 8001774:	d003      	beq.n	800177e <HAL_ADC_ConfigChannel+0x1e6>
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2b11      	cmp	r3, #17
 800177c:	d11b      	bne.n	80017b6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2b10      	cmp	r3, #16
 8001790:	d111      	bne.n	80017b6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001792:	4b10      	ldr	r3, [pc, #64]	; (80017d4 <HAL_ADC_ConfigChannel+0x23c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a10      	ldr	r2, [pc, #64]	; (80017d8 <HAL_ADC_ConfigChannel+0x240>)
 8001798:	fba2 2303 	umull	r2, r3, r2, r3
 800179c:	0c9a      	lsrs	r2, r3, #18
 800179e:	4613      	mov	r3, r2
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	4413      	add	r3, r2
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80017a8:	e002      	b.n	80017b0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	3b01      	subs	r3, #1
 80017ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d1f9      	bne.n	80017aa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2200      	movs	r2, #0
 80017ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80017be:	2300      	movs	r3, #0
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	40012300 	.word	0x40012300
 80017d0:	40012000 	.word	0x40012000
 80017d4:	20000024 	.word	0x20000024
 80017d8:	431bde83 	.word	0x431bde83

080017dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80017e4:	4b79      	ldr	r3, [pc, #484]	; (80019cc <ADC_Init+0x1f0>)
 80017e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	685a      	ldr	r2, [r3, #4]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	431a      	orrs	r2, r3
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	685a      	ldr	r2, [r3, #4]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001810:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	6859      	ldr	r1, [r3, #4]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	691b      	ldr	r3, [r3, #16]
 800181c:	021a      	lsls	r2, r3, #8
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	430a      	orrs	r2, r1
 8001824:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	685a      	ldr	r2, [r3, #4]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001834:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	6859      	ldr	r1, [r3, #4]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	689a      	ldr	r2, [r3, #8]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	430a      	orrs	r2, r1
 8001846:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	689a      	ldr	r2, [r3, #8]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001856:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	6899      	ldr	r1, [r3, #8]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	68da      	ldr	r2, [r3, #12]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	430a      	orrs	r2, r1
 8001868:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800186e:	4a58      	ldr	r2, [pc, #352]	; (80019d0 <ADC_Init+0x1f4>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d022      	beq.n	80018ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	689a      	ldr	r2, [r3, #8]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001882:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6899      	ldr	r1, [r3, #8]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	430a      	orrs	r2, r1
 8001894:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	689a      	ldr	r2, [r3, #8]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80018a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	6899      	ldr	r1, [r3, #8]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	430a      	orrs	r2, r1
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	e00f      	b.n	80018da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	689a      	ldr	r2, [r3, #8]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80018c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80018d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	689a      	ldr	r2, [r3, #8]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f022 0202 	bic.w	r2, r2, #2
 80018e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	6899      	ldr	r1, [r3, #8]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	7e1b      	ldrb	r3, [r3, #24]
 80018f4:	005a      	lsls	r2, r3, #1
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	430a      	orrs	r2, r1
 80018fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d01b      	beq.n	8001940 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	685a      	ldr	r2, [r3, #4]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001916:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	685a      	ldr	r2, [r3, #4]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001926:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	6859      	ldr	r1, [r3, #4]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001932:	3b01      	subs	r3, #1
 8001934:	035a      	lsls	r2, r3, #13
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	430a      	orrs	r2, r1
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	e007      	b.n	8001950 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	685a      	ldr	r2, [r3, #4]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800194e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800195e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	69db      	ldr	r3, [r3, #28]
 800196a:	3b01      	subs	r3, #1
 800196c:	051a      	lsls	r2, r3, #20
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	430a      	orrs	r2, r1
 8001974:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	689a      	ldr	r2, [r3, #8]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001984:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	6899      	ldr	r1, [r3, #8]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001992:	025a      	lsls	r2, r3, #9
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	430a      	orrs	r2, r1
 800199a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	689a      	ldr	r2, [r3, #8]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80019aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	6899      	ldr	r1, [r3, #8]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	695b      	ldr	r3, [r3, #20]
 80019b6:	029a      	lsls	r2, r3, #10
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	430a      	orrs	r2, r1
 80019be:	609a      	str	r2, [r3, #8]
}
 80019c0:	bf00      	nop
 80019c2:	3714      	adds	r7, #20
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr
 80019cc:	40012300 	.word	0x40012300
 80019d0:	0f000001 	.word	0x0f000001

080019d4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019e0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d13c      	bne.n	8001a68 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d12b      	bne.n	8001a60 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d127      	bne.n	8001a60 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a16:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d006      	beq.n	8001a2c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d119      	bne.n	8001a60 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	685a      	ldr	r2, [r3, #4]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f022 0220 	bic.w	r2, r2, #32
 8001a3a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d105      	bne.n	8001a60 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a58:	f043 0201 	orr.w	r2, r3, #1
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a60:	68f8      	ldr	r0, [r7, #12]
 8001a62:	f007 f897 	bl	8008b94 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001a66:	e00e      	b.n	8001a86 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6c:	f003 0310 	and.w	r3, r3, #16
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d003      	beq.n	8001a7c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001a74:	68f8      	ldr	r0, [r7, #12]
 8001a76:	f7ff fd85 	bl	8001584 <HAL_ADC_ErrorCallback>
}
 8001a7a:	e004      	b.n	8001a86 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	4798      	blx	r3
}
 8001a86:	bf00      	nop
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b084      	sub	sp, #16
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a9a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001a9c:	68f8      	ldr	r0, [r7, #12]
 8001a9e:	f007 f869 	bl	8008b74 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001aa2:	bf00      	nop
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b084      	sub	sp, #16
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ab6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2240      	movs	r2, #64	; 0x40
 8001abc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac2:	f043 0204 	orr.w	r2, r3, #4
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001aca:	68f8      	ldr	r0, [r7, #12]
 8001acc:	f7ff fd5a 	bl	8001584 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ad0:	bf00      	nop
 8001ad2:	3710      	adds	r7, #16
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001ae0:	bf00      	nop
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d101      	bne.n	8001afe <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e0ed      	b.n	8001cda <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d102      	bne.n	8001b10 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f007 f972 	bl	8008df4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f022 0202 	bic.w	r2, r2, #2
 8001b1e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b20:	f7ff fa82 	bl	8001028 <HAL_GetTick>
 8001b24:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b26:	e012      	b.n	8001b4e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b28:	f7ff fa7e 	bl	8001028 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b0a      	cmp	r3, #10
 8001b34:	d90b      	bls.n	8001b4e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2205      	movs	r2, #5
 8001b46:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e0c5      	b.n	8001cda <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 0302 	and.w	r3, r3, #2
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d1e5      	bne.n	8001b28 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f042 0201 	orr.w	r2, r2, #1
 8001b6a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b6c:	f7ff fa5c 	bl	8001028 <HAL_GetTick>
 8001b70:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b72:	e012      	b.n	8001b9a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b74:	f7ff fa58 	bl	8001028 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	2b0a      	cmp	r3, #10
 8001b80:	d90b      	bls.n	8001b9a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b86:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2205      	movs	r2, #5
 8001b92:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e09f      	b.n	8001cda <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d0e5      	beq.n	8001b74 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	7e1b      	ldrb	r3, [r3, #24]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d108      	bne.n	8001bc2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	e007      	b.n	8001bd2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001bd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	7e5b      	ldrb	r3, [r3, #25]
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d108      	bne.n	8001bec <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	e007      	b.n	8001bfc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001bfa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	7e9b      	ldrb	r3, [r3, #26]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d108      	bne.n	8001c16 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f042 0220 	orr.w	r2, r2, #32
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	e007      	b.n	8001c26 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f022 0220 	bic.w	r2, r2, #32
 8001c24:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	7edb      	ldrb	r3, [r3, #27]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d108      	bne.n	8001c40 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f022 0210 	bic.w	r2, r2, #16
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	e007      	b.n	8001c50 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f042 0210 	orr.w	r2, r2, #16
 8001c4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	7f1b      	ldrb	r3, [r3, #28]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d108      	bne.n	8001c6a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 0208 	orr.w	r2, r2, #8
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	e007      	b.n	8001c7a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f022 0208 	bic.w	r2, r2, #8
 8001c78:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	7f5b      	ldrb	r3, [r3, #29]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d108      	bne.n	8001c94 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f042 0204 	orr.w	r2, r2, #4
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	e007      	b.n	8001ca4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f022 0204 	bic.w	r2, r2, #4
 8001ca2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	431a      	orrs	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	431a      	orrs	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	695b      	ldr	r3, [r3, #20]
 8001cb8:	ea42 0103 	orr.w	r1, r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	1e5a      	subs	r2, r3, #1
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b085      	sub	sp, #20
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f003 0307 	and.w	r3, r3, #7
 8001cf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <__NVIC_SetPriorityGrouping+0x44>)
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cfa:	68ba      	ldr	r2, [r7, #8]
 8001cfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d00:	4013      	ands	r3, r2
 8001d02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d16:	4a04      	ldr	r2, [pc, #16]	; (8001d28 <__NVIC_SetPriorityGrouping+0x44>)
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	60d3      	str	r3, [r2, #12]
}
 8001d1c:	bf00      	nop
 8001d1e:	3714      	adds	r7, #20
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr
 8001d28:	e000ed00 	.word	0xe000ed00

08001d2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d30:	4b04      	ldr	r3, [pc, #16]	; (8001d44 <__NVIC_GetPriorityGrouping+0x18>)
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	0a1b      	lsrs	r3, r3, #8
 8001d36:	f003 0307 	and.w	r3, r3, #7
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000ed00 	.word	0xe000ed00

08001d48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	db0b      	blt.n	8001d72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d5a:	79fb      	ldrb	r3, [r7, #7]
 8001d5c:	f003 021f 	and.w	r2, r3, #31
 8001d60:	4907      	ldr	r1, [pc, #28]	; (8001d80 <__NVIC_EnableIRQ+0x38>)
 8001d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d66:	095b      	lsrs	r3, r3, #5
 8001d68:	2001      	movs	r0, #1
 8001d6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d72:	bf00      	nop
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	e000e100 	.word	0xe000e100

08001d84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	6039      	str	r1, [r7, #0]
 8001d8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	db0a      	blt.n	8001dae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	490c      	ldr	r1, [pc, #48]	; (8001dd0 <__NVIC_SetPriority+0x4c>)
 8001d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da2:	0112      	lsls	r2, r2, #4
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	440b      	add	r3, r1
 8001da8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dac:	e00a      	b.n	8001dc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	4908      	ldr	r1, [pc, #32]	; (8001dd4 <__NVIC_SetPriority+0x50>)
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	f003 030f 	and.w	r3, r3, #15
 8001dba:	3b04      	subs	r3, #4
 8001dbc:	0112      	lsls	r2, r2, #4
 8001dbe:	b2d2      	uxtb	r2, r2
 8001dc0:	440b      	add	r3, r1
 8001dc2:	761a      	strb	r2, [r3, #24]
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	e000e100 	.word	0xe000e100
 8001dd4:	e000ed00 	.word	0xe000ed00

08001dd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b089      	sub	sp, #36	; 0x24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f003 0307 	and.w	r3, r3, #7
 8001dea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f1c3 0307 	rsb	r3, r3, #7
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	bf28      	it	cs
 8001df6:	2304      	movcs	r3, #4
 8001df8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	3304      	adds	r3, #4
 8001dfe:	2b06      	cmp	r3, #6
 8001e00:	d902      	bls.n	8001e08 <NVIC_EncodePriority+0x30>
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	3b03      	subs	r3, #3
 8001e06:	e000      	b.n	8001e0a <NVIC_EncodePriority+0x32>
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	43da      	mvns	r2, r3
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	401a      	ands	r2, r3
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e20:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2a:	43d9      	mvns	r1, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e30:	4313      	orrs	r3, r2
         );
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3724      	adds	r7, #36	; 0x24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
	...

08001e40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e50:	d301      	bcc.n	8001e56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e52:	2301      	movs	r3, #1
 8001e54:	e00f      	b.n	8001e76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e56:	4a0a      	ldr	r2, [pc, #40]	; (8001e80 <SysTick_Config+0x40>)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e5e:	210f      	movs	r1, #15
 8001e60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e64:	f7ff ff8e 	bl	8001d84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e68:	4b05      	ldr	r3, [pc, #20]	; (8001e80 <SysTick_Config+0x40>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e6e:	4b04      	ldr	r3, [pc, #16]	; (8001e80 <SysTick_Config+0x40>)
 8001e70:	2207      	movs	r2, #7
 8001e72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	e000e010 	.word	0xe000e010

08001e84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f7ff ff29 	bl	8001ce4 <__NVIC_SetPriorityGrouping>
}
 8001e92:	bf00      	nop
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b086      	sub	sp, #24
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	60b9      	str	r1, [r7, #8]
 8001ea4:	607a      	str	r2, [r7, #4]
 8001ea6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001eac:	f7ff ff3e 	bl	8001d2c <__NVIC_GetPriorityGrouping>
 8001eb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	68b9      	ldr	r1, [r7, #8]
 8001eb6:	6978      	ldr	r0, [r7, #20]
 8001eb8:	f7ff ff8e 	bl	8001dd8 <NVIC_EncodePriority>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ec2:	4611      	mov	r1, r2
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff ff5d 	bl	8001d84 <__NVIC_SetPriority>
}
 8001eca:	bf00      	nop
 8001ecc:	3718      	adds	r7, #24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b082      	sub	sp, #8
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	4603      	mov	r3, r0
 8001eda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff ff31 	bl	8001d48 <__NVIC_EnableIRQ>
}
 8001ee6:	bf00      	nop
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b082      	sub	sp, #8
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7ff ffa2 	bl	8001e40 <SysTick_Config>
 8001efc:	4603      	mov	r3, r0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001f14:	f7ff f888 	bl	8001028 <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e099      	b.n	8002058 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2202      	movs	r2, #2
 8001f30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f022 0201 	bic.w	r2, r2, #1
 8001f42:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f44:	e00f      	b.n	8001f66 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f46:	f7ff f86f 	bl	8001028 <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	2b05      	cmp	r3, #5
 8001f52:	d908      	bls.n	8001f66 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2220      	movs	r2, #32
 8001f58:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2203      	movs	r2, #3
 8001f5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e078      	b.n	8002058 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0301 	and.w	r3, r3, #1
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1e8      	bne.n	8001f46 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f7c:	697a      	ldr	r2, [r7, #20]
 8001f7e:	4b38      	ldr	r3, [pc, #224]	; (8002060 <HAL_DMA_Init+0x158>)
 8001f80:	4013      	ands	r3, r2
 8001f82:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685a      	ldr	r2, [r3, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f92:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	691b      	ldr	r3, [r3, #16]
 8001f98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001faa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a1b      	ldr	r3, [r3, #32]
 8001fb0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fbc:	2b04      	cmp	r3, #4
 8001fbe:	d107      	bne.n	8001fd0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	697a      	ldr	r2, [r7, #20]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	697a      	ldr	r2, [r7, #20]
 8001fd6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	f023 0307 	bic.w	r3, r3, #7
 8001fe6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fec:	697a      	ldr	r2, [r7, #20]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff6:	2b04      	cmp	r3, #4
 8001ff8:	d117      	bne.n	800202a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffe:	697a      	ldr	r2, [r7, #20]
 8002000:	4313      	orrs	r3, r2
 8002002:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002008:	2b00      	cmp	r3, #0
 800200a:	d00e      	beq.n	800202a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f000 fae5 	bl	80025dc <DMA_CheckFifoParam>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d008      	beq.n	800202a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2240      	movs	r2, #64	; 0x40
 800201c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2201      	movs	r2, #1
 8002022:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002026:	2301      	movs	r3, #1
 8002028:	e016      	b.n	8002058 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	697a      	ldr	r2, [r7, #20]
 8002030:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 fa9c 	bl	8002570 <DMA_CalcBaseAndBitshift>
 8002038:	4603      	mov	r3, r0
 800203a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002040:	223f      	movs	r2, #63	; 0x3f
 8002042:	409a      	lsls	r2, r3
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	f010803f 	.word	0xf010803f

08002064 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
 8002070:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002072:	2300      	movs	r3, #0
 8002074:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800207a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002082:	2b01      	cmp	r3, #1
 8002084:	d101      	bne.n	800208a <HAL_DMA_Start_IT+0x26>
 8002086:	2302      	movs	r3, #2
 8002088:	e040      	b.n	800210c <HAL_DMA_Start_IT+0xa8>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2201      	movs	r2, #1
 800208e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b01      	cmp	r3, #1
 800209c:	d12f      	bne.n	80020fe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2202      	movs	r2, #2
 80020a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2200      	movs	r2, #0
 80020aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	68b9      	ldr	r1, [r7, #8]
 80020b2:	68f8      	ldr	r0, [r7, #12]
 80020b4:	f000 fa2e 	bl	8002514 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020bc:	223f      	movs	r2, #63	; 0x3f
 80020be:	409a      	lsls	r2, r3
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f042 0216 	orr.w	r2, r2, #22
 80020d2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d007      	beq.n	80020ec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f042 0208 	orr.w	r2, r2, #8
 80020ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f042 0201 	orr.w	r2, r2, #1
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	e005      	b.n	800210a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002106:	2302      	movs	r3, #2
 8002108:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800210a:	7dfb      	ldrb	r3, [r7, #23]
}
 800210c:	4618      	mov	r0, r3
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002122:	b2db      	uxtb	r3, r3
 8002124:	2b02      	cmp	r3, #2
 8002126:	d004      	beq.n	8002132 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2280      	movs	r2, #128	; 0x80
 800212c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e00c      	b.n	800214c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2205      	movs	r2, #5
 8002136:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f022 0201 	bic.w	r2, r2, #1
 8002148:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800214a:	2300      	movs	r3, #0
}
 800214c:	4618      	mov	r0, r3
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002160:	2300      	movs	r3, #0
 8002162:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002164:	4b92      	ldr	r3, [pc, #584]	; (80023b0 <HAL_DMA_IRQHandler+0x258>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a92      	ldr	r2, [pc, #584]	; (80023b4 <HAL_DMA_IRQHandler+0x25c>)
 800216a:	fba2 2303 	umull	r2, r3, r2, r3
 800216e:	0a9b      	lsrs	r3, r3, #10
 8002170:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002176:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002182:	2208      	movs	r2, #8
 8002184:	409a      	lsls	r2, r3
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	4013      	ands	r3, r2
 800218a:	2b00      	cmp	r3, #0
 800218c:	d01a      	beq.n	80021c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0304 	and.w	r3, r3, #4
 8002198:	2b00      	cmp	r3, #0
 800219a:	d013      	beq.n	80021c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 0204 	bic.w	r2, r2, #4
 80021aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021b0:	2208      	movs	r2, #8
 80021b2:	409a      	lsls	r2, r3
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021bc:	f043 0201 	orr.w	r2, r3, #1
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c8:	2201      	movs	r2, #1
 80021ca:	409a      	lsls	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	4013      	ands	r3, r2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d012      	beq.n	80021fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d00b      	beq.n	80021fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021e6:	2201      	movs	r2, #1
 80021e8:	409a      	lsls	r2, r3
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021f2:	f043 0202 	orr.w	r2, r3, #2
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021fe:	2204      	movs	r2, #4
 8002200:	409a      	lsls	r2, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	4013      	ands	r3, r2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d012      	beq.n	8002230 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0302 	and.w	r3, r3, #2
 8002214:	2b00      	cmp	r3, #0
 8002216:	d00b      	beq.n	8002230 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800221c:	2204      	movs	r2, #4
 800221e:	409a      	lsls	r2, r3
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002228:	f043 0204 	orr.w	r2, r3, #4
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002234:	2210      	movs	r2, #16
 8002236:	409a      	lsls	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	4013      	ands	r3, r2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d043      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0308 	and.w	r3, r3, #8
 800224a:	2b00      	cmp	r3, #0
 800224c:	d03c      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002252:	2210      	movs	r2, #16
 8002254:	409a      	lsls	r2, r3
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d018      	beq.n	800229a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d108      	bne.n	8002288 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	2b00      	cmp	r3, #0
 800227c:	d024      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	4798      	blx	r3
 8002286:	e01f      	b.n	80022c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800228c:	2b00      	cmp	r3, #0
 800228e:	d01b      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	4798      	blx	r3
 8002298:	e016      	b.n	80022c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d107      	bne.n	80022b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f022 0208 	bic.w	r2, r2, #8
 80022b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d003      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022cc:	2220      	movs	r2, #32
 80022ce:	409a      	lsls	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	4013      	ands	r3, r2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	f000 808e 	beq.w	80023f6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0310 	and.w	r3, r3, #16
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	f000 8086 	beq.w	80023f6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ee:	2220      	movs	r2, #32
 80022f0:	409a      	lsls	r2, r3
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b05      	cmp	r3, #5
 8002300:	d136      	bne.n	8002370 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f022 0216 	bic.w	r2, r2, #22
 8002310:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	695a      	ldr	r2, [r3, #20]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002320:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002326:	2b00      	cmp	r3, #0
 8002328:	d103      	bne.n	8002332 <HAL_DMA_IRQHandler+0x1da>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800232e:	2b00      	cmp	r3, #0
 8002330:	d007      	beq.n	8002342 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f022 0208 	bic.w	r2, r2, #8
 8002340:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002346:	223f      	movs	r2, #63	; 0x3f
 8002348:	409a      	lsls	r2, r3
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2201      	movs	r2, #1
 800235a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002362:	2b00      	cmp	r3, #0
 8002364:	d07d      	beq.n	8002462 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	4798      	blx	r3
        }
        return;
 800236e:	e078      	b.n	8002462 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d01c      	beq.n	80023b8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d108      	bne.n	800239e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002390:	2b00      	cmp	r3, #0
 8002392:	d030      	beq.n	80023f6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	4798      	blx	r3
 800239c:	e02b      	b.n	80023f6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d027      	beq.n	80023f6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	4798      	blx	r3
 80023ae:	e022      	b.n	80023f6 <HAL_DMA_IRQHandler+0x29e>
 80023b0:	20000024 	.word	0x20000024
 80023b4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d10f      	bne.n	80023e6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f022 0210 	bic.w	r2, r2, #16
 80023d4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2200      	movs	r2, #0
 80023da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2201      	movs	r2, #1
 80023e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d003      	beq.n	80023f6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d032      	beq.n	8002464 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b00      	cmp	r3, #0
 8002408:	d022      	beq.n	8002450 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2205      	movs	r2, #5
 800240e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 0201 	bic.w	r2, r2, #1
 8002420:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	3301      	adds	r3, #1
 8002426:	60bb      	str	r3, [r7, #8]
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	429a      	cmp	r2, r3
 800242c:	d307      	bcc.n	800243e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	2b00      	cmp	r3, #0
 800243a:	d1f2      	bne.n	8002422 <HAL_DMA_IRQHandler+0x2ca>
 800243c:	e000      	b.n	8002440 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800243e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2201      	movs	r2, #1
 800244c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002454:	2b00      	cmp	r3, #0
 8002456:	d005      	beq.n	8002464 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	4798      	blx	r3
 8002460:	e000      	b.n	8002464 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002462:	bf00      	nop
    }
  }
}
 8002464:	3718      	adds	r7, #24
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop

0800246c <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 800246c:	b480      	push	{r7}
 800246e:	b087      	sub	sp, #28
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	460b      	mov	r3, r1
 8002476:	607a      	str	r2, [r7, #4]
 8002478:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 800247a:	2300      	movs	r3, #0
 800247c:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002484:	2b01      	cmp	r3, #1
 8002486:	d101      	bne.n	800248c <HAL_DMA_RegisterCallback+0x20>
 8002488:	2302      	movs	r3, #2
 800248a:	e03c      	b.n	8002506 <HAL_DMA_RegisterCallback+0x9a>
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2201      	movs	r2, #1
 8002490:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800249a:	b2db      	uxtb	r3, r3
 800249c:	2b01      	cmp	r3, #1
 800249e:	d129      	bne.n	80024f4 <HAL_DMA_RegisterCallback+0x88>
  {
    switch (CallbackID)
 80024a0:	7afb      	ldrb	r3, [r7, #11]
 80024a2:	2b05      	cmp	r3, #5
 80024a4:	d829      	bhi.n	80024fa <HAL_DMA_RegisterCallback+0x8e>
 80024a6:	a201      	add	r2, pc, #4	; (adr r2, 80024ac <HAL_DMA_RegisterCallback+0x40>)
 80024a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ac:	080024c5 	.word	0x080024c5
 80024b0:	080024cd 	.word	0x080024cd
 80024b4:	080024d5 	.word	0x080024d5
 80024b8:	080024dd 	.word	0x080024dd
 80024bc:	080024e5 	.word	0x080024e5
 80024c0:	080024ed 	.word	0x080024ed
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 80024ca:	e017      	b.n	80024fc <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80024d2:	e013      	b.n	80024fc <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 80024da:	e00f      	b.n	80024fc <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 80024e2:	e00b      	b.n	80024fc <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 80024ea:	e007      	b.n	80024fc <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80024f2:	e003      	b.n	80024fc <HAL_DMA_RegisterCallback+0x90>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	75fb      	strb	r3, [r7, #23]
 80024f8:	e000      	b.n	80024fc <HAL_DMA_RegisterCallback+0x90>
      break;
 80024fa:	bf00      	nop
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 8002504:	7dfb      	ldrb	r3, [r7, #23]
}
 8002506:	4618      	mov	r0, r3
 8002508:	371c      	adds	r7, #28
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop

08002514 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002514:	b480      	push	{r7}
 8002516:	b085      	sub	sp, #20
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
 8002520:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002530:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	683a      	ldr	r2, [r7, #0]
 8002538:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	2b40      	cmp	r3, #64	; 0x40
 8002540:	d108      	bne.n	8002554 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002552:	e007      	b.n	8002564 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	60da      	str	r2, [r3, #12]
}
 8002564:	bf00      	nop
 8002566:	3714      	adds	r7, #20
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	b2db      	uxtb	r3, r3
 800257e:	3b10      	subs	r3, #16
 8002580:	4a14      	ldr	r2, [pc, #80]	; (80025d4 <DMA_CalcBaseAndBitshift+0x64>)
 8002582:	fba2 2303 	umull	r2, r3, r2, r3
 8002586:	091b      	lsrs	r3, r3, #4
 8002588:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800258a:	4a13      	ldr	r2, [pc, #76]	; (80025d8 <DMA_CalcBaseAndBitshift+0x68>)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	4413      	add	r3, r2
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	461a      	mov	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2b03      	cmp	r3, #3
 800259c:	d909      	bls.n	80025b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80025a6:	f023 0303 	bic.w	r3, r3, #3
 80025aa:	1d1a      	adds	r2, r3, #4
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	659a      	str	r2, [r3, #88]	; 0x58
 80025b0:	e007      	b.n	80025c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80025ba:	f023 0303 	bic.w	r3, r3, #3
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3714      	adds	r7, #20
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	aaaaaaab 	.word	0xaaaaaaab
 80025d8:	0800b03c 	.word	0x0800b03c

080025dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025e4:	2300      	movs	r3, #0
 80025e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d11f      	bne.n	8002636 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	2b03      	cmp	r3, #3
 80025fa:	d855      	bhi.n	80026a8 <DMA_CheckFifoParam+0xcc>
 80025fc:	a201      	add	r2, pc, #4	; (adr r2, 8002604 <DMA_CheckFifoParam+0x28>)
 80025fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002602:	bf00      	nop
 8002604:	08002615 	.word	0x08002615
 8002608:	08002627 	.word	0x08002627
 800260c:	08002615 	.word	0x08002615
 8002610:	080026a9 	.word	0x080026a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002618:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d045      	beq.n	80026ac <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002624:	e042      	b.n	80026ac <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800262a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800262e:	d13f      	bne.n	80026b0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002634:	e03c      	b.n	80026b0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800263e:	d121      	bne.n	8002684 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	2b03      	cmp	r3, #3
 8002644:	d836      	bhi.n	80026b4 <DMA_CheckFifoParam+0xd8>
 8002646:	a201      	add	r2, pc, #4	; (adr r2, 800264c <DMA_CheckFifoParam+0x70>)
 8002648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800264c:	0800265d 	.word	0x0800265d
 8002650:	08002663 	.word	0x08002663
 8002654:	0800265d 	.word	0x0800265d
 8002658:	08002675 	.word	0x08002675
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	73fb      	strb	r3, [r7, #15]
      break;
 8002660:	e02f      	b.n	80026c2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002666:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d024      	beq.n	80026b8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002672:	e021      	b.n	80026b8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002678:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800267c:	d11e      	bne.n	80026bc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002682:	e01b      	b.n	80026bc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	2b02      	cmp	r3, #2
 8002688:	d902      	bls.n	8002690 <DMA_CheckFifoParam+0xb4>
 800268a:	2b03      	cmp	r3, #3
 800268c:	d003      	beq.n	8002696 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800268e:	e018      	b.n	80026c2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	73fb      	strb	r3, [r7, #15]
      break;
 8002694:	e015      	b.n	80026c2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d00e      	beq.n	80026c0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	73fb      	strb	r3, [r7, #15]
      break;
 80026a6:	e00b      	b.n	80026c0 <DMA_CheckFifoParam+0xe4>
      break;
 80026a8:	bf00      	nop
 80026aa:	e00a      	b.n	80026c2 <DMA_CheckFifoParam+0xe6>
      break;
 80026ac:	bf00      	nop
 80026ae:	e008      	b.n	80026c2 <DMA_CheckFifoParam+0xe6>
      break;
 80026b0:	bf00      	nop
 80026b2:	e006      	b.n	80026c2 <DMA_CheckFifoParam+0xe6>
      break;
 80026b4:	bf00      	nop
 80026b6:	e004      	b.n	80026c2 <DMA_CheckFifoParam+0xe6>
      break;
 80026b8:	bf00      	nop
 80026ba:	e002      	b.n	80026c2 <DMA_CheckFifoParam+0xe6>
      break;   
 80026bc:	bf00      	nop
 80026be:	e000      	b.n	80026c2 <DMA_CheckFifoParam+0xe6>
      break;
 80026c0:	bf00      	nop
    }
  } 
  
  return status; 
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3714      	adds	r7, #20
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b089      	sub	sp, #36	; 0x24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026da:	2300      	movs	r3, #0
 80026dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026e6:	2300      	movs	r3, #0
 80026e8:	61fb      	str	r3, [r7, #28]
 80026ea:	e16b      	b.n	80029c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026ec:	2201      	movs	r2, #1
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	4013      	ands	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	429a      	cmp	r2, r3
 8002706:	f040 815a 	bne.w	80029be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d00b      	beq.n	800272a <HAL_GPIO_Init+0x5a>
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b02      	cmp	r3, #2
 8002718:	d007      	beq.n	800272a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800271e:	2b11      	cmp	r3, #17
 8002720:	d003      	beq.n	800272a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b12      	cmp	r3, #18
 8002728:	d130      	bne.n	800278c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	2203      	movs	r2, #3
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	43db      	mvns	r3, r3
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	4013      	ands	r3, r2
 8002740:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	68da      	ldr	r2, [r3, #12]
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	fa02 f303 	lsl.w	r3, r2, r3
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	4313      	orrs	r3, r2
 8002752:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002760:	2201      	movs	r2, #1
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	43db      	mvns	r3, r3
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	4013      	ands	r3, r2
 800276e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	091b      	lsrs	r3, r3, #4
 8002776:	f003 0201 	and.w	r2, r3, #1
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	4313      	orrs	r3, r2
 8002784:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	2203      	movs	r2, #3
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	4013      	ands	r3, r2
 80027a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	69ba      	ldr	r2, [r7, #24]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d003      	beq.n	80027cc <HAL_GPIO_Init+0xfc>
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	2b12      	cmp	r3, #18
 80027ca:	d123      	bne.n	8002814 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	08da      	lsrs	r2, r3, #3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	3208      	adds	r2, #8
 80027d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	220f      	movs	r2, #15
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	43db      	mvns	r3, r3
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	4013      	ands	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	691a      	ldr	r2, [r3, #16]
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	f003 0307 	and.w	r3, r3, #7
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4313      	orrs	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	08da      	lsrs	r2, r3, #3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	3208      	adds	r2, #8
 800280e:	69b9      	ldr	r1, [r7, #24]
 8002810:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	2203      	movs	r2, #3
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43db      	mvns	r3, r3
 8002826:	69ba      	ldr	r2, [r7, #24]
 8002828:	4013      	ands	r3, r2
 800282a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f003 0203 	and.w	r2, r3, #3
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4313      	orrs	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002850:	2b00      	cmp	r3, #0
 8002852:	f000 80b4 	beq.w	80029be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	60fb      	str	r3, [r7, #12]
 800285a:	4b5f      	ldr	r3, [pc, #380]	; (80029d8 <HAL_GPIO_Init+0x308>)
 800285c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285e:	4a5e      	ldr	r2, [pc, #376]	; (80029d8 <HAL_GPIO_Init+0x308>)
 8002860:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002864:	6453      	str	r3, [r2, #68]	; 0x44
 8002866:	4b5c      	ldr	r3, [pc, #368]	; (80029d8 <HAL_GPIO_Init+0x308>)
 8002868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800286e:	60fb      	str	r3, [r7, #12]
 8002870:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002872:	4a5a      	ldr	r2, [pc, #360]	; (80029dc <HAL_GPIO_Init+0x30c>)
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	089b      	lsrs	r3, r3, #2
 8002878:	3302      	adds	r3, #2
 800287a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800287e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	f003 0303 	and.w	r3, r3, #3
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	220f      	movs	r2, #15
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	43db      	mvns	r3, r3
 8002890:	69ba      	ldr	r2, [r7, #24]
 8002892:	4013      	ands	r3, r2
 8002894:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a51      	ldr	r2, [pc, #324]	; (80029e0 <HAL_GPIO_Init+0x310>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d02b      	beq.n	80028f6 <HAL_GPIO_Init+0x226>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a50      	ldr	r2, [pc, #320]	; (80029e4 <HAL_GPIO_Init+0x314>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d025      	beq.n	80028f2 <HAL_GPIO_Init+0x222>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a4f      	ldr	r2, [pc, #316]	; (80029e8 <HAL_GPIO_Init+0x318>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d01f      	beq.n	80028ee <HAL_GPIO_Init+0x21e>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a4e      	ldr	r2, [pc, #312]	; (80029ec <HAL_GPIO_Init+0x31c>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d019      	beq.n	80028ea <HAL_GPIO_Init+0x21a>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a4d      	ldr	r2, [pc, #308]	; (80029f0 <HAL_GPIO_Init+0x320>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d013      	beq.n	80028e6 <HAL_GPIO_Init+0x216>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a4c      	ldr	r2, [pc, #304]	; (80029f4 <HAL_GPIO_Init+0x324>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d00d      	beq.n	80028e2 <HAL_GPIO_Init+0x212>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a4b      	ldr	r2, [pc, #300]	; (80029f8 <HAL_GPIO_Init+0x328>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d007      	beq.n	80028de <HAL_GPIO_Init+0x20e>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a4a      	ldr	r2, [pc, #296]	; (80029fc <HAL_GPIO_Init+0x32c>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d101      	bne.n	80028da <HAL_GPIO_Init+0x20a>
 80028d6:	2307      	movs	r3, #7
 80028d8:	e00e      	b.n	80028f8 <HAL_GPIO_Init+0x228>
 80028da:	2308      	movs	r3, #8
 80028dc:	e00c      	b.n	80028f8 <HAL_GPIO_Init+0x228>
 80028de:	2306      	movs	r3, #6
 80028e0:	e00a      	b.n	80028f8 <HAL_GPIO_Init+0x228>
 80028e2:	2305      	movs	r3, #5
 80028e4:	e008      	b.n	80028f8 <HAL_GPIO_Init+0x228>
 80028e6:	2304      	movs	r3, #4
 80028e8:	e006      	b.n	80028f8 <HAL_GPIO_Init+0x228>
 80028ea:	2303      	movs	r3, #3
 80028ec:	e004      	b.n	80028f8 <HAL_GPIO_Init+0x228>
 80028ee:	2302      	movs	r3, #2
 80028f0:	e002      	b.n	80028f8 <HAL_GPIO_Init+0x228>
 80028f2:	2301      	movs	r3, #1
 80028f4:	e000      	b.n	80028f8 <HAL_GPIO_Init+0x228>
 80028f6:	2300      	movs	r3, #0
 80028f8:	69fa      	ldr	r2, [r7, #28]
 80028fa:	f002 0203 	and.w	r2, r2, #3
 80028fe:	0092      	lsls	r2, r2, #2
 8002900:	4093      	lsls	r3, r2
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	4313      	orrs	r3, r2
 8002906:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002908:	4934      	ldr	r1, [pc, #208]	; (80029dc <HAL_GPIO_Init+0x30c>)
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	089b      	lsrs	r3, r3, #2
 800290e:	3302      	adds	r3, #2
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002916:	4b3a      	ldr	r3, [pc, #232]	; (8002a00 <HAL_GPIO_Init+0x330>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	43db      	mvns	r3, r3
 8002920:	69ba      	ldr	r2, [r7, #24]
 8002922:	4013      	ands	r3, r2
 8002924:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d003      	beq.n	800293a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	4313      	orrs	r3, r2
 8002938:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800293a:	4a31      	ldr	r2, [pc, #196]	; (8002a00 <HAL_GPIO_Init+0x330>)
 800293c:	69bb      	ldr	r3, [r7, #24]
 800293e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002940:	4b2f      	ldr	r3, [pc, #188]	; (8002a00 <HAL_GPIO_Init+0x330>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	43db      	mvns	r3, r3
 800294a:	69ba      	ldr	r2, [r7, #24]
 800294c:	4013      	ands	r3, r2
 800294e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d003      	beq.n	8002964 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	4313      	orrs	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002964:	4a26      	ldr	r2, [pc, #152]	; (8002a00 <HAL_GPIO_Init+0x330>)
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800296a:	4b25      	ldr	r3, [pc, #148]	; (8002a00 <HAL_GPIO_Init+0x330>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	43db      	mvns	r3, r3
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	4013      	ands	r3, r2
 8002978:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d003      	beq.n	800298e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	4313      	orrs	r3, r2
 800298c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800298e:	4a1c      	ldr	r2, [pc, #112]	; (8002a00 <HAL_GPIO_Init+0x330>)
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002994:	4b1a      	ldr	r3, [pc, #104]	; (8002a00 <HAL_GPIO_Init+0x330>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	43db      	mvns	r3, r3
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	4013      	ands	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d003      	beq.n	80029b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029b0:	69ba      	ldr	r2, [r7, #24]
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029b8:	4a11      	ldr	r2, [pc, #68]	; (8002a00 <HAL_GPIO_Init+0x330>)
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	3301      	adds	r3, #1
 80029c2:	61fb      	str	r3, [r7, #28]
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	2b0f      	cmp	r3, #15
 80029c8:	f67f ae90 	bls.w	80026ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029cc:	bf00      	nop
 80029ce:	3724      	adds	r7, #36	; 0x24
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	40023800 	.word	0x40023800
 80029dc:	40013800 	.word	0x40013800
 80029e0:	40020000 	.word	0x40020000
 80029e4:	40020400 	.word	0x40020400
 80029e8:	40020800 	.word	0x40020800
 80029ec:	40020c00 	.word	0x40020c00
 80029f0:	40021000 	.word	0x40021000
 80029f4:	40021400 	.word	0x40021400
 80029f8:	40021800 	.word	0x40021800
 80029fc:	40021c00 	.word	0x40021c00
 8002a00:	40013c00 	.word	0x40013c00

08002a04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	807b      	strh	r3, [r7, #2]
 8002a10:	4613      	mov	r3, r2
 8002a12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a14:	787b      	ldrb	r3, [r7, #1]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a1a:	887a      	ldrh	r2, [r7, #2]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a20:	e003      	b.n	8002a2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a22:	887b      	ldrh	r3, [r7, #2]
 8002a24:	041a      	lsls	r2, r3, #16
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	619a      	str	r2, [r3, #24]
}
 8002a2a:	bf00      	nop
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b083      	sub	sp, #12
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
 8002a3e:	460b      	mov	r3, r1
 8002a40:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	695a      	ldr	r2, [r3, #20]
 8002a46:	887b      	ldrh	r3, [r7, #2]
 8002a48:	401a      	ands	r2, r3
 8002a4a:	887b      	ldrh	r3, [r7, #2]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d104      	bne.n	8002a5a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002a50:	887b      	ldrh	r3, [r7, #2]
 8002a52:	041a      	lsls	r2, r3, #16
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002a58:	e002      	b.n	8002a60 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002a5a:	887a      	ldrh	r2, [r7, #2]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	619a      	str	r2, [r3, #24]
}
 8002a60:	bf00      	nop
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4603      	mov	r3, r0
 8002a74:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002a76:	4b08      	ldr	r3, [pc, #32]	; (8002a98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a78:	695a      	ldr	r2, [r3, #20]
 8002a7a:	88fb      	ldrh	r3, [r7, #6]
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d006      	beq.n	8002a90 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a82:	4a05      	ldr	r2, [pc, #20]	; (8002a98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a84:	88fb      	ldrh	r3, [r7, #6]
 8002a86:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a88:	88fb      	ldrh	r3, [r7, #6]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f005 fdac 	bl	80085e8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a90:	bf00      	nop
 8002a92:	3708      	adds	r7, #8
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40013c00 	.word	0x40013c00

08002a9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d101      	bne.n	8002aae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e11f      	b.n	8002cee <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d106      	bne.n	8002ac8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f006 f9de 	bl	8008e84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2224      	movs	r2, #36	; 0x24
 8002acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0201 	bic.w	r2, r2, #1
 8002ade:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002aee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002afe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b00:	f001 fb8e 	bl	8004220 <HAL_RCC_GetPCLK1Freq>
 8002b04:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	4a7b      	ldr	r2, [pc, #492]	; (8002cf8 <HAL_I2C_Init+0x25c>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d807      	bhi.n	8002b20 <HAL_I2C_Init+0x84>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	4a7a      	ldr	r2, [pc, #488]	; (8002cfc <HAL_I2C_Init+0x260>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	bf94      	ite	ls
 8002b18:	2301      	movls	r3, #1
 8002b1a:	2300      	movhi	r3, #0
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	e006      	b.n	8002b2e <HAL_I2C_Init+0x92>
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	4a77      	ldr	r2, [pc, #476]	; (8002d00 <HAL_I2C_Init+0x264>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	bf94      	ite	ls
 8002b28:	2301      	movls	r3, #1
 8002b2a:	2300      	movhi	r3, #0
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e0db      	b.n	8002cee <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	4a72      	ldr	r2, [pc, #456]	; (8002d04 <HAL_I2C_Init+0x268>)
 8002b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3e:	0c9b      	lsrs	r3, r3, #18
 8002b40:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	68ba      	ldr	r2, [r7, #8]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	6a1b      	ldr	r3, [r3, #32]
 8002b5c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	4a64      	ldr	r2, [pc, #400]	; (8002cf8 <HAL_I2C_Init+0x25c>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d802      	bhi.n	8002b70 <HAL_I2C_Init+0xd4>
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	e009      	b.n	8002b84 <HAL_I2C_Init+0xe8>
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b76:	fb02 f303 	mul.w	r3, r2, r3
 8002b7a:	4a63      	ldr	r2, [pc, #396]	; (8002d08 <HAL_I2C_Init+0x26c>)
 8002b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b80:	099b      	lsrs	r3, r3, #6
 8002b82:	3301      	adds	r3, #1
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	6812      	ldr	r2, [r2, #0]
 8002b88:	430b      	orrs	r3, r1
 8002b8a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002b96:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	4956      	ldr	r1, [pc, #344]	; (8002cf8 <HAL_I2C_Init+0x25c>)
 8002ba0:	428b      	cmp	r3, r1
 8002ba2:	d80d      	bhi.n	8002bc0 <HAL_I2C_Init+0x124>
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	1e59      	subs	r1, r3, #1
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	bf38      	it	cc
 8002bbc:	2304      	movcc	r3, #4
 8002bbe:	e04f      	b.n	8002c60 <HAL_I2C_Init+0x1c4>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d111      	bne.n	8002bec <HAL_I2C_Init+0x150>
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	1e58      	subs	r0, r3, #1
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6859      	ldr	r1, [r3, #4]
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	440b      	add	r3, r1
 8002bd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bda:	3301      	adds	r3, #1
 8002bdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	bf0c      	ite	eq
 8002be4:	2301      	moveq	r3, #1
 8002be6:	2300      	movne	r3, #0
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	e012      	b.n	8002c12 <HAL_I2C_Init+0x176>
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	1e58      	subs	r0, r3, #1
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6859      	ldr	r1, [r3, #4]
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	0099      	lsls	r1, r3, #2
 8002bfc:	440b      	add	r3, r1
 8002bfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c02:	3301      	adds	r3, #1
 8002c04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	bf0c      	ite	eq
 8002c0c:	2301      	moveq	r3, #1
 8002c0e:	2300      	movne	r3, #0
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <HAL_I2C_Init+0x17e>
 8002c16:	2301      	movs	r3, #1
 8002c18:	e022      	b.n	8002c60 <HAL_I2C_Init+0x1c4>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d10e      	bne.n	8002c40 <HAL_I2C_Init+0x1a4>
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	1e58      	subs	r0, r3, #1
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6859      	ldr	r1, [r3, #4]
 8002c2a:	460b      	mov	r3, r1
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	440b      	add	r3, r1
 8002c30:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c34:	3301      	adds	r3, #1
 8002c36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c3e:	e00f      	b.n	8002c60 <HAL_I2C_Init+0x1c4>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	1e58      	subs	r0, r3, #1
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6859      	ldr	r1, [r3, #4]
 8002c48:	460b      	mov	r3, r1
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	440b      	add	r3, r1
 8002c4e:	0099      	lsls	r1, r3, #2
 8002c50:	440b      	add	r3, r1
 8002c52:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c56:	3301      	adds	r3, #1
 8002c58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c5c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	6809      	ldr	r1, [r1, #0]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	69da      	ldr	r2, [r3, #28]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a1b      	ldr	r3, [r3, #32]
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	430a      	orrs	r2, r1
 8002c82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c8e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	6911      	ldr	r1, [r2, #16]
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	68d2      	ldr	r2, [r2, #12]
 8002c9a:	4311      	orrs	r1, r2
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	6812      	ldr	r2, [r2, #0]
 8002ca0:	430b      	orrs	r3, r1
 8002ca2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	695a      	ldr	r2, [r3, #20]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	431a      	orrs	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f042 0201 	orr.w	r2, r2, #1
 8002cce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2220      	movs	r2, #32
 8002cda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3710      	adds	r7, #16
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	000186a0 	.word	0x000186a0
 8002cfc:	001e847f 	.word	0x001e847f
 8002d00:	003d08ff 	.word	0x003d08ff
 8002d04:	431bde83 	.word	0x431bde83
 8002d08:	10624dd3 	.word	0x10624dd3

08002d0c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b088      	sub	sp, #32
 8002d10:	af02      	add	r7, sp, #8
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	607a      	str	r2, [r7, #4]
 8002d16:	461a      	mov	r2, r3
 8002d18:	460b      	mov	r3, r1
 8002d1a:	817b      	strh	r3, [r7, #10]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d20:	f7fe f982 	bl	8001028 <HAL_GetTick>
 8002d24:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	2b20      	cmp	r3, #32
 8002d30:	f040 80e0 	bne.w	8002ef4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	9300      	str	r3, [sp, #0]
 8002d38:	2319      	movs	r3, #25
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	4970      	ldr	r1, [pc, #448]	; (8002f00 <HAL_I2C_Master_Transmit+0x1f4>)
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f000 fc56 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	e0d3      	b.n	8002ef6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d101      	bne.n	8002d5c <HAL_I2C_Master_Transmit+0x50>
 8002d58:	2302      	movs	r3, #2
 8002d5a:	e0cc      	b.n	8002ef6 <HAL_I2C_Master_Transmit+0x1ea>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d007      	beq.n	8002d82 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f042 0201 	orr.w	r2, r2, #1
 8002d80:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d90:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2221      	movs	r2, #33	; 0x21
 8002d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2210      	movs	r2, #16
 8002d9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	893a      	ldrh	r2, [r7, #8]
 8002db2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	4a50      	ldr	r2, [pc, #320]	; (8002f04 <HAL_I2C_Master_Transmit+0x1f8>)
 8002dc2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002dc4:	8979      	ldrh	r1, [r7, #10]
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	6a3a      	ldr	r2, [r7, #32]
 8002dca:	68f8      	ldr	r0, [r7, #12]
 8002dcc:	f000 fac2 	bl	8003354 <I2C_MasterRequestWrite>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e08d      	b.n	8002ef6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dda:	2300      	movs	r3, #0
 8002ddc:	613b      	str	r3, [r7, #16]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	695b      	ldr	r3, [r3, #20]
 8002de4:	613b      	str	r3, [r7, #16]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	699b      	ldr	r3, [r3, #24]
 8002dec:	613b      	str	r3, [r7, #16]
 8002dee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002df0:	e066      	b.n	8002ec0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002df2:	697a      	ldr	r2, [r7, #20]
 8002df4:	6a39      	ldr	r1, [r7, #32]
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 fcd0 	bl	800379c <I2C_WaitOnTXEFlagUntilTimeout>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d00d      	beq.n	8002e1e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	d107      	bne.n	8002e1a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e18:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e06b      	b.n	8002ef6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e22:	781a      	ldrb	r2, [r3, #0]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2e:	1c5a      	adds	r2, r3, #1
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	b29a      	uxth	r2, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e46:	3b01      	subs	r3, #1
 8002e48:	b29a      	uxth	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	f003 0304 	and.w	r3, r3, #4
 8002e58:	2b04      	cmp	r3, #4
 8002e5a:	d11b      	bne.n	8002e94 <HAL_I2C_Master_Transmit+0x188>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d017      	beq.n	8002e94 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e68:	781a      	ldrb	r2, [r3, #0]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e74:	1c5a      	adds	r2, r3, #1
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	3b01      	subs	r3, #1
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e94:	697a      	ldr	r2, [r7, #20]
 8002e96:	6a39      	ldr	r1, [r7, #32]
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f000 fcc0 	bl	800381e <I2C_WaitOnBTFFlagUntilTimeout>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00d      	beq.n	8002ec0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea8:	2b04      	cmp	r3, #4
 8002eaa:	d107      	bne.n	8002ebc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002eba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e01a      	b.n	8002ef6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d194      	bne.n	8002df2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ed6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2220      	movs	r2, #32
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	e000      	b.n	8002ef6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002ef4:	2302      	movs	r3, #2
  }
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3718      	adds	r7, #24
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	00100002 	.word	0x00100002
 8002f04:	ffff0000 	.word	0xffff0000

08002f08 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b08c      	sub	sp, #48	; 0x30
 8002f0c:	af02      	add	r7, sp, #8
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	607a      	str	r2, [r7, #4]
 8002f12:	461a      	mov	r2, r3
 8002f14:	460b      	mov	r3, r1
 8002f16:	817b      	strh	r3, [r7, #10]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f1c:	f7fe f884 	bl	8001028 <HAL_GetTick>
 8002f20:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b20      	cmp	r3, #32
 8002f2c:	f040 820b 	bne.w	8003346 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f32:	9300      	str	r3, [sp, #0]
 8002f34:	2319      	movs	r3, #25
 8002f36:	2201      	movs	r2, #1
 8002f38:	497c      	ldr	r1, [pc, #496]	; (800312c <HAL_I2C_Master_Receive+0x224>)
 8002f3a:	68f8      	ldr	r0, [r7, #12]
 8002f3c:	f000 fb58 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002f46:	2302      	movs	r3, #2
 8002f48:	e1fe      	b.n	8003348 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d101      	bne.n	8002f58 <HAL_I2C_Master_Receive+0x50>
 8002f54:	2302      	movs	r3, #2
 8002f56:	e1f7      	b.n	8003348 <HAL_I2C_Master_Receive+0x440>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d007      	beq.n	8002f7e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f042 0201 	orr.w	r2, r2, #1
 8002f7c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f8c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2222      	movs	r2, #34	; 0x22
 8002f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2210      	movs	r2, #16
 8002f9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	893a      	ldrh	r2, [r7, #8]
 8002fae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fb4:	b29a      	uxth	r2, r3
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	4a5c      	ldr	r2, [pc, #368]	; (8003130 <HAL_I2C_Master_Receive+0x228>)
 8002fbe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002fc0:	8979      	ldrh	r1, [r7, #10]
 8002fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 fa46 	bl	8003458 <I2C_MasterRequestRead>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e1b8      	b.n	8003348 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d113      	bne.n	8003006 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fde:	2300      	movs	r3, #0
 8002fe0:	623b      	str	r3, [r7, #32]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	623b      	str	r3, [r7, #32]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	699b      	ldr	r3, [r3, #24]
 8002ff0:	623b      	str	r3, [r7, #32]
 8002ff2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003002:	601a      	str	r2, [r3, #0]
 8003004:	e18c      	b.n	8003320 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800300a:	2b01      	cmp	r3, #1
 800300c:	d11b      	bne.n	8003046 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800301c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800301e:	2300      	movs	r3, #0
 8003020:	61fb      	str	r3, [r7, #28]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	695b      	ldr	r3, [r3, #20]
 8003028:	61fb      	str	r3, [r7, #28]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	699b      	ldr	r3, [r3, #24]
 8003030:	61fb      	str	r3, [r7, #28]
 8003032:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003042:	601a      	str	r2, [r3, #0]
 8003044:	e16c      	b.n	8003320 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800304a:	2b02      	cmp	r3, #2
 800304c:	d11b      	bne.n	8003086 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800305c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800306c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800306e:	2300      	movs	r3, #0
 8003070:	61bb      	str	r3, [r7, #24]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	695b      	ldr	r3, [r3, #20]
 8003078:	61bb      	str	r3, [r7, #24]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	61bb      	str	r3, [r7, #24]
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	e14c      	b.n	8003320 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003094:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003096:	2300      	movs	r3, #0
 8003098:	617b      	str	r3, [r7, #20]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	695b      	ldr	r3, [r3, #20]
 80030a0:	617b      	str	r3, [r7, #20]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	617b      	str	r3, [r7, #20]
 80030aa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80030ac:	e138      	b.n	8003320 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030b2:	2b03      	cmp	r3, #3
 80030b4:	f200 80f1 	bhi.w	800329a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d123      	bne.n	8003108 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030c2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80030c4:	68f8      	ldr	r0, [r7, #12]
 80030c6:	f000 fbeb 	bl	80038a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d001      	beq.n	80030d4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e139      	b.n	8003348 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	691a      	ldr	r2, [r3, #16]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030de:	b2d2      	uxtb	r2, r2
 80030e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e6:	1c5a      	adds	r2, r3, #1
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f0:	3b01      	subs	r3, #1
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	3b01      	subs	r3, #1
 8003100:	b29a      	uxth	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003106:	e10b      	b.n	8003320 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800310c:	2b02      	cmp	r3, #2
 800310e:	d14e      	bne.n	80031ae <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003116:	2200      	movs	r2, #0
 8003118:	4906      	ldr	r1, [pc, #24]	; (8003134 <HAL_I2C_Master_Receive+0x22c>)
 800311a:	68f8      	ldr	r0, [r7, #12]
 800311c:	f000 fa68 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d008      	beq.n	8003138 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e10e      	b.n	8003348 <HAL_I2C_Master_Receive+0x440>
 800312a:	bf00      	nop
 800312c:	00100002 	.word	0x00100002
 8003130:	ffff0000 	.word	0xffff0000
 8003134:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003146:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	691a      	ldr	r2, [r3, #16]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003152:	b2d2      	uxtb	r2, r2
 8003154:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315a:	1c5a      	adds	r2, r3, #1
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003164:	3b01      	subs	r3, #1
 8003166:	b29a      	uxth	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003170:	b29b      	uxth	r3, r3
 8003172:	3b01      	subs	r3, #1
 8003174:	b29a      	uxth	r2, r3
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	691a      	ldr	r2, [r3, #16]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003184:	b2d2      	uxtb	r2, r2
 8003186:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318c:	1c5a      	adds	r2, r3, #1
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003196:	3b01      	subs	r3, #1
 8003198:	b29a      	uxth	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	3b01      	subs	r3, #1
 80031a6:	b29a      	uxth	r2, r3
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031ac:	e0b8      	b.n	8003320 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031b4:	2200      	movs	r2, #0
 80031b6:	4966      	ldr	r1, [pc, #408]	; (8003350 <HAL_I2C_Master_Receive+0x448>)
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f000 fa19 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0bf      	b.n	8003348 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	691a      	ldr	r2, [r3, #16]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e2:	b2d2      	uxtb	r2, r2
 80031e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ea:	1c5a      	adds	r2, r3, #1
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031f4:	3b01      	subs	r3, #1
 80031f6:	b29a      	uxth	r2, r3
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003200:	b29b      	uxth	r3, r3
 8003202:	3b01      	subs	r3, #1
 8003204:	b29a      	uxth	r2, r3
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800320a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003210:	2200      	movs	r2, #0
 8003212:	494f      	ldr	r1, [pc, #316]	; (8003350 <HAL_I2C_Master_Receive+0x448>)
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f000 f9eb 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d001      	beq.n	8003224 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e091      	b.n	8003348 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003232:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	691a      	ldr	r2, [r3, #16]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323e:	b2d2      	uxtb	r2, r2
 8003240:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003246:	1c5a      	adds	r2, r3, #1
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003250:	3b01      	subs	r3, #1
 8003252:	b29a      	uxth	r2, r3
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800325c:	b29b      	uxth	r3, r3
 800325e:	3b01      	subs	r3, #1
 8003260:	b29a      	uxth	r2, r3
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	691a      	ldr	r2, [r3, #16]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003270:	b2d2      	uxtb	r2, r2
 8003272:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003278:	1c5a      	adds	r2, r3, #1
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003282:	3b01      	subs	r3, #1
 8003284:	b29a      	uxth	r2, r3
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800328e:	b29b      	uxth	r3, r3
 8003290:	3b01      	subs	r3, #1
 8003292:	b29a      	uxth	r2, r3
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003298:	e042      	b.n	8003320 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800329a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800329c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800329e:	68f8      	ldr	r0, [r7, #12]
 80032a0:	f000 fafe 	bl	80038a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e04c      	b.n	8003348 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	691a      	ldr	r2, [r3, #16]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b8:	b2d2      	uxtb	r2, r2
 80032ba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c0:	1c5a      	adds	r2, r3, #1
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ca:	3b01      	subs	r3, #1
 80032cc:	b29a      	uxth	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	3b01      	subs	r3, #1
 80032da:	b29a      	uxth	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	695b      	ldr	r3, [r3, #20]
 80032e6:	f003 0304 	and.w	r3, r3, #4
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	d118      	bne.n	8003320 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	691a      	ldr	r2, [r3, #16]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f8:	b2d2      	uxtb	r2, r2
 80032fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003300:	1c5a      	adds	r2, r3, #1
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800330a:	3b01      	subs	r3, #1
 800330c:	b29a      	uxth	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003316:	b29b      	uxth	r3, r3
 8003318:	3b01      	subs	r3, #1
 800331a:	b29a      	uxth	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003324:	2b00      	cmp	r3, #0
 8003326:	f47f aec2 	bne.w	80030ae <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2220      	movs	r2, #32
 800332e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003342:	2300      	movs	r3, #0
 8003344:	e000      	b.n	8003348 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003346:	2302      	movs	r3, #2
  }
}
 8003348:	4618      	mov	r0, r3
 800334a:	3728      	adds	r7, #40	; 0x28
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	00010004 	.word	0x00010004

08003354 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b088      	sub	sp, #32
 8003358:	af02      	add	r7, sp, #8
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	607a      	str	r2, [r7, #4]
 800335e:	603b      	str	r3, [r7, #0]
 8003360:	460b      	mov	r3, r1
 8003362:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003368:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	2b08      	cmp	r3, #8
 800336e:	d006      	beq.n	800337e <I2C_MasterRequestWrite+0x2a>
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d003      	beq.n	800337e <I2C_MasterRequestWrite+0x2a>
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800337c:	d108      	bne.n	8003390 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800338c:	601a      	str	r2, [r3, #0]
 800338e:	e00b      	b.n	80033a8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003394:	2b12      	cmp	r3, #18
 8003396:	d107      	bne.n	80033a8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033a6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033b4:	68f8      	ldr	r0, [r7, #12]
 80033b6:	f000 f91b 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00c      	beq.n	80033da <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e035      	b.n	8003446 <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033e2:	d108      	bne.n	80033f6 <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033e4:	897b      	ldrh	r3, [r7, #10]
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	461a      	mov	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80033f2:	611a      	str	r2, [r3, #16]
 80033f4:	e01b      	b.n	800342e <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80033f6:	897b      	ldrh	r3, [r7, #10]
 80033f8:	11db      	asrs	r3, r3, #7
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	f003 0306 	and.w	r3, r3, #6
 8003400:	b2db      	uxtb	r3, r3
 8003402:	f063 030f 	orn	r3, r3, #15
 8003406:	b2da      	uxtb	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	490f      	ldr	r1, [pc, #60]	; (8003450 <I2C_MasterRequestWrite+0xfc>)
 8003414:	68f8      	ldr	r0, [r7, #12]
 8003416:	f000 f942 	bl	800369e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d001      	beq.n	8003424 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e010      	b.n	8003446 <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003424:	897b      	ldrh	r3, [r7, #10]
 8003426:	b2da      	uxtb	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	4908      	ldr	r1, [pc, #32]	; (8003454 <I2C_MasterRequestWrite+0x100>)
 8003434:	68f8      	ldr	r0, [r7, #12]
 8003436:	f000 f932 	bl	800369e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d001      	beq.n	8003444 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e000      	b.n	8003446 <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3718      	adds	r7, #24
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	00010008 	.word	0x00010008
 8003454:	00010002 	.word	0x00010002

08003458 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b088      	sub	sp, #32
 800345c:	af02      	add	r7, sp, #8
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	607a      	str	r2, [r7, #4]
 8003462:	603b      	str	r3, [r7, #0]
 8003464:	460b      	mov	r3, r1
 8003466:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800347c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	2b08      	cmp	r3, #8
 8003482:	d006      	beq.n	8003492 <I2C_MasterRequestRead+0x3a>
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d003      	beq.n	8003492 <I2C_MasterRequestRead+0x3a>
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003490:	d108      	bne.n	80034a4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034a0:	601a      	str	r2, [r3, #0]
 80034a2:	e00b      	b.n	80034bc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a8:	2b11      	cmp	r3, #17
 80034aa:	d107      	bne.n	80034bc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034ba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80034c8:	68f8      	ldr	r0, [r7, #12]
 80034ca:	f000 f891 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00c      	beq.n	80034ee <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034e8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e078      	b.n	80035e0 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034f6:	d108      	bne.n	800350a <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80034f8:	897b      	ldrh	r3, [r7, #10]
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	f043 0301 	orr.w	r3, r3, #1
 8003500:	b2da      	uxtb	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	611a      	str	r2, [r3, #16]
 8003508:	e05e      	b.n	80035c8 <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800350a:	897b      	ldrh	r3, [r7, #10]
 800350c:	11db      	asrs	r3, r3, #7
 800350e:	b2db      	uxtb	r3, r3
 8003510:	f003 0306 	and.w	r3, r3, #6
 8003514:	b2db      	uxtb	r3, r3
 8003516:	f063 030f 	orn	r3, r3, #15
 800351a:	b2da      	uxtb	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	4930      	ldr	r1, [pc, #192]	; (80035e8 <I2C_MasterRequestRead+0x190>)
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f000 f8b8 	bl	800369e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d001      	beq.n	8003538 <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e053      	b.n	80035e0 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003538:	897b      	ldrh	r3, [r7, #10]
 800353a:	b2da      	uxtb	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	4929      	ldr	r1, [pc, #164]	; (80035ec <I2C_MasterRequestRead+0x194>)
 8003548:	68f8      	ldr	r0, [r7, #12]
 800354a:	f000 f8a8 	bl	800369e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d001      	beq.n	8003558 <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e043      	b.n	80035e0 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003558:	2300      	movs	r3, #0
 800355a:	613b      	str	r3, [r7, #16]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	613b      	str	r3, [r7, #16]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	613b      	str	r3, [r7, #16]
 800356c:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800357c:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 f830 	bl	80035f0 <I2C_WaitOnFlagUntilTimeout>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00c      	beq.n	80035b0 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d003      	beq.n	80035ac <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035aa:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e017      	b.n	80035e0 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80035b0:	897b      	ldrh	r3, [r7, #10]
 80035b2:	11db      	asrs	r3, r3, #7
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	f003 0306 	and.w	r3, r3, #6
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	f063 030e 	orn	r3, r3, #14
 80035c0:	b2da      	uxtb	r2, r3
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	4907      	ldr	r1, [pc, #28]	; (80035ec <I2C_MasterRequestRead+0x194>)
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f000 f865 	bl	800369e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e000      	b.n	80035e0 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 80035de:	2300      	movs	r3, #0
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3718      	adds	r7, #24
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	00010008 	.word	0x00010008
 80035ec:	00010002 	.word	0x00010002

080035f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	603b      	str	r3, [r7, #0]
 80035fc:	4613      	mov	r3, r2
 80035fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003600:	e025      	b.n	800364e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003608:	d021      	beq.n	800364e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800360a:	f7fd fd0d 	bl	8001028 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	683a      	ldr	r2, [r7, #0]
 8003616:	429a      	cmp	r2, r3
 8003618:	d302      	bcc.n	8003620 <I2C_WaitOnFlagUntilTimeout+0x30>
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d116      	bne.n	800364e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2220      	movs	r2, #32
 800362a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363a:	f043 0220 	orr.w	r2, r3, #32
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e023      	b.n	8003696 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	0c1b      	lsrs	r3, r3, #16
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b01      	cmp	r3, #1
 8003656:	d10d      	bne.n	8003674 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	43da      	mvns	r2, r3
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	4013      	ands	r3, r2
 8003664:	b29b      	uxth	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	bf0c      	ite	eq
 800366a:	2301      	moveq	r3, #1
 800366c:	2300      	movne	r3, #0
 800366e:	b2db      	uxtb	r3, r3
 8003670:	461a      	mov	r2, r3
 8003672:	e00c      	b.n	800368e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	699b      	ldr	r3, [r3, #24]
 800367a:	43da      	mvns	r2, r3
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	4013      	ands	r3, r2
 8003680:	b29b      	uxth	r3, r3
 8003682:	2b00      	cmp	r3, #0
 8003684:	bf0c      	ite	eq
 8003686:	2301      	moveq	r3, #1
 8003688:	2300      	movne	r3, #0
 800368a:	b2db      	uxtb	r3, r3
 800368c:	461a      	mov	r2, r3
 800368e:	79fb      	ldrb	r3, [r7, #7]
 8003690:	429a      	cmp	r2, r3
 8003692:	d0b6      	beq.n	8003602 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}

0800369e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800369e:	b580      	push	{r7, lr}
 80036a0:	b084      	sub	sp, #16
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	60f8      	str	r0, [r7, #12]
 80036a6:	60b9      	str	r1, [r7, #8]
 80036a8:	607a      	str	r2, [r7, #4]
 80036aa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036ac:	e051      	b.n	8003752 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	695b      	ldr	r3, [r3, #20]
 80036b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036bc:	d123      	bne.n	8003706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036cc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80036d6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2220      	movs	r2, #32
 80036e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f2:	f043 0204 	orr.w	r2, r3, #4
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e046      	b.n	8003794 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800370c:	d021      	beq.n	8003752 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800370e:	f7fd fc8b 	bl	8001028 <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	429a      	cmp	r2, r3
 800371c:	d302      	bcc.n	8003724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d116      	bne.n	8003752 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2220      	movs	r2, #32
 800372e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373e:	f043 0220 	orr.w	r2, r3, #32
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e020      	b.n	8003794 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	0c1b      	lsrs	r3, r3, #16
 8003756:	b2db      	uxtb	r3, r3
 8003758:	2b01      	cmp	r3, #1
 800375a:	d10c      	bne.n	8003776 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	43da      	mvns	r2, r3
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	4013      	ands	r3, r2
 8003768:	b29b      	uxth	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	bf14      	ite	ne
 800376e:	2301      	movne	r3, #1
 8003770:	2300      	moveq	r3, #0
 8003772:	b2db      	uxtb	r3, r3
 8003774:	e00b      	b.n	800378e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	699b      	ldr	r3, [r3, #24]
 800377c:	43da      	mvns	r2, r3
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	4013      	ands	r3, r2
 8003782:	b29b      	uxth	r3, r3
 8003784:	2b00      	cmp	r3, #0
 8003786:	bf14      	ite	ne
 8003788:	2301      	movne	r3, #1
 800378a:	2300      	moveq	r3, #0
 800378c:	b2db      	uxtb	r3, r3
 800378e:	2b00      	cmp	r3, #0
 8003790:	d18d      	bne.n	80036ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037a8:	e02d      	b.n	8003806 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037aa:	68f8      	ldr	r0, [r7, #12]
 80037ac:	f000 f8ce 	bl	800394c <I2C_IsAcknowledgeFailed>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e02d      	b.n	8003816 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037c0:	d021      	beq.n	8003806 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037c2:	f7fd fc31 	bl	8001028 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	68ba      	ldr	r2, [r7, #8]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d302      	bcc.n	80037d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d116      	bne.n	8003806 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2220      	movs	r2, #32
 80037e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f2:	f043 0220 	orr.w	r2, r3, #32
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e007      	b.n	8003816 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003810:	2b80      	cmp	r3, #128	; 0x80
 8003812:	d1ca      	bne.n	80037aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3710      	adds	r7, #16
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}

0800381e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800381e:	b580      	push	{r7, lr}
 8003820:	b084      	sub	sp, #16
 8003822:	af00      	add	r7, sp, #0
 8003824:	60f8      	str	r0, [r7, #12]
 8003826:	60b9      	str	r1, [r7, #8]
 8003828:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800382a:	e02d      	b.n	8003888 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f000 f88d 	bl	800394c <I2C_IsAcknowledgeFailed>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d001      	beq.n	800383c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e02d      	b.n	8003898 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003842:	d021      	beq.n	8003888 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003844:	f7fd fbf0 	bl	8001028 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	429a      	cmp	r2, r3
 8003852:	d302      	bcc.n	800385a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d116      	bne.n	8003888 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2220      	movs	r2, #32
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003874:	f043 0220 	orr.w	r2, r3, #32
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e007      	b.n	8003898 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	f003 0304 	and.w	r3, r3, #4
 8003892:	2b04      	cmp	r3, #4
 8003894:	d1ca      	bne.n	800382c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003896:	2300      	movs	r3, #0
}
 8003898:	4618      	mov	r0, r3
 800389a:	3710      	adds	r7, #16
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}

080038a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038ac:	e042      	b.n	8003934 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	695b      	ldr	r3, [r3, #20]
 80038b4:	f003 0310 	and.w	r3, r3, #16
 80038b8:	2b10      	cmp	r3, #16
 80038ba:	d119      	bne.n	80038f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f06f 0210 	mvn.w	r2, #16
 80038c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2220      	movs	r2, #32
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e029      	b.n	8003944 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038f0:	f7fd fb9a 	bl	8001028 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	68ba      	ldr	r2, [r7, #8]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d302      	bcc.n	8003906 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d116      	bne.n	8003934 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2200      	movs	r2, #0
 800390a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2220      	movs	r2, #32
 8003910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003920:	f043 0220 	orr.w	r2, r3, #32
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e007      	b.n	8003944 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800393e:	2b40      	cmp	r3, #64	; 0x40
 8003940:	d1b5      	bne.n	80038ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3710      	adds	r7, #16
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	695b      	ldr	r3, [r3, #20]
 800395a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800395e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003962:	d11b      	bne.n	800399c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800396c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2220      	movs	r2, #32
 8003978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003988:	f043 0204 	orr.w	r2, r3, #4
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e000      	b.n	800399e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
	...

080039ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b086      	sub	sp, #24
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d101      	bne.n	80039be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e25b      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d075      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039ca:	4ba3      	ldr	r3, [pc, #652]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 030c 	and.w	r3, r3, #12
 80039d2:	2b04      	cmp	r3, #4
 80039d4:	d00c      	beq.n	80039f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039d6:	4ba0      	ldr	r3, [pc, #640]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039de:	2b08      	cmp	r3, #8
 80039e0:	d112      	bne.n	8003a08 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039e2:	4b9d      	ldr	r3, [pc, #628]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039ee:	d10b      	bne.n	8003a08 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039f0:	4b99      	ldr	r3, [pc, #612]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d05b      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x108>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d157      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e236      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a10:	d106      	bne.n	8003a20 <HAL_RCC_OscConfig+0x74>
 8003a12:	4b91      	ldr	r3, [pc, #580]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a90      	ldr	r2, [pc, #576]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003a18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a1c:	6013      	str	r3, [r2, #0]
 8003a1e:	e01d      	b.n	8003a5c <HAL_RCC_OscConfig+0xb0>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a28:	d10c      	bne.n	8003a44 <HAL_RCC_OscConfig+0x98>
 8003a2a:	4b8b      	ldr	r3, [pc, #556]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a8a      	ldr	r2, [pc, #552]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003a30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	4b88      	ldr	r3, [pc, #544]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a87      	ldr	r2, [pc, #540]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003a3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	e00b      	b.n	8003a5c <HAL_RCC_OscConfig+0xb0>
 8003a44:	4b84      	ldr	r3, [pc, #528]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a83      	ldr	r2, [pc, #524]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003a4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a4e:	6013      	str	r3, [r2, #0]
 8003a50:	4b81      	ldr	r3, [pc, #516]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a80      	ldr	r2, [pc, #512]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003a56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d013      	beq.n	8003a8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a64:	f7fd fae0 	bl	8001028 <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a6c:	f7fd fadc 	bl	8001028 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b64      	cmp	r3, #100	; 0x64
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e1fb      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a7e:	4b76      	ldr	r3, [pc, #472]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0f0      	beq.n	8003a6c <HAL_RCC_OscConfig+0xc0>
 8003a8a:	e014      	b.n	8003ab6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a8c:	f7fd facc 	bl	8001028 <HAL_GetTick>
 8003a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a92:	e008      	b.n	8003aa6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a94:	f7fd fac8 	bl	8001028 <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	2b64      	cmp	r3, #100	; 0x64
 8003aa0:	d901      	bls.n	8003aa6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e1e7      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aa6:	4b6c      	ldr	r3, [pc, #432]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1f0      	bne.n	8003a94 <HAL_RCC_OscConfig+0xe8>
 8003ab2:	e000      	b.n	8003ab6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ab4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d063      	beq.n	8003b8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ac2:	4b65      	ldr	r3, [pc, #404]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f003 030c 	and.w	r3, r3, #12
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00b      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ace:	4b62      	ldr	r3, [pc, #392]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d11c      	bne.n	8003b14 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ada:	4b5f      	ldr	r3, [pc, #380]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d116      	bne.n	8003b14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ae6:	4b5c      	ldr	r3, [pc, #368]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0302 	and.w	r3, r3, #2
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d005      	beq.n	8003afe <HAL_RCC_OscConfig+0x152>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d001      	beq.n	8003afe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e1bb      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003afe:	4b56      	ldr	r3, [pc, #344]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	00db      	lsls	r3, r3, #3
 8003b0c:	4952      	ldr	r1, [pc, #328]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b12:	e03a      	b.n	8003b8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d020      	beq.n	8003b5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b1c:	4b4f      	ldr	r3, [pc, #316]	; (8003c5c <HAL_RCC_OscConfig+0x2b0>)
 8003b1e:	2201      	movs	r2, #1
 8003b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b22:	f7fd fa81 	bl	8001028 <HAL_GetTick>
 8003b26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b28:	e008      	b.n	8003b3c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b2a:	f7fd fa7d 	bl	8001028 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d901      	bls.n	8003b3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e19c      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b3c:	4b46      	ldr	r3, [pc, #280]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0302 	and.w	r3, r3, #2
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0f0      	beq.n	8003b2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b48:	4b43      	ldr	r3, [pc, #268]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	691b      	ldr	r3, [r3, #16]
 8003b54:	00db      	lsls	r3, r3, #3
 8003b56:	4940      	ldr	r1, [pc, #256]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	600b      	str	r3, [r1, #0]
 8003b5c:	e015      	b.n	8003b8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b5e:	4b3f      	ldr	r3, [pc, #252]	; (8003c5c <HAL_RCC_OscConfig+0x2b0>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b64:	f7fd fa60 	bl	8001028 <HAL_GetTick>
 8003b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b6a:	e008      	b.n	8003b7e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b6c:	f7fd fa5c 	bl	8001028 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e17b      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b7e:	4b36      	ldr	r3, [pc, #216]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1f0      	bne.n	8003b6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0308 	and.w	r3, r3, #8
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d030      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d016      	beq.n	8003bcc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b9e:	4b30      	ldr	r3, [pc, #192]	; (8003c60 <HAL_RCC_OscConfig+0x2b4>)
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba4:	f7fd fa40 	bl	8001028 <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003baa:	e008      	b.n	8003bbe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bac:	f7fd fa3c 	bl	8001028 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e15b      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bbe:	4b26      	ldr	r3, [pc, #152]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003bc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0f0      	beq.n	8003bac <HAL_RCC_OscConfig+0x200>
 8003bca:	e015      	b.n	8003bf8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bcc:	4b24      	ldr	r3, [pc, #144]	; (8003c60 <HAL_RCC_OscConfig+0x2b4>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bd2:	f7fd fa29 	bl	8001028 <HAL_GetTick>
 8003bd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bd8:	e008      	b.n	8003bec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bda:	f7fd fa25 	bl	8001028 <HAL_GetTick>
 8003bde:	4602      	mov	r2, r0
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d901      	bls.n	8003bec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e144      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bec:	4b1a      	ldr	r3, [pc, #104]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003bee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bf0:	f003 0302 	and.w	r3, r3, #2
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d1f0      	bne.n	8003bda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0304 	and.w	r3, r3, #4
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	f000 80a0 	beq.w	8003d46 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c06:	2300      	movs	r3, #0
 8003c08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c0a:	4b13      	ldr	r3, [pc, #76]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d10f      	bne.n	8003c36 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c16:	2300      	movs	r3, #0
 8003c18:	60bb      	str	r3, [r7, #8]
 8003c1a:	4b0f      	ldr	r3, [pc, #60]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1e:	4a0e      	ldr	r2, [pc, #56]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003c20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c24:	6413      	str	r3, [r2, #64]	; 0x40
 8003c26:	4b0c      	ldr	r3, [pc, #48]	; (8003c58 <HAL_RCC_OscConfig+0x2ac>)
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c2e:	60bb      	str	r3, [r7, #8]
 8003c30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c32:	2301      	movs	r3, #1
 8003c34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c36:	4b0b      	ldr	r3, [pc, #44]	; (8003c64 <HAL_RCC_OscConfig+0x2b8>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d121      	bne.n	8003c86 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c42:	4b08      	ldr	r3, [pc, #32]	; (8003c64 <HAL_RCC_OscConfig+0x2b8>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a07      	ldr	r2, [pc, #28]	; (8003c64 <HAL_RCC_OscConfig+0x2b8>)
 8003c48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c4e:	f7fd f9eb 	bl	8001028 <HAL_GetTick>
 8003c52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c54:	e011      	b.n	8003c7a <HAL_RCC_OscConfig+0x2ce>
 8003c56:	bf00      	nop
 8003c58:	40023800 	.word	0x40023800
 8003c5c:	42470000 	.word	0x42470000
 8003c60:	42470e80 	.word	0x42470e80
 8003c64:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c68:	f7fd f9de 	bl	8001028 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e0fd      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c7a:	4b81      	ldr	r3, [pc, #516]	; (8003e80 <HAL_RCC_OscConfig+0x4d4>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d0f0      	beq.n	8003c68 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d106      	bne.n	8003c9c <HAL_RCC_OscConfig+0x2f0>
 8003c8e:	4b7d      	ldr	r3, [pc, #500]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c92:	4a7c      	ldr	r2, [pc, #496]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003c94:	f043 0301 	orr.w	r3, r3, #1
 8003c98:	6713      	str	r3, [r2, #112]	; 0x70
 8003c9a:	e01c      	b.n	8003cd6 <HAL_RCC_OscConfig+0x32a>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	2b05      	cmp	r3, #5
 8003ca2:	d10c      	bne.n	8003cbe <HAL_RCC_OscConfig+0x312>
 8003ca4:	4b77      	ldr	r3, [pc, #476]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca8:	4a76      	ldr	r2, [pc, #472]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003caa:	f043 0304 	orr.w	r3, r3, #4
 8003cae:	6713      	str	r3, [r2, #112]	; 0x70
 8003cb0:	4b74      	ldr	r3, [pc, #464]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cb4:	4a73      	ldr	r2, [pc, #460]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003cb6:	f043 0301 	orr.w	r3, r3, #1
 8003cba:	6713      	str	r3, [r2, #112]	; 0x70
 8003cbc:	e00b      	b.n	8003cd6 <HAL_RCC_OscConfig+0x32a>
 8003cbe:	4b71      	ldr	r3, [pc, #452]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cc2:	4a70      	ldr	r2, [pc, #448]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003cc4:	f023 0301 	bic.w	r3, r3, #1
 8003cc8:	6713      	str	r3, [r2, #112]	; 0x70
 8003cca:	4b6e      	ldr	r3, [pc, #440]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cce:	4a6d      	ldr	r2, [pc, #436]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003cd0:	f023 0304 	bic.w	r3, r3, #4
 8003cd4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d015      	beq.n	8003d0a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cde:	f7fd f9a3 	bl	8001028 <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ce4:	e00a      	b.n	8003cfc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ce6:	f7fd f99f 	bl	8001028 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e0bc      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cfc:	4b61      	ldr	r3, [pc, #388]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003cfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0ee      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x33a>
 8003d08:	e014      	b.n	8003d34 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d0a:	f7fd f98d 	bl	8001028 <HAL_GetTick>
 8003d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d10:	e00a      	b.n	8003d28 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d12:	f7fd f989 	bl	8001028 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e0a6      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d28:	4b56      	ldr	r3, [pc, #344]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003d2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1ee      	bne.n	8003d12 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d34:	7dfb      	ldrb	r3, [r7, #23]
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d105      	bne.n	8003d46 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d3a:	4b52      	ldr	r3, [pc, #328]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3e:	4a51      	ldr	r2, [pc, #324]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003d40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d44:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 8092 	beq.w	8003e74 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d50:	4b4c      	ldr	r3, [pc, #304]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	f003 030c 	and.w	r3, r3, #12
 8003d58:	2b08      	cmp	r3, #8
 8003d5a:	d05c      	beq.n	8003e16 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d141      	bne.n	8003de8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d64:	4b48      	ldr	r3, [pc, #288]	; (8003e88 <HAL_RCC_OscConfig+0x4dc>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d6a:	f7fd f95d 	bl	8001028 <HAL_GetTick>
 8003d6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d70:	e008      	b.n	8003d84 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d72:	f7fd f959 	bl	8001028 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e078      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d84:	4b3f      	ldr	r3, [pc, #252]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1f0      	bne.n	8003d72 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	69da      	ldr	r2, [r3, #28]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9e:	019b      	lsls	r3, r3, #6
 8003da0:	431a      	orrs	r2, r3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da6:	085b      	lsrs	r3, r3, #1
 8003da8:	3b01      	subs	r3, #1
 8003daa:	041b      	lsls	r3, r3, #16
 8003dac:	431a      	orrs	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db2:	061b      	lsls	r3, r3, #24
 8003db4:	4933      	ldr	r1, [pc, #204]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dba:	4b33      	ldr	r3, [pc, #204]	; (8003e88 <HAL_RCC_OscConfig+0x4dc>)
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc0:	f7fd f932 	bl	8001028 <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dc8:	f7fd f92e 	bl	8001028 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e04d      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dda:	4b2a      	ldr	r3, [pc, #168]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d0f0      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x41c>
 8003de6:	e045      	b.n	8003e74 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003de8:	4b27      	ldr	r3, [pc, #156]	; (8003e88 <HAL_RCC_OscConfig+0x4dc>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dee:	f7fd f91b 	bl	8001028 <HAL_GetTick>
 8003df2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003df4:	e008      	b.n	8003e08 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003df6:	f7fd f917 	bl	8001028 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d901      	bls.n	8003e08 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003e04:	2303      	movs	r3, #3
 8003e06:	e036      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e08:	4b1e      	ldr	r3, [pc, #120]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1f0      	bne.n	8003df6 <HAL_RCC_OscConfig+0x44a>
 8003e14:	e02e      	b.n	8003e74 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d101      	bne.n	8003e22 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e029      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e22:	4b18      	ldr	r3, [pc, #96]	; (8003e84 <HAL_RCC_OscConfig+0x4d8>)
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	69db      	ldr	r3, [r3, #28]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d11c      	bne.n	8003e70 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d115      	bne.n	8003e70 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d10d      	bne.n	8003e70 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d106      	bne.n	8003e70 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d001      	beq.n	8003e74 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e000      	b.n	8003e76 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3718      	adds	r7, #24
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	40007000 	.word	0x40007000
 8003e84:	40023800 	.word	0x40023800
 8003e88:	42470060 	.word	0x42470060

08003e8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d101      	bne.n	8003ea0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e0cc      	b.n	800403a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ea0:	4b68      	ldr	r3, [pc, #416]	; (8004044 <HAL_RCC_ClockConfig+0x1b8>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 030f 	and.w	r3, r3, #15
 8003ea8:	683a      	ldr	r2, [r7, #0]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d90c      	bls.n	8003ec8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eae:	4b65      	ldr	r3, [pc, #404]	; (8004044 <HAL_RCC_ClockConfig+0x1b8>)
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	b2d2      	uxtb	r2, r2
 8003eb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eb6:	4b63      	ldr	r3, [pc, #396]	; (8004044 <HAL_RCC_ClockConfig+0x1b8>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 030f 	and.w	r3, r3, #15
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d001      	beq.n	8003ec8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e0b8      	b.n	800403a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0302 	and.w	r3, r3, #2
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d020      	beq.n	8003f16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0304 	and.w	r3, r3, #4
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d005      	beq.n	8003eec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ee0:	4b59      	ldr	r3, [pc, #356]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	4a58      	ldr	r2, [pc, #352]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003eea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0308 	and.w	r3, r3, #8
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d005      	beq.n	8003f04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ef8:	4b53      	ldr	r3, [pc, #332]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	4a52      	ldr	r2, [pc, #328]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003efe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f04:	4b50      	ldr	r3, [pc, #320]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	494d      	ldr	r1, [pc, #308]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d044      	beq.n	8003fac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d107      	bne.n	8003f3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f2a:	4b47      	ldr	r3, [pc, #284]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d119      	bne.n	8003f6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e07f      	b.n	800403a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d003      	beq.n	8003f4a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f46:	2b03      	cmp	r3, #3
 8003f48:	d107      	bne.n	8003f5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f4a:	4b3f      	ldr	r3, [pc, #252]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d109      	bne.n	8003f6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e06f      	b.n	800403a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f5a:	4b3b      	ldr	r3, [pc, #236]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0302 	and.w	r3, r3, #2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d101      	bne.n	8003f6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e067      	b.n	800403a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f6a:	4b37      	ldr	r3, [pc, #220]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f023 0203 	bic.w	r2, r3, #3
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	4934      	ldr	r1, [pc, #208]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f7c:	f7fd f854 	bl	8001028 <HAL_GetTick>
 8003f80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f82:	e00a      	b.n	8003f9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f84:	f7fd f850 	bl	8001028 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e04f      	b.n	800403a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f9a:	4b2b      	ldr	r3, [pc, #172]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f003 020c 	and.w	r2, r3, #12
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d1eb      	bne.n	8003f84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fac:	4b25      	ldr	r3, [pc, #148]	; (8004044 <HAL_RCC_ClockConfig+0x1b8>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 030f 	and.w	r3, r3, #15
 8003fb4:	683a      	ldr	r2, [r7, #0]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d20c      	bcs.n	8003fd4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fba:	4b22      	ldr	r3, [pc, #136]	; (8004044 <HAL_RCC_ClockConfig+0x1b8>)
 8003fbc:	683a      	ldr	r2, [r7, #0]
 8003fbe:	b2d2      	uxtb	r2, r2
 8003fc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fc2:	4b20      	ldr	r3, [pc, #128]	; (8004044 <HAL_RCC_ClockConfig+0x1b8>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 030f 	and.w	r3, r3, #15
 8003fca:	683a      	ldr	r2, [r7, #0]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d001      	beq.n	8003fd4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e032      	b.n	800403a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0304 	and.w	r3, r3, #4
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d008      	beq.n	8003ff2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fe0:	4b19      	ldr	r3, [pc, #100]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	4916      	ldr	r1, [pc, #88]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0308 	and.w	r3, r3, #8
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d009      	beq.n	8004012 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ffe:	4b12      	ldr	r3, [pc, #72]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	00db      	lsls	r3, r3, #3
 800400c:	490e      	ldr	r1, [pc, #56]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 800400e:	4313      	orrs	r3, r2
 8004010:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004012:	f000 f821 	bl	8004058 <HAL_RCC_GetSysClockFreq>
 8004016:	4601      	mov	r1, r0
 8004018:	4b0b      	ldr	r3, [pc, #44]	; (8004048 <HAL_RCC_ClockConfig+0x1bc>)
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	091b      	lsrs	r3, r3, #4
 800401e:	f003 030f 	and.w	r3, r3, #15
 8004022:	4a0a      	ldr	r2, [pc, #40]	; (800404c <HAL_RCC_ClockConfig+0x1c0>)
 8004024:	5cd3      	ldrb	r3, [r2, r3]
 8004026:	fa21 f303 	lsr.w	r3, r1, r3
 800402a:	4a09      	ldr	r2, [pc, #36]	; (8004050 <HAL_RCC_ClockConfig+0x1c4>)
 800402c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800402e:	4b09      	ldr	r3, [pc, #36]	; (8004054 <HAL_RCC_ClockConfig+0x1c8>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4618      	mov	r0, r3
 8004034:	f7fc ffb4 	bl	8000fa0 <HAL_InitTick>

  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3710      	adds	r7, #16
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	40023c00 	.word	0x40023c00
 8004048:	40023800 	.word	0x40023800
 800404c:	0800b044 	.word	0x0800b044
 8004050:	20000024 	.word	0x20000024
 8004054:	20000000 	.word	0x20000000

08004058 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004058:	b5f0      	push	{r4, r5, r6, r7, lr}
 800405a:	b085      	sub	sp, #20
 800405c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800405e:	2300      	movs	r3, #0
 8004060:	607b      	str	r3, [r7, #4]
 8004062:	2300      	movs	r3, #0
 8004064:	60fb      	str	r3, [r7, #12]
 8004066:	2300      	movs	r3, #0
 8004068:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800406a:	2300      	movs	r3, #0
 800406c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800406e:	4b63      	ldr	r3, [pc, #396]	; (80041fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f003 030c 	and.w	r3, r3, #12
 8004076:	2b04      	cmp	r3, #4
 8004078:	d007      	beq.n	800408a <HAL_RCC_GetSysClockFreq+0x32>
 800407a:	2b08      	cmp	r3, #8
 800407c:	d008      	beq.n	8004090 <HAL_RCC_GetSysClockFreq+0x38>
 800407e:	2b00      	cmp	r3, #0
 8004080:	f040 80b4 	bne.w	80041ec <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004084:	4b5e      	ldr	r3, [pc, #376]	; (8004200 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004086:	60bb      	str	r3, [r7, #8]
       break;
 8004088:	e0b3      	b.n	80041f2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800408a:	4b5e      	ldr	r3, [pc, #376]	; (8004204 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800408c:	60bb      	str	r3, [r7, #8]
      break;
 800408e:	e0b0      	b.n	80041f2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004090:	4b5a      	ldr	r3, [pc, #360]	; (80041fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004098:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800409a:	4b58      	ldr	r3, [pc, #352]	; (80041fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d04a      	beq.n	800413c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040a6:	4b55      	ldr	r3, [pc, #340]	; (80041fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	099b      	lsrs	r3, r3, #6
 80040ac:	f04f 0400 	mov.w	r4, #0
 80040b0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80040b4:	f04f 0200 	mov.w	r2, #0
 80040b8:	ea03 0501 	and.w	r5, r3, r1
 80040bc:	ea04 0602 	and.w	r6, r4, r2
 80040c0:	4629      	mov	r1, r5
 80040c2:	4632      	mov	r2, r6
 80040c4:	f04f 0300 	mov.w	r3, #0
 80040c8:	f04f 0400 	mov.w	r4, #0
 80040cc:	0154      	lsls	r4, r2, #5
 80040ce:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80040d2:	014b      	lsls	r3, r1, #5
 80040d4:	4619      	mov	r1, r3
 80040d6:	4622      	mov	r2, r4
 80040d8:	1b49      	subs	r1, r1, r5
 80040da:	eb62 0206 	sbc.w	r2, r2, r6
 80040de:	f04f 0300 	mov.w	r3, #0
 80040e2:	f04f 0400 	mov.w	r4, #0
 80040e6:	0194      	lsls	r4, r2, #6
 80040e8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80040ec:	018b      	lsls	r3, r1, #6
 80040ee:	1a5b      	subs	r3, r3, r1
 80040f0:	eb64 0402 	sbc.w	r4, r4, r2
 80040f4:	f04f 0100 	mov.w	r1, #0
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	00e2      	lsls	r2, r4, #3
 80040fe:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004102:	00d9      	lsls	r1, r3, #3
 8004104:	460b      	mov	r3, r1
 8004106:	4614      	mov	r4, r2
 8004108:	195b      	adds	r3, r3, r5
 800410a:	eb44 0406 	adc.w	r4, r4, r6
 800410e:	f04f 0100 	mov.w	r1, #0
 8004112:	f04f 0200 	mov.w	r2, #0
 8004116:	0262      	lsls	r2, r4, #9
 8004118:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800411c:	0259      	lsls	r1, r3, #9
 800411e:	460b      	mov	r3, r1
 8004120:	4614      	mov	r4, r2
 8004122:	4618      	mov	r0, r3
 8004124:	4621      	mov	r1, r4
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f04f 0400 	mov.w	r4, #0
 800412c:	461a      	mov	r2, r3
 800412e:	4623      	mov	r3, r4
 8004130:	f7fc fd94 	bl	8000c5c <__aeabi_uldivmod>
 8004134:	4603      	mov	r3, r0
 8004136:	460c      	mov	r4, r1
 8004138:	60fb      	str	r3, [r7, #12]
 800413a:	e049      	b.n	80041d0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800413c:	4b2f      	ldr	r3, [pc, #188]	; (80041fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	099b      	lsrs	r3, r3, #6
 8004142:	f04f 0400 	mov.w	r4, #0
 8004146:	f240 11ff 	movw	r1, #511	; 0x1ff
 800414a:	f04f 0200 	mov.w	r2, #0
 800414e:	ea03 0501 	and.w	r5, r3, r1
 8004152:	ea04 0602 	and.w	r6, r4, r2
 8004156:	4629      	mov	r1, r5
 8004158:	4632      	mov	r2, r6
 800415a:	f04f 0300 	mov.w	r3, #0
 800415e:	f04f 0400 	mov.w	r4, #0
 8004162:	0154      	lsls	r4, r2, #5
 8004164:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004168:	014b      	lsls	r3, r1, #5
 800416a:	4619      	mov	r1, r3
 800416c:	4622      	mov	r2, r4
 800416e:	1b49      	subs	r1, r1, r5
 8004170:	eb62 0206 	sbc.w	r2, r2, r6
 8004174:	f04f 0300 	mov.w	r3, #0
 8004178:	f04f 0400 	mov.w	r4, #0
 800417c:	0194      	lsls	r4, r2, #6
 800417e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004182:	018b      	lsls	r3, r1, #6
 8004184:	1a5b      	subs	r3, r3, r1
 8004186:	eb64 0402 	sbc.w	r4, r4, r2
 800418a:	f04f 0100 	mov.w	r1, #0
 800418e:	f04f 0200 	mov.w	r2, #0
 8004192:	00e2      	lsls	r2, r4, #3
 8004194:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004198:	00d9      	lsls	r1, r3, #3
 800419a:	460b      	mov	r3, r1
 800419c:	4614      	mov	r4, r2
 800419e:	195b      	adds	r3, r3, r5
 80041a0:	eb44 0406 	adc.w	r4, r4, r6
 80041a4:	f04f 0100 	mov.w	r1, #0
 80041a8:	f04f 0200 	mov.w	r2, #0
 80041ac:	02a2      	lsls	r2, r4, #10
 80041ae:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80041b2:	0299      	lsls	r1, r3, #10
 80041b4:	460b      	mov	r3, r1
 80041b6:	4614      	mov	r4, r2
 80041b8:	4618      	mov	r0, r3
 80041ba:	4621      	mov	r1, r4
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f04f 0400 	mov.w	r4, #0
 80041c2:	461a      	mov	r2, r3
 80041c4:	4623      	mov	r3, r4
 80041c6:	f7fc fd49 	bl	8000c5c <__aeabi_uldivmod>
 80041ca:	4603      	mov	r3, r0
 80041cc:	460c      	mov	r4, r1
 80041ce:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80041d0:	4b0a      	ldr	r3, [pc, #40]	; (80041fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	0c1b      	lsrs	r3, r3, #16
 80041d6:	f003 0303 	and.w	r3, r3, #3
 80041da:	3301      	adds	r3, #1
 80041dc:	005b      	lsls	r3, r3, #1
 80041de:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80041e0:	68fa      	ldr	r2, [r7, #12]
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e8:	60bb      	str	r3, [r7, #8]
      break;
 80041ea:	e002      	b.n	80041f2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80041ec:	4b04      	ldr	r3, [pc, #16]	; (8004200 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80041ee:	60bb      	str	r3, [r7, #8]
      break;
 80041f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041f2:	68bb      	ldr	r3, [r7, #8]
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3714      	adds	r7, #20
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041fc:	40023800 	.word	0x40023800
 8004200:	00f42400 	.word	0x00f42400
 8004204:	007a1200 	.word	0x007a1200

08004208 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004208:	b480      	push	{r7}
 800420a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800420c:	4b03      	ldr	r3, [pc, #12]	; (800421c <HAL_RCC_GetHCLKFreq+0x14>)
 800420e:	681b      	ldr	r3, [r3, #0]
}
 8004210:	4618      	mov	r0, r3
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	20000024 	.word	0x20000024

08004220 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004224:	f7ff fff0 	bl	8004208 <HAL_RCC_GetHCLKFreq>
 8004228:	4601      	mov	r1, r0
 800422a:	4b05      	ldr	r3, [pc, #20]	; (8004240 <HAL_RCC_GetPCLK1Freq+0x20>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	0a9b      	lsrs	r3, r3, #10
 8004230:	f003 0307 	and.w	r3, r3, #7
 8004234:	4a03      	ldr	r2, [pc, #12]	; (8004244 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004236:	5cd3      	ldrb	r3, [r2, r3]
 8004238:	fa21 f303 	lsr.w	r3, r1, r3
}
 800423c:	4618      	mov	r0, r3
 800423e:	bd80      	pop	{r7, pc}
 8004240:	40023800 	.word	0x40023800
 8004244:	0800b054 	.word	0x0800b054

08004248 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800424c:	f7ff ffdc 	bl	8004208 <HAL_RCC_GetHCLKFreq>
 8004250:	4601      	mov	r1, r0
 8004252:	4b05      	ldr	r3, [pc, #20]	; (8004268 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	0b5b      	lsrs	r3, r3, #13
 8004258:	f003 0307 	and.w	r3, r3, #7
 800425c:	4a03      	ldr	r2, [pc, #12]	; (800426c <HAL_RCC_GetPCLK2Freq+0x24>)
 800425e:	5cd3      	ldrb	r3, [r2, r3]
 8004260:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004264:	4618      	mov	r0, r3
 8004266:	bd80      	pop	{r7, pc}
 8004268:	40023800 	.word	0x40023800
 800426c:	0800b054 	.word	0x0800b054

08004270 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d101      	bne.n	8004282 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e056      	b.n	8004330 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b00      	cmp	r3, #0
 8004292:	d106      	bne.n	80042a2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f004 fe6d 	bl	8008f7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2202      	movs	r2, #2
 80042a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042b8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685a      	ldr	r2, [r3, #4]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	431a      	orrs	r2, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	431a      	orrs	r2, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	691b      	ldr	r3, [r3, #16]
 80042ce:	431a      	orrs	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	695b      	ldr	r3, [r3, #20]
 80042d4:	431a      	orrs	r2, r3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	699b      	ldr	r3, [r3, #24]
 80042da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042de:	431a      	orrs	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	431a      	orrs	r2, r3
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	ea42 0103 	orr.w	r1, r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	699b      	ldr	r3, [r3, #24]
 80042fe:	0c1b      	lsrs	r3, r3, #16
 8004300:	f003 0104 	and.w	r1, r3, #4
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	430a      	orrs	r2, r1
 800430e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	69da      	ldr	r2, [r3, #28]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800431e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2201      	movs	r2, #1
 800432a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800432e:	2300      	movs	r3, #0
}
 8004330:	4618      	mov	r0, r3
 8004332:	3708      	adds	r7, #8
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b088      	sub	sp, #32
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	603b      	str	r3, [r7, #0]
 8004344:	4613      	mov	r3, r2
 8004346:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004348:	2300      	movs	r3, #0
 800434a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004352:	2b01      	cmp	r3, #1
 8004354:	d101      	bne.n	800435a <HAL_SPI_Transmit+0x22>
 8004356:	2302      	movs	r3, #2
 8004358:	e11e      	b.n	8004598 <HAL_SPI_Transmit+0x260>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004362:	f7fc fe61 	bl	8001028 <HAL_GetTick>
 8004366:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004368:	88fb      	ldrh	r3, [r7, #6]
 800436a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004372:	b2db      	uxtb	r3, r3
 8004374:	2b01      	cmp	r3, #1
 8004376:	d002      	beq.n	800437e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004378:	2302      	movs	r3, #2
 800437a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800437c:	e103      	b.n	8004586 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d002      	beq.n	800438a <HAL_SPI_Transmit+0x52>
 8004384:	88fb      	ldrh	r3, [r7, #6]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d102      	bne.n	8004390 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800438e:	e0fa      	b.n	8004586 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2203      	movs	r2, #3
 8004394:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	68ba      	ldr	r2, [r7, #8]
 80043a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	88fa      	ldrh	r2, [r7, #6]
 80043a8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	88fa      	ldrh	r2, [r7, #6]
 80043ae:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2200      	movs	r2, #0
 80043ba:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2200      	movs	r2, #0
 80043c0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043d6:	d107      	bne.n	80043e8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043e6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f2:	2b40      	cmp	r3, #64	; 0x40
 80043f4:	d007      	beq.n	8004406 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004404:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800440e:	d14b      	bne.n	80044a8 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d002      	beq.n	800441e <HAL_SPI_Transmit+0xe6>
 8004418:	8afb      	ldrh	r3, [r7, #22]
 800441a:	2b01      	cmp	r3, #1
 800441c:	d13e      	bne.n	800449c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004422:	881a      	ldrh	r2, [r3, #0]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800442e:	1c9a      	adds	r2, r3, #2
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004438:	b29b      	uxth	r3, r3
 800443a:	3b01      	subs	r3, #1
 800443c:	b29a      	uxth	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004442:	e02b      	b.n	800449c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b02      	cmp	r3, #2
 8004450:	d112      	bne.n	8004478 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004456:	881a      	ldrh	r2, [r3, #0]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004462:	1c9a      	adds	r2, r3, #2
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800446c:	b29b      	uxth	r3, r3
 800446e:	3b01      	subs	r3, #1
 8004470:	b29a      	uxth	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	86da      	strh	r2, [r3, #54]	; 0x36
 8004476:	e011      	b.n	800449c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004478:	f7fc fdd6 	bl	8001028 <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	683a      	ldr	r2, [r7, #0]
 8004484:	429a      	cmp	r2, r3
 8004486:	d803      	bhi.n	8004490 <HAL_SPI_Transmit+0x158>
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800448e:	d102      	bne.n	8004496 <HAL_SPI_Transmit+0x15e>
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d102      	bne.n	800449c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	77fb      	strb	r3, [r7, #31]
          goto error;
 800449a:	e074      	b.n	8004586 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d1ce      	bne.n	8004444 <HAL_SPI_Transmit+0x10c>
 80044a6:	e04c      	b.n	8004542 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d002      	beq.n	80044b6 <HAL_SPI_Transmit+0x17e>
 80044b0:	8afb      	ldrh	r3, [r7, #22]
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d140      	bne.n	8004538 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	330c      	adds	r3, #12
 80044c0:	7812      	ldrb	r2, [r2, #0]
 80044c2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c8:	1c5a      	adds	r2, r3, #1
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80044dc:	e02c      	b.n	8004538 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d113      	bne.n	8004514 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	330c      	adds	r3, #12
 80044f6:	7812      	ldrb	r2, [r2, #0]
 80044f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fe:	1c5a      	adds	r2, r3, #1
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004508:	b29b      	uxth	r3, r3
 800450a:	3b01      	subs	r3, #1
 800450c:	b29a      	uxth	r2, r3
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	86da      	strh	r2, [r3, #54]	; 0x36
 8004512:	e011      	b.n	8004538 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004514:	f7fc fd88 	bl	8001028 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	683a      	ldr	r2, [r7, #0]
 8004520:	429a      	cmp	r2, r3
 8004522:	d803      	bhi.n	800452c <HAL_SPI_Transmit+0x1f4>
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800452a:	d102      	bne.n	8004532 <HAL_SPI_Transmit+0x1fa>
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d102      	bne.n	8004538 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004536:	e026      	b.n	8004586 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800453c:	b29b      	uxth	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1cd      	bne.n	80044de <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004542:	69ba      	ldr	r2, [r7, #24]
 8004544:	6839      	ldr	r1, [r7, #0]
 8004546:	68f8      	ldr	r0, [r7, #12]
 8004548:	f000 fcc4 	bl	8004ed4 <SPI_EndRxTxTransaction>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d002      	beq.n	8004558 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2220      	movs	r2, #32
 8004556:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d10a      	bne.n	8004576 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004560:	2300      	movs	r3, #0
 8004562:	613b      	str	r3, [r7, #16]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	613b      	str	r3, [r7, #16]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	613b      	str	r3, [r7, #16]
 8004574:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800457a:	2b00      	cmp	r3, #0
 800457c:	d002      	beq.n	8004584 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	77fb      	strb	r3, [r7, #31]
 8004582:	e000      	b.n	8004586 <HAL_SPI_Transmit+0x24e>
  }

error:
 8004584:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004596:	7ffb      	ldrb	r3, [r7, #31]
}
 8004598:	4618      	mov	r0, r3
 800459a:	3720      	adds	r7, #32
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b088      	sub	sp, #32
 80045a4:	af02      	add	r7, sp, #8
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	603b      	str	r3, [r7, #0]
 80045ac:	4613      	mov	r3, r2
 80045ae:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80045b0:	2300      	movs	r3, #0
 80045b2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045bc:	d112      	bne.n	80045e4 <HAL_SPI_Receive+0x44>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10e      	bne.n	80045e4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2204      	movs	r2, #4
 80045ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80045ce:	88fa      	ldrh	r2, [r7, #6]
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	4613      	mov	r3, r2
 80045d6:	68ba      	ldr	r2, [r7, #8]
 80045d8:	68b9      	ldr	r1, [r7, #8]
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f000 f8e9 	bl	80047b2 <HAL_SPI_TransmitReceive>
 80045e0:	4603      	mov	r3, r0
 80045e2:	e0e2      	b.n	80047aa <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d101      	bne.n	80045f2 <HAL_SPI_Receive+0x52>
 80045ee:	2302      	movs	r3, #2
 80045f0:	e0db      	b.n	80047aa <HAL_SPI_Receive+0x20a>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2201      	movs	r2, #1
 80045f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045fa:	f7fc fd15 	bl	8001028 <HAL_GetTick>
 80045fe:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004606:	b2db      	uxtb	r3, r3
 8004608:	2b01      	cmp	r3, #1
 800460a:	d002      	beq.n	8004612 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800460c:	2302      	movs	r3, #2
 800460e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004610:	e0c2      	b.n	8004798 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d002      	beq.n	800461e <HAL_SPI_Receive+0x7e>
 8004618:	88fb      	ldrh	r3, [r7, #6]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d102      	bne.n	8004624 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004622:	e0b9      	b.n	8004798 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2204      	movs	r2, #4
 8004628:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	88fa      	ldrh	r2, [r7, #6]
 800463c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	88fa      	ldrh	r2, [r7, #6]
 8004642:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2200      	movs	r2, #0
 800465a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800466a:	d107      	bne.n	800467c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800467a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004686:	2b40      	cmp	r3, #64	; 0x40
 8004688:	d007      	beq.n	800469a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004698:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d162      	bne.n	8004768 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80046a2:	e02e      	b.n	8004702 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d115      	bne.n	80046de <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f103 020c 	add.w	r2, r3, #12
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046be:	7812      	ldrb	r2, [r2, #0]
 80046c0:	b2d2      	uxtb	r2, r2
 80046c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c8:	1c5a      	adds	r2, r3, #1
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	3b01      	subs	r3, #1
 80046d6:	b29a      	uxth	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	87da      	strh	r2, [r3, #62]	; 0x3e
 80046dc:	e011      	b.n	8004702 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046de:	f7fc fca3 	bl	8001028 <HAL_GetTick>
 80046e2:	4602      	mov	r2, r0
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	683a      	ldr	r2, [r7, #0]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d803      	bhi.n	80046f6 <HAL_SPI_Receive+0x156>
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046f4:	d102      	bne.n	80046fc <HAL_SPI_Receive+0x15c>
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d102      	bne.n	8004702 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80046fc:	2303      	movs	r3, #3
 80046fe:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004700:	e04a      	b.n	8004798 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004706:	b29b      	uxth	r3, r3
 8004708:	2b00      	cmp	r3, #0
 800470a:	d1cb      	bne.n	80046a4 <HAL_SPI_Receive+0x104>
 800470c:	e031      	b.n	8004772 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f003 0301 	and.w	r3, r3, #1
 8004718:	2b01      	cmp	r3, #1
 800471a:	d113      	bne.n	8004744 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68da      	ldr	r2, [r3, #12]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004726:	b292      	uxth	r2, r2
 8004728:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472e:	1c9a      	adds	r2, r3, #2
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004738:	b29b      	uxth	r3, r3
 800473a:	3b01      	subs	r3, #1
 800473c:	b29a      	uxth	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004742:	e011      	b.n	8004768 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004744:	f7fc fc70 	bl	8001028 <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	683a      	ldr	r2, [r7, #0]
 8004750:	429a      	cmp	r2, r3
 8004752:	d803      	bhi.n	800475c <HAL_SPI_Receive+0x1bc>
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800475a:	d102      	bne.n	8004762 <HAL_SPI_Receive+0x1c2>
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d102      	bne.n	8004768 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8004762:	2303      	movs	r3, #3
 8004764:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004766:	e017      	b.n	8004798 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800476c:	b29b      	uxth	r3, r3
 800476e:	2b00      	cmp	r3, #0
 8004770:	d1cd      	bne.n	800470e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004772:	693a      	ldr	r2, [r7, #16]
 8004774:	6839      	ldr	r1, [r7, #0]
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	f000 fb46 	bl	8004e08 <SPI_EndRxTransaction>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d002      	beq.n	8004788 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2220      	movs	r2, #32
 8004786:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800478c:	2b00      	cmp	r3, #0
 800478e:	d002      	beq.n	8004796 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	75fb      	strb	r3, [r7, #23]
 8004794:	e000      	b.n	8004798 <HAL_SPI_Receive+0x1f8>
  }

error :
 8004796:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80047a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3718      	adds	r7, #24
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}

080047b2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80047b2:	b580      	push	{r7, lr}
 80047b4:	b08c      	sub	sp, #48	; 0x30
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	60f8      	str	r0, [r7, #12]
 80047ba:	60b9      	str	r1, [r7, #8]
 80047bc:	607a      	str	r2, [r7, #4]
 80047be:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80047c0:	2301      	movs	r3, #1
 80047c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80047c4:	2300      	movs	r3, #0
 80047c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d101      	bne.n	80047d8 <HAL_SPI_TransmitReceive+0x26>
 80047d4:	2302      	movs	r3, #2
 80047d6:	e18a      	b.n	8004aee <HAL_SPI_TransmitReceive+0x33c>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047e0:	f7fc fc22 	bl	8001028 <HAL_GetTick>
 80047e4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80047f6:	887b      	ldrh	r3, [r7, #2]
 80047f8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80047fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d00f      	beq.n	8004822 <HAL_SPI_TransmitReceive+0x70>
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004808:	d107      	bne.n	800481a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d103      	bne.n	800481a <HAL_SPI_TransmitReceive+0x68>
 8004812:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004816:	2b04      	cmp	r3, #4
 8004818:	d003      	beq.n	8004822 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800481a:	2302      	movs	r3, #2
 800481c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004820:	e15b      	b.n	8004ada <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d005      	beq.n	8004834 <HAL_SPI_TransmitReceive+0x82>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d002      	beq.n	8004834 <HAL_SPI_TransmitReceive+0x82>
 800482e:	887b      	ldrh	r3, [r7, #2]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d103      	bne.n	800483c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800483a:	e14e      	b.n	8004ada <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2b04      	cmp	r3, #4
 8004846:	d003      	beq.n	8004850 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2205      	movs	r2, #5
 800484c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2200      	movs	r2, #0
 8004854:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	887a      	ldrh	r2, [r7, #2]
 8004860:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	887a      	ldrh	r2, [r7, #2]
 8004866:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	887a      	ldrh	r2, [r7, #2]
 8004872:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	887a      	ldrh	r2, [r7, #2]
 8004878:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004890:	2b40      	cmp	r3, #64	; 0x40
 8004892:	d007      	beq.n	80048a4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048ac:	d178      	bne.n	80049a0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d002      	beq.n	80048bc <HAL_SPI_TransmitReceive+0x10a>
 80048b6:	8b7b      	ldrh	r3, [r7, #26]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d166      	bne.n	800498a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c0:	881a      	ldrh	r2, [r3, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048cc:	1c9a      	adds	r2, r3, #2
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	3b01      	subs	r3, #1
 80048da:	b29a      	uxth	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048e0:	e053      	b.n	800498a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f003 0302 	and.w	r3, r3, #2
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d11b      	bne.n	8004928 <HAL_SPI_TransmitReceive+0x176>
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d016      	beq.n	8004928 <HAL_SPI_TransmitReceive+0x176>
 80048fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d113      	bne.n	8004928 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004904:	881a      	ldrh	r2, [r3, #0]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004910:	1c9a      	adds	r2, r3, #2
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800491a:	b29b      	uxth	r3, r3
 800491c:	3b01      	subs	r3, #1
 800491e:	b29a      	uxth	r2, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004924:	2300      	movs	r3, #0
 8004926:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b01      	cmp	r3, #1
 8004934:	d119      	bne.n	800496a <HAL_SPI_TransmitReceive+0x1b8>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800493a:	b29b      	uxth	r3, r3
 800493c:	2b00      	cmp	r3, #0
 800493e:	d014      	beq.n	800496a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68da      	ldr	r2, [r3, #12]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800494a:	b292      	uxth	r2, r2
 800494c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004952:	1c9a      	adds	r2, r3, #2
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800495c:	b29b      	uxth	r3, r3
 800495e:	3b01      	subs	r3, #1
 8004960:	b29a      	uxth	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004966:	2301      	movs	r3, #1
 8004968:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800496a:	f7fc fb5d 	bl	8001028 <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004976:	429a      	cmp	r2, r3
 8004978:	d807      	bhi.n	800498a <HAL_SPI_TransmitReceive+0x1d8>
 800497a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800497c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004980:	d003      	beq.n	800498a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004982:	2303      	movs	r3, #3
 8004984:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004988:	e0a7      	b.n	8004ada <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800498e:	b29b      	uxth	r3, r3
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1a6      	bne.n	80048e2 <HAL_SPI_TransmitReceive+0x130>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004998:	b29b      	uxth	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d1a1      	bne.n	80048e2 <HAL_SPI_TransmitReceive+0x130>
 800499e:	e07c      	b.n	8004a9a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d002      	beq.n	80049ae <HAL_SPI_TransmitReceive+0x1fc>
 80049a8:	8b7b      	ldrh	r3, [r7, #26]
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d16b      	bne.n	8004a86 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	330c      	adds	r3, #12
 80049b8:	7812      	ldrb	r2, [r2, #0]
 80049ba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c0:	1c5a      	adds	r2, r3, #1
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	3b01      	subs	r3, #1
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049d4:	e057      	b.n	8004a86 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f003 0302 	and.w	r3, r3, #2
 80049e0:	2b02      	cmp	r3, #2
 80049e2:	d11c      	bne.n	8004a1e <HAL_SPI_TransmitReceive+0x26c>
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d017      	beq.n	8004a1e <HAL_SPI_TransmitReceive+0x26c>
 80049ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d114      	bne.n	8004a1e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	330c      	adds	r3, #12
 80049fe:	7812      	ldrb	r2, [r2, #0]
 8004a00:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a06:	1c5a      	adds	r2, r3, #1
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	3b01      	subs	r3, #1
 8004a14:	b29a      	uxth	r2, r3
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d119      	bne.n	8004a60 <HAL_SPI_TransmitReceive+0x2ae>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d014      	beq.n	8004a60 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68da      	ldr	r2, [r3, #12]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a40:	b2d2      	uxtb	r2, r2
 8004a42:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a48:	1c5a      	adds	r2, r3, #1
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	3b01      	subs	r3, #1
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a60:	f7fc fae2 	bl	8001028 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d803      	bhi.n	8004a78 <HAL_SPI_TransmitReceive+0x2c6>
 8004a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a72:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a76:	d102      	bne.n	8004a7e <HAL_SPI_TransmitReceive+0x2cc>
 8004a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d103      	bne.n	8004a86 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004a84:	e029      	b.n	8004ada <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d1a2      	bne.n	80049d6 <HAL_SPI_TransmitReceive+0x224>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d19d      	bne.n	80049d6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a9c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004a9e:	68f8      	ldr	r0, [r7, #12]
 8004aa0:	f000 fa18 	bl	8004ed4 <SPI_EndRxTxTransaction>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d006      	beq.n	8004ab8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2220      	movs	r2, #32
 8004ab4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004ab6:	e010      	b.n	8004ada <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d10b      	bne.n	8004ad8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	617b      	str	r3, [r7, #20]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	617b      	str	r3, [r7, #20]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	617b      	str	r3, [r7, #20]
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	e000      	b.n	8004ada <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004ad8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2201      	movs	r2, #1
 8004ade:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004aea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3730      	adds	r7, #48	; 0x30
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
	...

08004af8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b088      	sub	sp, #32
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004b10:	69bb      	ldr	r3, [r7, #24]
 8004b12:	099b      	lsrs	r3, r3, #6
 8004b14:	f003 0301 	and.w	r3, r3, #1
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d10f      	bne.n	8004b3c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00a      	beq.n	8004b3c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	099b      	lsrs	r3, r3, #6
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d004      	beq.n	8004b3c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	4798      	blx	r3
    return;
 8004b3a:	e0d8      	b.n	8004cee <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004b3c:	69bb      	ldr	r3, [r7, #24]
 8004b3e:	085b      	lsrs	r3, r3, #1
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d00a      	beq.n	8004b5e <HAL_SPI_IRQHandler+0x66>
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	09db      	lsrs	r3, r3, #7
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d004      	beq.n	8004b5e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	4798      	blx	r3
    return;
 8004b5c:	e0c7      	b.n	8004cee <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	095b      	lsrs	r3, r3, #5
 8004b62:	f003 0301 	and.w	r3, r3, #1
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d10c      	bne.n	8004b84 <HAL_SPI_IRQHandler+0x8c>
 8004b6a:	69bb      	ldr	r3, [r7, #24]
 8004b6c:	099b      	lsrs	r3, r3, #6
 8004b6e:	f003 0301 	and.w	r3, r3, #1
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d106      	bne.n	8004b84 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	0a1b      	lsrs	r3, r3, #8
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	f000 80b5 	beq.w	8004cee <HAL_SPI_IRQHandler+0x1f6>
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	095b      	lsrs	r3, r3, #5
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f000 80ae 	beq.w	8004cee <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	099b      	lsrs	r3, r3, #6
 8004b96:	f003 0301 	and.w	r3, r3, #1
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d023      	beq.n	8004be6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	2b03      	cmp	r3, #3
 8004ba8:	d011      	beq.n	8004bce <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bae:	f043 0204 	orr.w	r2, r3, #4
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	617b      	str	r3, [r7, #20]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	617b      	str	r3, [r7, #20]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	617b      	str	r3, [r7, #20]
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	e00b      	b.n	8004be6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bce:	2300      	movs	r3, #0
 8004bd0:	613b      	str	r3, [r7, #16]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	613b      	str	r3, [r7, #16]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	613b      	str	r3, [r7, #16]
 8004be2:	693b      	ldr	r3, [r7, #16]
        return;
 8004be4:	e083      	b.n	8004cee <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	095b      	lsrs	r3, r3, #5
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d014      	beq.n	8004c1c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bf6:	f043 0201 	orr.w	r2, r3, #1
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004bfe:	2300      	movs	r3, #0
 8004c00:	60fb      	str	r3, [r7, #12]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	60fb      	str	r3, [r7, #12]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c18:	601a      	str	r2, [r3, #0]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	0a1b      	lsrs	r3, r3, #8
 8004c20:	f003 0301 	and.w	r3, r3, #1
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d00c      	beq.n	8004c42 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2c:	f043 0208 	orr.w	r2, r3, #8
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004c34:	2300      	movs	r3, #0
 8004c36:	60bb      	str	r3, [r7, #8]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	60bb      	str	r3, [r7, #8]
 8004c40:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d050      	beq.n	8004cec <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	685a      	ldr	r2, [r3, #4]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c58:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	f003 0302 	and.w	r3, r3, #2
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d104      	bne.n	8004c76 <HAL_SPI_IRQHandler+0x17e>
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d034      	beq.n	8004ce0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	685a      	ldr	r2, [r3, #4]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f022 0203 	bic.w	r2, r2, #3
 8004c84:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d011      	beq.n	8004cb2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c92:	4a18      	ldr	r2, [pc, #96]	; (8004cf4 <HAL_SPI_IRQHandler+0x1fc>)
 8004c94:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7fd fa3a 	bl	8002114 <HAL_DMA_Abort_IT>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d005      	beq.n	8004cb2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004caa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d016      	beq.n	8004ce8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cbe:	4a0d      	ldr	r2, [pc, #52]	; (8004cf4 <HAL_SPI_IRQHandler+0x1fc>)
 8004cc0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f7fd fa24 	bl	8002114 <HAL_DMA_Abort_IT>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00a      	beq.n	8004ce8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cd6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004cde:	e003      	b.n	8004ce8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 f809 	bl	8004cf8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004ce6:	e000      	b.n	8004cea <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004ce8:	bf00      	nop
    return;
 8004cea:	bf00      	nop
 8004cec:	bf00      	nop
  }
}
 8004cee:	3720      	adds	r7, #32
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	08004d0d 	.word	0x08004d0d

08004cf8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d18:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f7ff ffe6 	bl	8004cf8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d2c:	bf00      	nop
 8004d2e:	3710      	adds	r7, #16
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	603b      	str	r3, [r7, #0]
 8004d40:	4613      	mov	r3, r2
 8004d42:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d44:	e04c      	b.n	8004de0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d4c:	d048      	beq.n	8004de0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004d4e:	f7fc f96b 	bl	8001028 <HAL_GetTick>
 8004d52:	4602      	mov	r2, r0
 8004d54:	69bb      	ldr	r3, [r7, #24]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	683a      	ldr	r2, [r7, #0]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d902      	bls.n	8004d64 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d13d      	bne.n	8004de0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	685a      	ldr	r2, [r3, #4]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d72:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d7c:	d111      	bne.n	8004da2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d86:	d004      	beq.n	8004d92 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d90:	d107      	bne.n	8004da2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004da0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004da6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004daa:	d10f      	bne.n	8004dcc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004dba:	601a      	str	r2, [r3, #0]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004dca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e00f      	b.n	8004e00 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	689a      	ldr	r2, [r3, #8]
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	4013      	ands	r3, r2
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	bf0c      	ite	eq
 8004df0:	2301      	moveq	r3, #1
 8004df2:	2300      	movne	r3, #0
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	461a      	mov	r2, r3
 8004df8:	79fb      	ldrb	r3, [r7, #7]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d1a3      	bne.n	8004d46 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3710      	adds	r7, #16
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af02      	add	r7, sp, #8
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e1c:	d111      	bne.n	8004e42 <SPI_EndRxTransaction+0x3a>
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e26:	d004      	beq.n	8004e32 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e30:	d107      	bne.n	8004e42 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e40:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e4a:	d12a      	bne.n	8004ea2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e54:	d012      	beq.n	8004e7c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	9300      	str	r3, [sp, #0]
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	2180      	movs	r1, #128	; 0x80
 8004e60:	68f8      	ldr	r0, [r7, #12]
 8004e62:	f7ff ff67 	bl	8004d34 <SPI_WaitFlagStateUntilTimeout>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d02d      	beq.n	8004ec8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e70:	f043 0220 	orr.w	r2, r3, #32
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e026      	b.n	8004eca <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	9300      	str	r3, [sp, #0]
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	2200      	movs	r2, #0
 8004e84:	2101      	movs	r1, #1
 8004e86:	68f8      	ldr	r0, [r7, #12]
 8004e88:	f7ff ff54 	bl	8004d34 <SPI_WaitFlagStateUntilTimeout>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d01a      	beq.n	8004ec8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e96:	f043 0220 	orr.w	r2, r3, #32
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e013      	b.n	8004eca <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	9300      	str	r3, [sp, #0]
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	2101      	movs	r1, #1
 8004eac:	68f8      	ldr	r0, [r7, #12]
 8004eae:	f7ff ff41 	bl	8004d34 <SPI_WaitFlagStateUntilTimeout>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d007      	beq.n	8004ec8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ebc:	f043 0220 	orr.w	r2, r3, #32
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e000      	b.n	8004eca <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3710      	adds	r7, #16
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
	...

08004ed4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b088      	sub	sp, #32
 8004ed8:	af02      	add	r7, sp, #8
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004ee0:	4b1b      	ldr	r3, [pc, #108]	; (8004f50 <SPI_EndRxTxTransaction+0x7c>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a1b      	ldr	r2, [pc, #108]	; (8004f54 <SPI_EndRxTxTransaction+0x80>)
 8004ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eea:	0d5b      	lsrs	r3, r3, #21
 8004eec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004ef0:	fb02 f303 	mul.w	r3, r2, r3
 8004ef4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004efe:	d112      	bne.n	8004f26 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	9300      	str	r3, [sp, #0]
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	2200      	movs	r2, #0
 8004f08:	2180      	movs	r1, #128	; 0x80
 8004f0a:	68f8      	ldr	r0, [r7, #12]
 8004f0c:	f7ff ff12 	bl	8004d34 <SPI_WaitFlagStateUntilTimeout>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d016      	beq.n	8004f44 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f1a:	f043 0220 	orr.w	r2, r3, #32
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e00f      	b.n	8004f46 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d00a      	beq.n	8004f42 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f3c:	2b80      	cmp	r3, #128	; 0x80
 8004f3e:	d0f2      	beq.n	8004f26 <SPI_EndRxTxTransaction+0x52>
 8004f40:	e000      	b.n	8004f44 <SPI_EndRxTxTransaction+0x70>
        break;
 8004f42:	bf00      	nop
  }

  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3718      	adds	r7, #24
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	20000024 	.word	0x20000024
 8004f54:	165e9f81 	.word	0x165e9f81

08004f58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d101      	bne.n	8004f6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e01d      	b.n	8004fa6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d106      	bne.n	8004f84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f004 f84c 	bl	800901c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2202      	movs	r2, #2
 8004f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	3304      	adds	r3, #4
 8004f94:	4619      	mov	r1, r3
 8004f96:	4610      	mov	r0, r2
 8004f98:	f000 fdb8 	bl	8005b0c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3708      	adds	r7, #8
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}

08004fae <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004fae:	b580      	push	{r7, lr}
 8004fb0:	b082      	sub	sp, #8
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d101      	bne.n	8004fc0 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e01d      	b.n	8004ffc <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d106      	bne.n	8004fda <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 f815 	bl	8005004 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2202      	movs	r2, #2
 8004fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	3304      	adds	r3, #4
 8004fea:	4619      	mov	r1, r3
 8004fec:	4610      	mov	r0, r2
 8004fee:	f000 fd8d 	bl	8005b0c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3708      	adds	r7, #8
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005004:	b480      	push	{r7}
 8005006:	b083      	sub	sp, #12
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800500c:	bf00      	nop
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	2201      	movs	r2, #1
 8005028:	6839      	ldr	r1, [r7, #0]
 800502a:	4618      	mov	r0, r3
 800502c:	f001 f982 	bl	8006334 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a15      	ldr	r2, [pc, #84]	; (800508c <HAL_TIM_OC_Start+0x74>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d004      	beq.n	8005044 <HAL_TIM_OC_Start+0x2c>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a14      	ldr	r2, [pc, #80]	; (8005090 <HAL_TIM_OC_Start+0x78>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d101      	bne.n	8005048 <HAL_TIM_OC_Start+0x30>
 8005044:	2301      	movs	r3, #1
 8005046:	e000      	b.n	800504a <HAL_TIM_OC_Start+0x32>
 8005048:	2300      	movs	r3, #0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d007      	beq.n	800505e <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800505c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f003 0307 	and.w	r3, r3, #7
 8005068:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2b06      	cmp	r3, #6
 800506e:	d007      	beq.n	8005080 <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	40010000 	.word	0x40010000
 8005090:	40010400 	.word	0x40010400

08005094 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b082      	sub	sp, #8
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d101      	bne.n	80050a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e01d      	b.n	80050e2 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d106      	bne.n	80050c0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f000 f815 	bl	80050ea <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2202      	movs	r2, #2
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	3304      	adds	r3, #4
 80050d0:	4619      	mov	r1, r3
 80050d2:	4610      	mov	r0, r2
 80050d4:	f000 fd1a 	bl	8005b0c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3708      	adds	r7, #8
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80050ea:	b480      	push	{r7}
 80050ec:	b083      	sub	sp, #12
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80050f2:	bf00      	nop
 80050f4:	370c      	adds	r7, #12
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
	...

08005100 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2201      	movs	r2, #1
 8005110:	6839      	ldr	r1, [r7, #0]
 8005112:	4618      	mov	r0, r3
 8005114:	f001 f90e 	bl	8006334 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a15      	ldr	r2, [pc, #84]	; (8005174 <HAL_TIM_PWM_Start+0x74>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d004      	beq.n	800512c <HAL_TIM_PWM_Start+0x2c>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a14      	ldr	r2, [pc, #80]	; (8005178 <HAL_TIM_PWM_Start+0x78>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d101      	bne.n	8005130 <HAL_TIM_PWM_Start+0x30>
 800512c:	2301      	movs	r3, #1
 800512e:	e000      	b.n	8005132 <HAL_TIM_PWM_Start+0x32>
 8005130:	2300      	movs	r3, #0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d007      	beq.n	8005146 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005144:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	f003 0307 	and.w	r3, r3, #7
 8005150:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2b06      	cmp	r3, #6
 8005156:	d007      	beq.n	8005168 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f042 0201 	orr.w	r2, r2, #1
 8005166:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	40010000 	.word	0x40010000
 8005178:	40010400 	.word	0x40010400

0800517c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e01d      	b.n	80051ca <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d106      	bne.n	80051a8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 f815 	bl	80051d2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2202      	movs	r2, #2
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	3304      	adds	r3, #4
 80051b8:	4619      	mov	r1, r3
 80051ba:	4610      	mov	r0, r2
 80051bc:	f000 fca6 	bl	8005b0c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3708      	adds	r7, #8
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}

080051d2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80051d2:	b480      	push	{r7}
 80051d4:	b083      	sub	sp, #12
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80051da:	bf00      	nop
 80051dc:	370c      	adds	r7, #12
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr

080051e6 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80051e6:	b580      	push	{r7, lr}
 80051e8:	b086      	sub	sp, #24
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
 80051ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d101      	bne.n	80051fa <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e083      	b.n	8005302 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005200:	b2db      	uxtb	r3, r3
 8005202:	2b00      	cmp	r3, #0
 8005204:	d106      	bne.n	8005214 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f003 ffda 	bl	80091c8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2202      	movs	r2, #2
 8005218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	6812      	ldr	r2, [r2, #0]
 8005226:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800522a:	f023 0307 	bic.w	r3, r3, #7
 800522e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	3304      	adds	r3, #4
 8005238:	4619      	mov	r1, r3
 800523a:	4610      	mov	r0, r2
 800523c:	f000 fc66 	bl	8005b0c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6a1b      	ldr	r3, [r3, #32]
 8005256:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	697a      	ldr	r2, [r7, #20]
 800525e:	4313      	orrs	r3, r2
 8005260:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005268:	f023 0303 	bic.w	r3, r3, #3
 800526c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	689a      	ldr	r2, [r3, #8]
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	021b      	lsls	r3, r3, #8
 8005278:	4313      	orrs	r3, r2
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	4313      	orrs	r3, r2
 800527e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005286:	f023 030c 	bic.w	r3, r3, #12
 800528a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005292:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005296:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	68da      	ldr	r2, [r3, #12]
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	69db      	ldr	r3, [r3, #28]
 80052a0:	021b      	lsls	r3, r3, #8
 80052a2:	4313      	orrs	r3, r2
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	011a      	lsls	r2, r3, #4
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	6a1b      	ldr	r3, [r3, #32]
 80052b4:	031b      	lsls	r3, r3, #12
 80052b6:	4313      	orrs	r3, r2
 80052b8:	693a      	ldr	r2, [r7, #16]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80052c4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80052cc:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	685a      	ldr	r2, [r3, #4]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	011b      	lsls	r3, r3, #4
 80052d8:	4313      	orrs	r3, r2
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	4313      	orrs	r3, r2
 80052de:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	697a      	ldr	r2, [r7, #20]
 80052e6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	693a      	ldr	r2, [r7, #16]
 80052ee:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3718      	adds	r7, #24
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}

0800530a <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800530a:	b580      	push	{r7, lr}
 800530c:	b082      	sub	sp, #8
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
 8005312:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d002      	beq.n	8005320 <HAL_TIM_Encoder_Start_IT+0x16>
 800531a:	2b04      	cmp	r3, #4
 800531c:	d010      	beq.n	8005340 <HAL_TIM_Encoder_Start_IT+0x36>
 800531e:	e01f      	b.n	8005360 <HAL_TIM_Encoder_Start_IT+0x56>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2201      	movs	r2, #1
 8005326:	2100      	movs	r1, #0
 8005328:	4618      	mov	r0, r3
 800532a:	f001 f803 	bl	8006334 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68da      	ldr	r2, [r3, #12]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f042 0202 	orr.w	r2, r2, #2
 800533c:	60da      	str	r2, [r3, #12]
      break;
 800533e:	e02e      	b.n	800539e <HAL_TIM_Encoder_Start_IT+0x94>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2201      	movs	r2, #1
 8005346:	2104      	movs	r1, #4
 8005348:	4618      	mov	r0, r3
 800534a:	f000 fff3 	bl	8006334 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68da      	ldr	r2, [r3, #12]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f042 0204 	orr.w	r2, r2, #4
 800535c:	60da      	str	r2, [r3, #12]
      break;
 800535e:	e01e      	b.n	800539e <HAL_TIM_Encoder_Start_IT+0x94>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2201      	movs	r2, #1
 8005366:	2100      	movs	r1, #0
 8005368:	4618      	mov	r0, r3
 800536a:	f000 ffe3 	bl	8006334 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2201      	movs	r2, #1
 8005374:	2104      	movs	r1, #4
 8005376:	4618      	mov	r0, r3
 8005378:	f000 ffdc 	bl	8006334 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68da      	ldr	r2, [r3, #12]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f042 0202 	orr.w	r2, r2, #2
 800538a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68da      	ldr	r2, [r3, #12]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f042 0204 	orr.w	r2, r2, #4
 800539a:	60da      	str	r2, [r3, #12]
      break;
 800539c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f042 0201 	orr.w	r2, r2, #1
 80053ac:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80053ae:	2300      	movs	r3, #0
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3708      	adds	r7, #8
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}

080053b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b082      	sub	sp, #8
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d122      	bne.n	8005414 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	f003 0302 	and.w	r3, r3, #2
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d11b      	bne.n	8005414 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f06f 0202 	mvn.w	r2, #2
 80053e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2201      	movs	r2, #1
 80053ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	699b      	ldr	r3, [r3, #24]
 80053f2:	f003 0303 	and.w	r3, r3, #3
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d003      	beq.n	8005402 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f003 f910 	bl	8008620 <HAL_TIM_IC_CaptureCallback>
 8005400:	e005      	b.n	800540e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 fb63 	bl	8005ace <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 fb6a 	bl	8005ae2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	f003 0304 	and.w	r3, r3, #4
 800541e:	2b04      	cmp	r3, #4
 8005420:	d122      	bne.n	8005468 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	f003 0304 	and.w	r3, r3, #4
 800542c:	2b04      	cmp	r3, #4
 800542e:	d11b      	bne.n	8005468 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f06f 0204 	mvn.w	r2, #4
 8005438:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2202      	movs	r2, #2
 800543e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800544a:	2b00      	cmp	r3, #0
 800544c:	d003      	beq.n	8005456 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f003 f8e6 	bl	8008620 <HAL_TIM_IC_CaptureCallback>
 8005454:	e005      	b.n	8005462 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 fb39 	bl	8005ace <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f000 fb40 	bl	8005ae2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	691b      	ldr	r3, [r3, #16]
 800546e:	f003 0308 	and.w	r3, r3, #8
 8005472:	2b08      	cmp	r3, #8
 8005474:	d122      	bne.n	80054bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68db      	ldr	r3, [r3, #12]
 800547c:	f003 0308 	and.w	r3, r3, #8
 8005480:	2b08      	cmp	r3, #8
 8005482:	d11b      	bne.n	80054bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f06f 0208 	mvn.w	r2, #8
 800548c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2204      	movs	r2, #4
 8005492:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	69db      	ldr	r3, [r3, #28]
 800549a:	f003 0303 	and.w	r3, r3, #3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d003      	beq.n	80054aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f003 f8bc 	bl	8008620 <HAL_TIM_IC_CaptureCallback>
 80054a8:	e005      	b.n	80054b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 fb0f 	bl	8005ace <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 fb16 	bl	8005ae2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	691b      	ldr	r3, [r3, #16]
 80054c2:	f003 0310 	and.w	r3, r3, #16
 80054c6:	2b10      	cmp	r3, #16
 80054c8:	d122      	bne.n	8005510 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	f003 0310 	and.w	r3, r3, #16
 80054d4:	2b10      	cmp	r3, #16
 80054d6:	d11b      	bne.n	8005510 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f06f 0210 	mvn.w	r2, #16
 80054e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2208      	movs	r2, #8
 80054e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	69db      	ldr	r3, [r3, #28]
 80054ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d003      	beq.n	80054fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f003 f892 	bl	8008620 <HAL_TIM_IC_CaptureCallback>
 80054fc:	e005      	b.n	800550a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 fae5 	bl	8005ace <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f000 faec 	bl	8005ae2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	f003 0301 	and.w	r3, r3, #1
 800551a:	2b01      	cmp	r3, #1
 800551c:	d10e      	bne.n	800553c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	f003 0301 	and.w	r3, r3, #1
 8005528:	2b01      	cmp	r3, #1
 800552a:	d107      	bne.n	800553c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f06f 0201 	mvn.w	r2, #1
 8005534:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 fabf 	bl	8005aba <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	691b      	ldr	r3, [r3, #16]
 8005542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005546:	2b80      	cmp	r3, #128	; 0x80
 8005548:	d10e      	bne.n	8005568 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005554:	2b80      	cmp	r3, #128	; 0x80
 8005556:	d107      	bne.n	8005568 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f001 f80e 	bl	8006584 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005572:	2b40      	cmp	r3, #64	; 0x40
 8005574:	d10e      	bne.n	8005594 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005580:	2b40      	cmp	r3, #64	; 0x40
 8005582:	d107      	bne.n	8005594 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800558c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 fab1 	bl	8005af6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	f003 0320 	and.w	r3, r3, #32
 800559e:	2b20      	cmp	r3, #32
 80055a0:	d10e      	bne.n	80055c0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	f003 0320 	and.w	r3, r3, #32
 80055ac:	2b20      	cmp	r3, #32
 80055ae:	d107      	bne.n	80055c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f06f 0220 	mvn.w	r2, #32
 80055b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 ffd8 	bl	8006570 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055c0:	bf00      	nop
 80055c2:	3708      	adds	r7, #8
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d101      	bne.n	80055e2 <HAL_TIM_OC_ConfigChannel+0x1a>
 80055de:	2302      	movs	r3, #2
 80055e0:	e04e      	b.n	8005680 <HAL_TIM_OC_ConfigChannel+0xb8>
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2201      	movs	r2, #1
 80055e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2202      	movs	r2, #2
 80055ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2b0c      	cmp	r3, #12
 80055f6:	d839      	bhi.n	800566c <HAL_TIM_OC_ConfigChannel+0xa4>
 80055f8:	a201      	add	r2, pc, #4	; (adr r2, 8005600 <HAL_TIM_OC_ConfigChannel+0x38>)
 80055fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055fe:	bf00      	nop
 8005600:	08005635 	.word	0x08005635
 8005604:	0800566d 	.word	0x0800566d
 8005608:	0800566d 	.word	0x0800566d
 800560c:	0800566d 	.word	0x0800566d
 8005610:	08005643 	.word	0x08005643
 8005614:	0800566d 	.word	0x0800566d
 8005618:	0800566d 	.word	0x0800566d
 800561c:	0800566d 	.word	0x0800566d
 8005620:	08005651 	.word	0x08005651
 8005624:	0800566d 	.word	0x0800566d
 8005628:	0800566d 	.word	0x0800566d
 800562c:	0800566d 	.word	0x0800566d
 8005630:	0800565f 	.word	0x0800565f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68b9      	ldr	r1, [r7, #8]
 800563a:	4618      	mov	r0, r3
 800563c:	f000 fb06 	bl	8005c4c <TIM_OC1_SetConfig>
      break;
 8005640:	e015      	b.n	800566e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	68b9      	ldr	r1, [r7, #8]
 8005648:	4618      	mov	r0, r3
 800564a:	f000 fb6f 	bl	8005d2c <TIM_OC2_SetConfig>
      break;
 800564e:	e00e      	b.n	800566e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68b9      	ldr	r1, [r7, #8]
 8005656:	4618      	mov	r0, r3
 8005658:	f000 fbde 	bl	8005e18 <TIM_OC3_SetConfig>
      break;
 800565c:	e007      	b.n	800566e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68b9      	ldr	r1, [r7, #8]
 8005664:	4618      	mov	r0, r3
 8005666:	f000 fc4b 	bl	8005f00 <TIM_OC4_SetConfig>
      break;
 800566a:	e000      	b.n	800566e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800566c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800567e:	2300      	movs	r3, #0
}
 8005680:	4618      	mov	r0, r3
 8005682:	3710      	adds	r7, #16
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800569a:	2b01      	cmp	r3, #1
 800569c:	d101      	bne.n	80056a2 <HAL_TIM_IC_ConfigChannel+0x1a>
 800569e:	2302      	movs	r3, #2
 80056a0:	e08a      	b.n	80057b8 <HAL_TIM_IC_ConfigChannel+0x130>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2202      	movs	r2, #2
 80056ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d11b      	bne.n	80056f0 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6818      	ldr	r0, [r3, #0]
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	6819      	ldr	r1, [r3, #0]
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	f000 fc70 	bl	8005fac <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	699a      	ldr	r2, [r3, #24]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f022 020c 	bic.w	r2, r2, #12
 80056da:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6999      	ldr	r1, [r3, #24]
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	689a      	ldr	r2, [r3, #8]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	430a      	orrs	r2, r1
 80056ec:	619a      	str	r2, [r3, #24]
 80056ee:	e05a      	b.n	80057a6 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b04      	cmp	r3, #4
 80056f4:	d11c      	bne.n	8005730 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6818      	ldr	r0, [r3, #0]
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	6819      	ldr	r1, [r3, #0]
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	685a      	ldr	r2, [r3, #4]
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	f000 fcf4 	bl	80060f2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	699a      	ldr	r2, [r3, #24]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005718:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	6999      	ldr	r1, [r3, #24]
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	021a      	lsls	r2, r3, #8
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	430a      	orrs	r2, r1
 800572c:	619a      	str	r2, [r3, #24]
 800572e:	e03a      	b.n	80057a6 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2b08      	cmp	r3, #8
 8005734:	d11b      	bne.n	800576e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6818      	ldr	r0, [r3, #0]
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	6819      	ldr	r1, [r3, #0]
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	685a      	ldr	r2, [r3, #4]
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	f000 fd41 	bl	80061cc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	69da      	ldr	r2, [r3, #28]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f022 020c 	bic.w	r2, r2, #12
 8005758:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	69d9      	ldr	r1, [r3, #28]
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	689a      	ldr	r2, [r3, #8]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	430a      	orrs	r2, r1
 800576a:	61da      	str	r2, [r3, #28]
 800576c:	e01b      	b.n	80057a6 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6818      	ldr	r0, [r3, #0]
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	6819      	ldr	r1, [r3, #0]
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	685a      	ldr	r2, [r3, #4]
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	f000 fd61 	bl	8006244 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	69da      	ldr	r2, [r3, #28]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005790:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	69d9      	ldr	r1, [r3, #28]
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	021a      	lsls	r2, r3, #8
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	430a      	orrs	r2, r1
 80057a4:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2201      	movs	r2, #1
 80057aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3710      	adds	r7, #16
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d101      	bne.n	80057da <HAL_TIM_PWM_ConfigChannel+0x1a>
 80057d6:	2302      	movs	r3, #2
 80057d8:	e0b4      	b.n	8005944 <HAL_TIM_PWM_ConfigChannel+0x184>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2201      	movs	r2, #1
 80057de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2202      	movs	r2, #2
 80057e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2b0c      	cmp	r3, #12
 80057ee:	f200 809f 	bhi.w	8005930 <HAL_TIM_PWM_ConfigChannel+0x170>
 80057f2:	a201      	add	r2, pc, #4	; (adr r2, 80057f8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80057f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f8:	0800582d 	.word	0x0800582d
 80057fc:	08005931 	.word	0x08005931
 8005800:	08005931 	.word	0x08005931
 8005804:	08005931 	.word	0x08005931
 8005808:	0800586d 	.word	0x0800586d
 800580c:	08005931 	.word	0x08005931
 8005810:	08005931 	.word	0x08005931
 8005814:	08005931 	.word	0x08005931
 8005818:	080058af 	.word	0x080058af
 800581c:	08005931 	.word	0x08005931
 8005820:	08005931 	.word	0x08005931
 8005824:	08005931 	.word	0x08005931
 8005828:	080058ef 	.word	0x080058ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	68b9      	ldr	r1, [r7, #8]
 8005832:	4618      	mov	r0, r3
 8005834:	f000 fa0a 	bl	8005c4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	699a      	ldr	r2, [r3, #24]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f042 0208 	orr.w	r2, r2, #8
 8005846:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	699a      	ldr	r2, [r3, #24]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f022 0204 	bic.w	r2, r2, #4
 8005856:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	6999      	ldr	r1, [r3, #24]
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	691a      	ldr	r2, [r3, #16]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	430a      	orrs	r2, r1
 8005868:	619a      	str	r2, [r3, #24]
      break;
 800586a:	e062      	b.n	8005932 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68b9      	ldr	r1, [r7, #8]
 8005872:	4618      	mov	r0, r3
 8005874:	f000 fa5a 	bl	8005d2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	699a      	ldr	r2, [r3, #24]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005886:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	699a      	ldr	r2, [r3, #24]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6999      	ldr	r1, [r3, #24]
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	691b      	ldr	r3, [r3, #16]
 80058a2:	021a      	lsls	r2, r3, #8
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	430a      	orrs	r2, r1
 80058aa:	619a      	str	r2, [r3, #24]
      break;
 80058ac:	e041      	b.n	8005932 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68b9      	ldr	r1, [r7, #8]
 80058b4:	4618      	mov	r0, r3
 80058b6:	f000 faaf 	bl	8005e18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	69da      	ldr	r2, [r3, #28]
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f042 0208 	orr.w	r2, r2, #8
 80058c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	69da      	ldr	r2, [r3, #28]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f022 0204 	bic.w	r2, r2, #4
 80058d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	69d9      	ldr	r1, [r3, #28]
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	691a      	ldr	r2, [r3, #16]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	430a      	orrs	r2, r1
 80058ea:	61da      	str	r2, [r3, #28]
      break;
 80058ec:	e021      	b.n	8005932 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68b9      	ldr	r1, [r7, #8]
 80058f4:	4618      	mov	r0, r3
 80058f6:	f000 fb03 	bl	8005f00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	69da      	ldr	r2, [r3, #28]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005908:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	69da      	ldr	r2, [r3, #28]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005918:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	69d9      	ldr	r1, [r3, #28]
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	691b      	ldr	r3, [r3, #16]
 8005924:	021a      	lsls	r2, r3, #8
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	430a      	orrs	r2, r1
 800592c:	61da      	str	r2, [r3, #28]
      break;
 800592e:	e000      	b.n	8005932 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005930:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3710      	adds	r7, #16
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800595c:	2b01      	cmp	r3, #1
 800595e:	d101      	bne.n	8005964 <HAL_TIM_ConfigClockSource+0x18>
 8005960:	2302      	movs	r3, #2
 8005962:	e0a6      	b.n	8005ab2 <HAL_TIM_ConfigClockSource+0x166>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2202      	movs	r2, #2
 8005970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005982:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800598a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2b40      	cmp	r3, #64	; 0x40
 800599a:	d067      	beq.n	8005a6c <HAL_TIM_ConfigClockSource+0x120>
 800599c:	2b40      	cmp	r3, #64	; 0x40
 800599e:	d80b      	bhi.n	80059b8 <HAL_TIM_ConfigClockSource+0x6c>
 80059a0:	2b10      	cmp	r3, #16
 80059a2:	d073      	beq.n	8005a8c <HAL_TIM_ConfigClockSource+0x140>
 80059a4:	2b10      	cmp	r3, #16
 80059a6:	d802      	bhi.n	80059ae <HAL_TIM_ConfigClockSource+0x62>
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d06f      	beq.n	8005a8c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80059ac:	e078      	b.n	8005aa0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80059ae:	2b20      	cmp	r3, #32
 80059b0:	d06c      	beq.n	8005a8c <HAL_TIM_ConfigClockSource+0x140>
 80059b2:	2b30      	cmp	r3, #48	; 0x30
 80059b4:	d06a      	beq.n	8005a8c <HAL_TIM_ConfigClockSource+0x140>
      break;
 80059b6:	e073      	b.n	8005aa0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80059b8:	2b70      	cmp	r3, #112	; 0x70
 80059ba:	d00d      	beq.n	80059d8 <HAL_TIM_ConfigClockSource+0x8c>
 80059bc:	2b70      	cmp	r3, #112	; 0x70
 80059be:	d804      	bhi.n	80059ca <HAL_TIM_ConfigClockSource+0x7e>
 80059c0:	2b50      	cmp	r3, #80	; 0x50
 80059c2:	d033      	beq.n	8005a2c <HAL_TIM_ConfigClockSource+0xe0>
 80059c4:	2b60      	cmp	r3, #96	; 0x60
 80059c6:	d041      	beq.n	8005a4c <HAL_TIM_ConfigClockSource+0x100>
      break;
 80059c8:	e06a      	b.n	8005aa0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80059ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ce:	d066      	beq.n	8005a9e <HAL_TIM_ConfigClockSource+0x152>
 80059d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059d4:	d017      	beq.n	8005a06 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80059d6:	e063      	b.n	8005aa0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6818      	ldr	r0, [r3, #0]
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	6899      	ldr	r1, [r3, #8]
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	685a      	ldr	r2, [r3, #4]
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	f000 fc84 	bl	80062f4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80059fa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	68fa      	ldr	r2, [r7, #12]
 8005a02:	609a      	str	r2, [r3, #8]
      break;
 8005a04:	e04c      	b.n	8005aa0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6818      	ldr	r0, [r3, #0]
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	6899      	ldr	r1, [r3, #8]
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	685a      	ldr	r2, [r3, #4]
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	f000 fc6d 	bl	80062f4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	689a      	ldr	r2, [r3, #8]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a28:	609a      	str	r2, [r3, #8]
      break;
 8005a2a:	e039      	b.n	8005aa0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6818      	ldr	r0, [r3, #0]
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	6859      	ldr	r1, [r3, #4]
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	461a      	mov	r2, r3
 8005a3a:	f000 fb2b 	bl	8006094 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2150      	movs	r1, #80	; 0x50
 8005a44:	4618      	mov	r0, r3
 8005a46:	f000 fc3a 	bl	80062be <TIM_ITRx_SetConfig>
      break;
 8005a4a:	e029      	b.n	8005aa0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6818      	ldr	r0, [r3, #0]
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	6859      	ldr	r1, [r3, #4]
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	461a      	mov	r2, r3
 8005a5a:	f000 fb87 	bl	800616c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2160      	movs	r1, #96	; 0x60
 8005a64:	4618      	mov	r0, r3
 8005a66:	f000 fc2a 	bl	80062be <TIM_ITRx_SetConfig>
      break;
 8005a6a:	e019      	b.n	8005aa0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6818      	ldr	r0, [r3, #0]
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	6859      	ldr	r1, [r3, #4]
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	461a      	mov	r2, r3
 8005a7a:	f000 fb0b 	bl	8006094 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2140      	movs	r1, #64	; 0x40
 8005a84:	4618      	mov	r0, r3
 8005a86:	f000 fc1a 	bl	80062be <TIM_ITRx_SetConfig>
      break;
 8005a8a:	e009      	b.n	8005aa0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4619      	mov	r1, r3
 8005a96:	4610      	mov	r0, r2
 8005a98:	f000 fc11 	bl	80062be <TIM_ITRx_SetConfig>
      break;
 8005a9c:	e000      	b.n	8005aa0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005a9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ab0:	2300      	movs	r3, #0
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3710      	adds	r7, #16
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}

08005aba <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005aba:	b480      	push	{r7}
 8005abc:	b083      	sub	sp, #12
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005ac2:	bf00      	nop
 8005ac4:	370c      	adds	r7, #12
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr

08005ace <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ace:	b480      	push	{r7}
 8005ad0:	b083      	sub	sp, #12
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ad6:	bf00      	nop
 8005ad8:	370c      	adds	r7, #12
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr

08005ae2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ae2:	b480      	push	{r7}
 8005ae4:	b083      	sub	sp, #12
 8005ae6:	af00      	add	r7, sp, #0
 8005ae8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005aea:	bf00      	nop
 8005aec:	370c      	adds	r7, #12
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr

08005af6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005af6:	b480      	push	{r7}
 8005af8:	b083      	sub	sp, #12
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005afe:	bf00      	nop
 8005b00:	370c      	adds	r7, #12
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
	...

08005b0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b085      	sub	sp, #20
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4a40      	ldr	r2, [pc, #256]	; (8005c20 <TIM_Base_SetConfig+0x114>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d013      	beq.n	8005b4c <TIM_Base_SetConfig+0x40>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b2a:	d00f      	beq.n	8005b4c <TIM_Base_SetConfig+0x40>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a3d      	ldr	r2, [pc, #244]	; (8005c24 <TIM_Base_SetConfig+0x118>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d00b      	beq.n	8005b4c <TIM_Base_SetConfig+0x40>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a3c      	ldr	r2, [pc, #240]	; (8005c28 <TIM_Base_SetConfig+0x11c>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d007      	beq.n	8005b4c <TIM_Base_SetConfig+0x40>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a3b      	ldr	r2, [pc, #236]	; (8005c2c <TIM_Base_SetConfig+0x120>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d003      	beq.n	8005b4c <TIM_Base_SetConfig+0x40>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a3a      	ldr	r2, [pc, #232]	; (8005c30 <TIM_Base_SetConfig+0x124>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d108      	bne.n	8005b5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a2f      	ldr	r2, [pc, #188]	; (8005c20 <TIM_Base_SetConfig+0x114>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d02b      	beq.n	8005bbe <TIM_Base_SetConfig+0xb2>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b6c:	d027      	beq.n	8005bbe <TIM_Base_SetConfig+0xb2>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a2c      	ldr	r2, [pc, #176]	; (8005c24 <TIM_Base_SetConfig+0x118>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d023      	beq.n	8005bbe <TIM_Base_SetConfig+0xb2>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a2b      	ldr	r2, [pc, #172]	; (8005c28 <TIM_Base_SetConfig+0x11c>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d01f      	beq.n	8005bbe <TIM_Base_SetConfig+0xb2>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a2a      	ldr	r2, [pc, #168]	; (8005c2c <TIM_Base_SetConfig+0x120>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d01b      	beq.n	8005bbe <TIM_Base_SetConfig+0xb2>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a29      	ldr	r2, [pc, #164]	; (8005c30 <TIM_Base_SetConfig+0x124>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d017      	beq.n	8005bbe <TIM_Base_SetConfig+0xb2>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a28      	ldr	r2, [pc, #160]	; (8005c34 <TIM_Base_SetConfig+0x128>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d013      	beq.n	8005bbe <TIM_Base_SetConfig+0xb2>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a27      	ldr	r2, [pc, #156]	; (8005c38 <TIM_Base_SetConfig+0x12c>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d00f      	beq.n	8005bbe <TIM_Base_SetConfig+0xb2>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a26      	ldr	r2, [pc, #152]	; (8005c3c <TIM_Base_SetConfig+0x130>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d00b      	beq.n	8005bbe <TIM_Base_SetConfig+0xb2>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a25      	ldr	r2, [pc, #148]	; (8005c40 <TIM_Base_SetConfig+0x134>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d007      	beq.n	8005bbe <TIM_Base_SetConfig+0xb2>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a24      	ldr	r2, [pc, #144]	; (8005c44 <TIM_Base_SetConfig+0x138>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d003      	beq.n	8005bbe <TIM_Base_SetConfig+0xb2>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a23      	ldr	r2, [pc, #140]	; (8005c48 <TIM_Base_SetConfig+0x13c>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d108      	bne.n	8005bd0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	68db      	ldr	r3, [r3, #12]
 8005bca:	68fa      	ldr	r2, [r7, #12]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	689a      	ldr	r2, [r3, #8]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a0a      	ldr	r2, [pc, #40]	; (8005c20 <TIM_Base_SetConfig+0x114>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d003      	beq.n	8005c04 <TIM_Base_SetConfig+0xf8>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a0c      	ldr	r2, [pc, #48]	; (8005c30 <TIM_Base_SetConfig+0x124>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d103      	bne.n	8005c0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	691a      	ldr	r2, [r3, #16]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	615a      	str	r2, [r3, #20]
}
 8005c12:	bf00      	nop
 8005c14:	3714      	adds	r7, #20
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop
 8005c20:	40010000 	.word	0x40010000
 8005c24:	40000400 	.word	0x40000400
 8005c28:	40000800 	.word	0x40000800
 8005c2c:	40000c00 	.word	0x40000c00
 8005c30:	40010400 	.word	0x40010400
 8005c34:	40014000 	.word	0x40014000
 8005c38:	40014400 	.word	0x40014400
 8005c3c:	40014800 	.word	0x40014800
 8005c40:	40001800 	.word	0x40001800
 8005c44:	40001c00 	.word	0x40001c00
 8005c48:	40002000 	.word	0x40002000

08005c4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	f023 0201 	bic.w	r2, r3, #1
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f023 0303 	bic.w	r3, r3, #3
 8005c82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68fa      	ldr	r2, [r7, #12]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f023 0302 	bic.w	r3, r3, #2
 8005c94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a20      	ldr	r2, [pc, #128]	; (8005d24 <TIM_OC1_SetConfig+0xd8>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d003      	beq.n	8005cb0 <TIM_OC1_SetConfig+0x64>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a1f      	ldr	r2, [pc, #124]	; (8005d28 <TIM_OC1_SetConfig+0xdc>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d10c      	bne.n	8005cca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	f023 0308 	bic.w	r3, r3, #8
 8005cb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	f023 0304 	bic.w	r3, r3, #4
 8005cc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a15      	ldr	r2, [pc, #84]	; (8005d24 <TIM_OC1_SetConfig+0xd8>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d003      	beq.n	8005cda <TIM_OC1_SetConfig+0x8e>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a14      	ldr	r2, [pc, #80]	; (8005d28 <TIM_OC1_SetConfig+0xdc>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d111      	bne.n	8005cfe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ce0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ce8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	699b      	ldr	r3, [r3, #24]
 8005cf8:	693a      	ldr	r2, [r7, #16]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	693a      	ldr	r2, [r7, #16]
 8005d02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	685a      	ldr	r2, [r3, #4]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	621a      	str	r2, [r3, #32]
}
 8005d18:	bf00      	nop
 8005d1a:	371c      	adds	r7, #28
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr
 8005d24:	40010000 	.word	0x40010000
 8005d28:	40010400 	.word	0x40010400

08005d2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b087      	sub	sp, #28
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a1b      	ldr	r3, [r3, #32]
 8005d3a:	f023 0210 	bic.w	r2, r3, #16
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a1b      	ldr	r3, [r3, #32]
 8005d46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	699b      	ldr	r3, [r3, #24]
 8005d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	021b      	lsls	r3, r3, #8
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	f023 0320 	bic.w	r3, r3, #32
 8005d76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	011b      	lsls	r3, r3, #4
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	4313      	orrs	r3, r2
 8005d82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	4a22      	ldr	r2, [pc, #136]	; (8005e10 <TIM_OC2_SetConfig+0xe4>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d003      	beq.n	8005d94 <TIM_OC2_SetConfig+0x68>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	4a21      	ldr	r2, [pc, #132]	; (8005e14 <TIM_OC2_SetConfig+0xe8>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d10d      	bne.n	8005db0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	011b      	lsls	r3, r3, #4
 8005da2:	697a      	ldr	r2, [r7, #20]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	4a17      	ldr	r2, [pc, #92]	; (8005e10 <TIM_OC2_SetConfig+0xe4>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d003      	beq.n	8005dc0 <TIM_OC2_SetConfig+0x94>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a16      	ldr	r2, [pc, #88]	; (8005e14 <TIM_OC2_SetConfig+0xe8>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d113      	bne.n	8005de8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005dc6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005dce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	695b      	ldr	r3, [r3, #20]
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	693a      	ldr	r2, [r7, #16]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	699b      	ldr	r3, [r3, #24]
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	693a      	ldr	r2, [r7, #16]
 8005dec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	685a      	ldr	r2, [r3, #4]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	621a      	str	r2, [r3, #32]
}
 8005e02:	bf00      	nop
 8005e04:	371c      	adds	r7, #28
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	40010000 	.word	0x40010000
 8005e14:	40010400 	.word	0x40010400

08005e18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b087      	sub	sp, #28
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a1b      	ldr	r3, [r3, #32]
 8005e26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a1b      	ldr	r3, [r3, #32]
 8005e32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	69db      	ldr	r3, [r3, #28]
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f023 0303 	bic.w	r3, r3, #3
 8005e4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	021b      	lsls	r3, r3, #8
 8005e68:	697a      	ldr	r2, [r7, #20]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	4a21      	ldr	r2, [pc, #132]	; (8005ef8 <TIM_OC3_SetConfig+0xe0>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d003      	beq.n	8005e7e <TIM_OC3_SetConfig+0x66>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	4a20      	ldr	r2, [pc, #128]	; (8005efc <TIM_OC3_SetConfig+0xe4>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d10d      	bne.n	8005e9a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	68db      	ldr	r3, [r3, #12]
 8005e8a:	021b      	lsls	r3, r3, #8
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a16      	ldr	r2, [pc, #88]	; (8005ef8 <TIM_OC3_SetConfig+0xe0>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d003      	beq.n	8005eaa <TIM_OC3_SetConfig+0x92>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a15      	ldr	r2, [pc, #84]	; (8005efc <TIM_OC3_SetConfig+0xe4>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d113      	bne.n	8005ed2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005eb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005eb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	695b      	ldr	r3, [r3, #20]
 8005ebe:	011b      	lsls	r3, r3, #4
 8005ec0:	693a      	ldr	r2, [r7, #16]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	011b      	lsls	r3, r3, #4
 8005ecc:	693a      	ldr	r2, [r7, #16]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	693a      	ldr	r2, [r7, #16]
 8005ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	685a      	ldr	r2, [r3, #4]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	697a      	ldr	r2, [r7, #20]
 8005eea:	621a      	str	r2, [r3, #32]
}
 8005eec:	bf00      	nop
 8005eee:	371c      	adds	r7, #28
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr
 8005ef8:	40010000 	.word	0x40010000
 8005efc:	40010400 	.word	0x40010400

08005f00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b087      	sub	sp, #28
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a1b      	ldr	r3, [r3, #32]
 8005f0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	69db      	ldr	r3, [r3, #28]
 8005f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	021b      	lsls	r3, r3, #8
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	031b      	lsls	r3, r3, #12
 8005f52:	693a      	ldr	r2, [r7, #16]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	4a12      	ldr	r2, [pc, #72]	; (8005fa4 <TIM_OC4_SetConfig+0xa4>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d003      	beq.n	8005f68 <TIM_OC4_SetConfig+0x68>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a11      	ldr	r2, [pc, #68]	; (8005fa8 <TIM_OC4_SetConfig+0xa8>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d109      	bne.n	8005f7c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	019b      	lsls	r3, r3, #6
 8005f76:	697a      	ldr	r2, [r7, #20]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	697a      	ldr	r2, [r7, #20]
 8005f80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	685a      	ldr	r2, [r3, #4]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	693a      	ldr	r2, [r7, #16]
 8005f94:	621a      	str	r2, [r3, #32]
}
 8005f96:	bf00      	nop
 8005f98:	371c      	adds	r7, #28
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	40010000 	.word	0x40010000
 8005fa8:	40010400 	.word	0x40010400

08005fac <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b087      	sub	sp, #28
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	60b9      	str	r1, [r7, #8]
 8005fb6:	607a      	str	r2, [r7, #4]
 8005fb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	6a1b      	ldr	r3, [r3, #32]
 8005fbe:	f023 0201 	bic.w	r2, r3, #1
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	699b      	ldr	r3, [r3, #24]
 8005fca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6a1b      	ldr	r3, [r3, #32]
 8005fd0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	4a28      	ldr	r2, [pc, #160]	; (8006078 <TIM_TI1_SetConfig+0xcc>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d01b      	beq.n	8006012 <TIM_TI1_SetConfig+0x66>
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fe0:	d017      	beq.n	8006012 <TIM_TI1_SetConfig+0x66>
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	4a25      	ldr	r2, [pc, #148]	; (800607c <TIM_TI1_SetConfig+0xd0>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d013      	beq.n	8006012 <TIM_TI1_SetConfig+0x66>
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	4a24      	ldr	r2, [pc, #144]	; (8006080 <TIM_TI1_SetConfig+0xd4>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d00f      	beq.n	8006012 <TIM_TI1_SetConfig+0x66>
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	4a23      	ldr	r2, [pc, #140]	; (8006084 <TIM_TI1_SetConfig+0xd8>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d00b      	beq.n	8006012 <TIM_TI1_SetConfig+0x66>
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	4a22      	ldr	r2, [pc, #136]	; (8006088 <TIM_TI1_SetConfig+0xdc>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d007      	beq.n	8006012 <TIM_TI1_SetConfig+0x66>
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	4a21      	ldr	r2, [pc, #132]	; (800608c <TIM_TI1_SetConfig+0xe0>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d003      	beq.n	8006012 <TIM_TI1_SetConfig+0x66>
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	4a20      	ldr	r2, [pc, #128]	; (8006090 <TIM_TI1_SetConfig+0xe4>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d101      	bne.n	8006016 <TIM_TI1_SetConfig+0x6a>
 8006012:	2301      	movs	r3, #1
 8006014:	e000      	b.n	8006018 <TIM_TI1_SetConfig+0x6c>
 8006016:	2300      	movs	r3, #0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d008      	beq.n	800602e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	f023 0303 	bic.w	r3, r3, #3
 8006022:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006024:	697a      	ldr	r2, [r7, #20]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4313      	orrs	r3, r2
 800602a:	617b      	str	r3, [r7, #20]
 800602c:	e003      	b.n	8006036 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	f043 0301 	orr.w	r3, r3, #1
 8006034:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800603c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	011b      	lsls	r3, r3, #4
 8006042:	b2db      	uxtb	r3, r3
 8006044:	697a      	ldr	r2, [r7, #20]
 8006046:	4313      	orrs	r3, r2
 8006048:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	f023 030a 	bic.w	r3, r3, #10
 8006050:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	f003 030a 	and.w	r3, r3, #10
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	4313      	orrs	r3, r2
 800605c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	693a      	ldr	r2, [r7, #16]
 8006068:	621a      	str	r2, [r3, #32]
}
 800606a:	bf00      	nop
 800606c:	371c      	adds	r7, #28
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr
 8006076:	bf00      	nop
 8006078:	40010000 	.word	0x40010000
 800607c:	40000400 	.word	0x40000400
 8006080:	40000800 	.word	0x40000800
 8006084:	40000c00 	.word	0x40000c00
 8006088:	40010400 	.word	0x40010400
 800608c:	40014000 	.word	0x40014000
 8006090:	40001800 	.word	0x40001800

08006094 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006094:	b480      	push	{r7}
 8006096:	b087      	sub	sp, #28
 8006098:	af00      	add	r7, sp, #0
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6a1b      	ldr	r3, [r3, #32]
 80060a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6a1b      	ldr	r3, [r3, #32]
 80060aa:	f023 0201 	bic.w	r2, r3, #1
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	699b      	ldr	r3, [r3, #24]
 80060b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80060be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	011b      	lsls	r3, r3, #4
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	f023 030a 	bic.w	r3, r3, #10
 80060d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060d2:	697a      	ldr	r2, [r7, #20]
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	697a      	ldr	r2, [r7, #20]
 80060e4:	621a      	str	r2, [r3, #32]
}
 80060e6:	bf00      	nop
 80060e8:	371c      	adds	r7, #28
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr

080060f2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80060f2:	b480      	push	{r7}
 80060f4:	b087      	sub	sp, #28
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	60f8      	str	r0, [r7, #12]
 80060fa:	60b9      	str	r1, [r7, #8]
 80060fc:	607a      	str	r2, [r7, #4]
 80060fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6a1b      	ldr	r3, [r3, #32]
 8006104:	f023 0210 	bic.w	r2, r3, #16
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800611e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	021b      	lsls	r3, r3, #8
 8006124:	697a      	ldr	r2, [r7, #20]
 8006126:	4313      	orrs	r3, r2
 8006128:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006130:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	031b      	lsls	r3, r3, #12
 8006136:	b29b      	uxth	r3, r3
 8006138:	697a      	ldr	r2, [r7, #20]
 800613a:	4313      	orrs	r3, r2
 800613c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006144:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	011b      	lsls	r3, r3, #4
 800614a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	4313      	orrs	r3, r2
 8006152:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	697a      	ldr	r2, [r7, #20]
 8006158:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	693a      	ldr	r2, [r7, #16]
 800615e:	621a      	str	r2, [r3, #32]
}
 8006160:	bf00      	nop
 8006162:	371c      	adds	r7, #28
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800616c:	b480      	push	{r7}
 800616e:	b087      	sub	sp, #28
 8006170:	af00      	add	r7, sp, #0
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6a1b      	ldr	r3, [r3, #32]
 800617c:	f023 0210 	bic.w	r2, r3, #16
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	699b      	ldr	r3, [r3, #24]
 8006188:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	6a1b      	ldr	r3, [r3, #32]
 800618e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006196:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	031b      	lsls	r3, r3, #12
 800619c:	697a      	ldr	r2, [r7, #20]
 800619e:	4313      	orrs	r3, r2
 80061a0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80061a8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	011b      	lsls	r3, r3, #4
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	697a      	ldr	r2, [r7, #20]
 80061b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	693a      	ldr	r2, [r7, #16]
 80061be:	621a      	str	r2, [r3, #32]
}
 80061c0:	bf00      	nop
 80061c2:	371c      	adds	r7, #28
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b087      	sub	sp, #28
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	60f8      	str	r0, [r7, #12]
 80061d4:	60b9      	str	r1, [r7, #8]
 80061d6:	607a      	str	r2, [r7, #4]
 80061d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	6a1b      	ldr	r3, [r3, #32]
 80061de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	69db      	ldr	r3, [r3, #28]
 80061ea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6a1b      	ldr	r3, [r3, #32]
 80061f0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	f023 0303 	bic.w	r3, r3, #3
 80061f8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80061fa:	697a      	ldr	r2, [r7, #20]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4313      	orrs	r3, r2
 8006200:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006208:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	011b      	lsls	r3, r3, #4
 800620e:	b2db      	uxtb	r3, r3
 8006210:	697a      	ldr	r2, [r7, #20]
 8006212:	4313      	orrs	r3, r2
 8006214:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800621c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	021b      	lsls	r3, r3, #8
 8006222:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	4313      	orrs	r3, r2
 800622a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	697a      	ldr	r2, [r7, #20]
 8006230:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	693a      	ldr	r2, [r7, #16]
 8006236:	621a      	str	r2, [r3, #32]
}
 8006238:	bf00      	nop
 800623a:	371c      	adds	r7, #28
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006244:	b480      	push	{r7}
 8006246:	b087      	sub	sp, #28
 8006248:	af00      	add	r7, sp, #0
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
 8006250:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6a1b      	ldr	r3, [r3, #32]
 8006256:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	69db      	ldr	r3, [r3, #28]
 8006262:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6a1b      	ldr	r3, [r3, #32]
 8006268:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006270:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	021b      	lsls	r3, r3, #8
 8006276:	697a      	ldr	r2, [r7, #20]
 8006278:	4313      	orrs	r3, r2
 800627a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006282:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	031b      	lsls	r3, r3, #12
 8006288:	b29b      	uxth	r3, r3
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	4313      	orrs	r3, r2
 800628e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006296:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	031b      	lsls	r3, r3, #12
 800629c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	697a      	ldr	r2, [r7, #20]
 80062aa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	693a      	ldr	r2, [r7, #16]
 80062b0:	621a      	str	r2, [r3, #32]
}
 80062b2:	bf00      	nop
 80062b4:	371c      	adds	r7, #28
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr

080062be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80062be:	b480      	push	{r7}
 80062c0:	b085      	sub	sp, #20
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6078      	str	r0, [r7, #4]
 80062c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062d6:	683a      	ldr	r2, [r7, #0]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	4313      	orrs	r3, r2
 80062dc:	f043 0307 	orr.w	r3, r3, #7
 80062e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	68fa      	ldr	r2, [r7, #12]
 80062e6:	609a      	str	r2, [r3, #8]
}
 80062e8:	bf00      	nop
 80062ea:	3714      	adds	r7, #20
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr

080062f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b087      	sub	sp, #28
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	60f8      	str	r0, [r7, #12]
 80062fc:	60b9      	str	r1, [r7, #8]
 80062fe:	607a      	str	r2, [r7, #4]
 8006300:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800630e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	021a      	lsls	r2, r3, #8
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	431a      	orrs	r2, r3
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	4313      	orrs	r3, r2
 800631c:	697a      	ldr	r2, [r7, #20]
 800631e:	4313      	orrs	r3, r2
 8006320:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	697a      	ldr	r2, [r7, #20]
 8006326:	609a      	str	r2, [r3, #8]
}
 8006328:	bf00      	nop
 800632a:	371c      	adds	r7, #28
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006334:	b480      	push	{r7}
 8006336:	b087      	sub	sp, #28
 8006338:	af00      	add	r7, sp, #0
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	f003 031f 	and.w	r3, r3, #31
 8006346:	2201      	movs	r2, #1
 8006348:	fa02 f303 	lsl.w	r3, r2, r3
 800634c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6a1a      	ldr	r2, [r3, #32]
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	43db      	mvns	r3, r3
 8006356:	401a      	ands	r2, r3
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6a1a      	ldr	r2, [r3, #32]
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	f003 031f 	and.w	r3, r3, #31
 8006366:	6879      	ldr	r1, [r7, #4]
 8006368:	fa01 f303 	lsl.w	r3, r1, r3
 800636c:	431a      	orrs	r2, r3
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	621a      	str	r2, [r3, #32]
}
 8006372:	bf00      	nop
 8006374:	371c      	adds	r7, #28
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr

0800637e <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800637e:	b580      	push	{r7, lr}
 8006380:	b084      	sub	sp, #16
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]
 8006386:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2204      	movs	r2, #4
 800638e:	6839      	ldr	r1, [r7, #0]
 8006390:	4618      	mov	r0, r3
 8006392:	f000 f901 	bl	8006598 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80063a4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	f003 0307 	and.w	r3, r3, #7
 80063b0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2b06      	cmp	r3, #6
 80063b6:	d007      	beq.n	80063c8 <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f042 0201 	orr.w	r2, r2, #1
 80063c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063c8:	2300      	movs	r3, #0
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3710      	adds	r7, #16
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
	...

080063d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b085      	sub	sp, #20
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
 80063dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d101      	bne.n	80063ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063e8:	2302      	movs	r3, #2
 80063ea:	e05a      	b.n	80064a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2202      	movs	r2, #2
 80063f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006412:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	68fa      	ldr	r2, [r7, #12]
 800641a:	4313      	orrs	r3, r2
 800641c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a21      	ldr	r2, [pc, #132]	; (80064b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d022      	beq.n	8006476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006438:	d01d      	beq.n	8006476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a1d      	ldr	r2, [pc, #116]	; (80064b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d018      	beq.n	8006476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a1b      	ldr	r2, [pc, #108]	; (80064b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d013      	beq.n	8006476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a1a      	ldr	r2, [pc, #104]	; (80064bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d00e      	beq.n	8006476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a18      	ldr	r2, [pc, #96]	; (80064c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d009      	beq.n	8006476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a17      	ldr	r2, [pc, #92]	; (80064c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d004      	beq.n	8006476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a15      	ldr	r2, [pc, #84]	; (80064c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d10c      	bne.n	8006490 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800647c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	68ba      	ldr	r2, [r7, #8]
 8006484:	4313      	orrs	r3, r2
 8006486:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68ba      	ldr	r2, [r7, #8]
 800648e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3714      	adds	r7, #20
 80064a6:	46bd      	mov	sp, r7
 80064a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ac:	4770      	bx	lr
 80064ae:	bf00      	nop
 80064b0:	40010000 	.word	0x40010000
 80064b4:	40000400 	.word	0x40000400
 80064b8:	40000800 	.word	0x40000800
 80064bc:	40000c00 	.word	0x40000c00
 80064c0:	40010400 	.word	0x40010400
 80064c4:	40014000 	.word	0x40014000
 80064c8:	40001800 	.word	0x40001800

080064cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b085      	sub	sp, #20
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80064d6:	2300      	movs	r3, #0
 80064d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d101      	bne.n	80064e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80064e4:	2302      	movs	r3, #2
 80064e6:	e03d      	b.n	8006564 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	4313      	orrs	r3, r2
 800650a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	4313      	orrs	r3, r2
 8006518:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4313      	orrs	r3, r2
 8006526:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	4313      	orrs	r3, r2
 8006534:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	695b      	ldr	r3, [r3, #20]
 8006540:	4313      	orrs	r3, r2
 8006542:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	69db      	ldr	r3, [r3, #28]
 800654e:	4313      	orrs	r3, r2
 8006550:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006562:	2300      	movs	r3, #0
}
 8006564:	4618      	mov	r0, r3
 8006566:	3714      	adds	r7, #20
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr

08006570 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006578:	bf00      	nop
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr

08006584 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006584:	b480      	push	{r7}
 8006586:	b083      	sub	sp, #12
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800658c:	bf00      	nop
 800658e:	370c      	adds	r7, #12
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006598:	b480      	push	{r7}
 800659a:	b087      	sub	sp, #28
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	f003 031f 	and.w	r3, r3, #31
 80065aa:	2204      	movs	r2, #4
 80065ac:	fa02 f303 	lsl.w	r3, r2, r3
 80065b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6a1a      	ldr	r2, [r3, #32]
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	43db      	mvns	r3, r3
 80065ba:	401a      	ands	r2, r3
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6a1a      	ldr	r2, [r3, #32]
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	f003 031f 	and.w	r3, r3, #31
 80065ca:	6879      	ldr	r1, [r7, #4]
 80065cc:	fa01 f303 	lsl.w	r3, r1, r3
 80065d0:	431a      	orrs	r2, r3
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	621a      	str	r2, [r3, #32]
}
 80065d6:	bf00      	nop
 80065d8:	371c      	adds	r7, #28
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr

080065e2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065e2:	b580      	push	{r7, lr}
 80065e4:	b082      	sub	sp, #8
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d101      	bne.n	80065f4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e03f      	b.n	8006674 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d106      	bne.n	800660e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2200      	movs	r2, #0
 8006604:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f002 fea5 	bl	8009358 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2224      	movs	r2, #36	; 0x24
 8006612:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68da      	ldr	r2, [r3, #12]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006624:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 fabe 	bl	8006ba8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	691a      	ldr	r2, [r3, #16]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800663a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	695a      	ldr	r2, [r3, #20]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800664a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68da      	ldr	r2, [r3, #12]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800665a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2220      	movs	r2, #32
 8006666:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2220      	movs	r2, #32
 800666e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006672:	2300      	movs	r3, #0
}
 8006674:	4618      	mov	r0, r3
 8006676:	3708      	adds	r7, #8
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}

0800667c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800667c:	b480      	push	{r7}
 800667e:	b085      	sub	sp, #20
 8006680:	af00      	add	r7, sp, #0
 8006682:	60f8      	str	r0, [r7, #12]
 8006684:	60b9      	str	r1, [r7, #8]
 8006686:	4613      	mov	r3, r2
 8006688:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b20      	cmp	r3, #32
 8006694:	d140      	bne.n	8006718 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d002      	beq.n	80066a2 <HAL_UART_Receive_IT+0x26>
 800669c:	88fb      	ldrh	r3, [r7, #6]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d101      	bne.n	80066a6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e039      	b.n	800671a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d101      	bne.n	80066b4 <HAL_UART_Receive_IT+0x38>
 80066b0:	2302      	movs	r3, #2
 80066b2:	e032      	b.n	800671a <HAL_UART_Receive_IT+0x9e>
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	68ba      	ldr	r2, [r7, #8]
 80066c0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	88fa      	ldrh	r2, [r7, #6]
 80066c6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	88fa      	ldrh	r2, [r7, #6]
 80066cc:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2200      	movs	r2, #0
 80066d2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2222      	movs	r2, #34	; 0x22
 80066d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	68da      	ldr	r2, [r3, #12]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066f2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	695a      	ldr	r2, [r3, #20]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f042 0201 	orr.w	r2, r2, #1
 8006702:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68da      	ldr	r2, [r3, #12]
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f042 0220 	orr.w	r2, r2, #32
 8006712:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006714:	2300      	movs	r3, #0
 8006716:	e000      	b.n	800671a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006718:	2302      	movs	r3, #2
  }
}
 800671a:	4618      	mov	r0, r3
 800671c:	3714      	adds	r7, #20
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
	...

08006728 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b088      	sub	sp, #32
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68db      	ldr	r3, [r3, #12]
 800673e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	695b      	ldr	r3, [r3, #20]
 8006746:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006748:	2300      	movs	r3, #0
 800674a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800674c:	2300      	movs	r3, #0
 800674e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	f003 030f 	and.w	r3, r3, #15
 8006756:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d10d      	bne.n	800677a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	f003 0320 	and.w	r3, r3, #32
 8006764:	2b00      	cmp	r3, #0
 8006766:	d008      	beq.n	800677a <HAL_UART_IRQHandler+0x52>
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	f003 0320 	and.w	r3, r3, #32
 800676e:	2b00      	cmp	r3, #0
 8006770:	d003      	beq.n	800677a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f000 f996 	bl	8006aa4 <UART_Receive_IT>
      return;
 8006778:	e0d1      	b.n	800691e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	2b00      	cmp	r3, #0
 800677e:	f000 80b0 	beq.w	80068e2 <HAL_UART_IRQHandler+0x1ba>
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	f003 0301 	and.w	r3, r3, #1
 8006788:	2b00      	cmp	r3, #0
 800678a:	d105      	bne.n	8006798 <HAL_UART_IRQHandler+0x70>
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006792:	2b00      	cmp	r3, #0
 8006794:	f000 80a5 	beq.w	80068e2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	f003 0301 	and.w	r3, r3, #1
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d00a      	beq.n	80067b8 <HAL_UART_IRQHandler+0x90>
 80067a2:	69bb      	ldr	r3, [r7, #24]
 80067a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d005      	beq.n	80067b8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067b0:	f043 0201 	orr.w	r2, r3, #1
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067b8:	69fb      	ldr	r3, [r7, #28]
 80067ba:	f003 0304 	and.w	r3, r3, #4
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00a      	beq.n	80067d8 <HAL_UART_IRQHandler+0xb0>
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	f003 0301 	and.w	r3, r3, #1
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d005      	beq.n	80067d8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067d0:	f043 0202 	orr.w	r2, r3, #2
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	f003 0302 	and.w	r3, r3, #2
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d00a      	beq.n	80067f8 <HAL_UART_IRQHandler+0xd0>
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	f003 0301 	and.w	r3, r3, #1
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d005      	beq.n	80067f8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067f0:	f043 0204 	orr.w	r2, r3, #4
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	f003 0308 	and.w	r3, r3, #8
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d00f      	beq.n	8006822 <HAL_UART_IRQHandler+0xfa>
 8006802:	69bb      	ldr	r3, [r7, #24]
 8006804:	f003 0320 	and.w	r3, r3, #32
 8006808:	2b00      	cmp	r3, #0
 800680a:	d104      	bne.n	8006816 <HAL_UART_IRQHandler+0xee>
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	f003 0301 	and.w	r3, r3, #1
 8006812:	2b00      	cmp	r3, #0
 8006814:	d005      	beq.n	8006822 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800681a:	f043 0208 	orr.w	r2, r3, #8
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006826:	2b00      	cmp	r3, #0
 8006828:	d078      	beq.n	800691c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	f003 0320 	and.w	r3, r3, #32
 8006830:	2b00      	cmp	r3, #0
 8006832:	d007      	beq.n	8006844 <HAL_UART_IRQHandler+0x11c>
 8006834:	69bb      	ldr	r3, [r7, #24]
 8006836:	f003 0320 	and.w	r3, r3, #32
 800683a:	2b00      	cmp	r3, #0
 800683c:	d002      	beq.n	8006844 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 f930 	bl	8006aa4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800684e:	2b40      	cmp	r3, #64	; 0x40
 8006850:	bf0c      	ite	eq
 8006852:	2301      	moveq	r3, #1
 8006854:	2300      	movne	r3, #0
 8006856:	b2db      	uxtb	r3, r3
 8006858:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800685e:	f003 0308 	and.w	r3, r3, #8
 8006862:	2b00      	cmp	r3, #0
 8006864:	d102      	bne.n	800686c <HAL_UART_IRQHandler+0x144>
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d031      	beq.n	80068d0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f000 f879 	bl	8006964 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	695b      	ldr	r3, [r3, #20]
 8006878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800687c:	2b40      	cmp	r3, #64	; 0x40
 800687e:	d123      	bne.n	80068c8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	695a      	ldr	r2, [r3, #20]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800688e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006894:	2b00      	cmp	r3, #0
 8006896:	d013      	beq.n	80068c0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800689c:	4a21      	ldr	r2, [pc, #132]	; (8006924 <HAL_UART_IRQHandler+0x1fc>)
 800689e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068a4:	4618      	mov	r0, r3
 80068a6:	f7fb fc35 	bl	8002114 <HAL_DMA_Abort_IT>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d016      	beq.n	80068de <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80068ba:	4610      	mov	r0, r2
 80068bc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068be:	e00e      	b.n	80068de <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f000 f845 	bl	8006950 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068c6:	e00a      	b.n	80068de <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 f841 	bl	8006950 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068ce:	e006      	b.n	80068de <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 f83d 	bl	8006950 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80068dc:	e01e      	b.n	800691c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068de:	bf00      	nop
    return;
 80068e0:	e01c      	b.n	800691c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d008      	beq.n	80068fe <HAL_UART_IRQHandler+0x1d6>
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d003      	beq.n	80068fe <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 f866 	bl	80069c8 <UART_Transmit_IT>
    return;
 80068fc:	e00f      	b.n	800691e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006904:	2b00      	cmp	r3, #0
 8006906:	d00a      	beq.n	800691e <HAL_UART_IRQHandler+0x1f6>
 8006908:	69bb      	ldr	r3, [r7, #24]
 800690a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800690e:	2b00      	cmp	r3, #0
 8006910:	d005      	beq.n	800691e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 f8ae 	bl	8006a74 <UART_EndTransmit_IT>
    return;
 8006918:	bf00      	nop
 800691a:	e000      	b.n	800691e <HAL_UART_IRQHandler+0x1f6>
    return;
 800691c:	bf00      	nop
  }
}
 800691e:	3720      	adds	r7, #32
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}
 8006924:	080069a1 	.word	0x080069a1

08006928 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006928:	b480      	push	{r7}
 800692a:	b083      	sub	sp, #12
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006930:	bf00      	nop
 8006932:	370c      	adds	r7, #12
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr

0800693c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800693c:	b480      	push	{r7}
 800693e:	b083      	sub	sp, #12
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006944:	bf00      	nop
 8006946:	370c      	adds	r7, #12
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr

08006950 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006950:	b480      	push	{r7}
 8006952:	b083      	sub	sp, #12
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006958:	bf00      	nop
 800695a:	370c      	adds	r7, #12
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	68da      	ldr	r2, [r3, #12]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800697a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	695a      	ldr	r2, [r3, #20]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f022 0201 	bic.w	r2, r2, #1
 800698a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2220      	movs	r2, #32
 8006990:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006994:	bf00      	nop
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr

080069a0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2200      	movs	r2, #0
 80069b2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2200      	movs	r2, #0
 80069b8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069ba:	68f8      	ldr	r0, [r7, #12]
 80069bc:	f7ff ffc8 	bl	8006950 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069c0:	bf00      	nop
 80069c2:	3710      	adds	r7, #16
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b085      	sub	sp, #20
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	2b21      	cmp	r3, #33	; 0x21
 80069da:	d144      	bne.n	8006a66 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069e4:	d11a      	bne.n	8006a1c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a1b      	ldr	r3, [r3, #32]
 80069ea:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	881b      	ldrh	r3, [r3, #0]
 80069f0:	461a      	mov	r2, r3
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069fa:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d105      	bne.n	8006a10 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6a1b      	ldr	r3, [r3, #32]
 8006a08:	1c9a      	adds	r2, r3, #2
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	621a      	str	r2, [r3, #32]
 8006a0e:	e00e      	b.n	8006a2e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a1b      	ldr	r3, [r3, #32]
 8006a14:	1c5a      	adds	r2, r3, #1
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	621a      	str	r2, [r3, #32]
 8006a1a:	e008      	b.n	8006a2e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6a1b      	ldr	r3, [r3, #32]
 8006a20:	1c59      	adds	r1, r3, #1
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	6211      	str	r1, [r2, #32]
 8006a26:	781a      	ldrb	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	3b01      	subs	r3, #1
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	687a      	ldr	r2, [r7, #4]
 8006a3a:	4619      	mov	r1, r3
 8006a3c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d10f      	bne.n	8006a62 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	68da      	ldr	r2, [r3, #12]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a50:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	68da      	ldr	r2, [r3, #12]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a60:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a62:	2300      	movs	r3, #0
 8006a64:	e000      	b.n	8006a68 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006a66:	2302      	movs	r3, #2
  }
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3714      	adds	r7, #20
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b082      	sub	sp, #8
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68da      	ldr	r2, [r3, #12]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a8a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2220      	movs	r2, #32
 8006a90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f7ff ff47 	bl	8006928 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a9a:	2300      	movs	r3, #0
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3708      	adds	r7, #8
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	2b22      	cmp	r3, #34	; 0x22
 8006ab6:	d171      	bne.n	8006b9c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ac0:	d123      	bne.n	8006b0a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ac6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d10e      	bne.n	8006aee <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006adc:	b29a      	uxth	r2, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ae6:	1c9a      	adds	r2, r3, #2
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	629a      	str	r2, [r3, #40]	; 0x28
 8006aec:	e029      	b.n	8006b42 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	b29b      	uxth	r3, r3
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	b29a      	uxth	r2, r3
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b02:	1c5a      	adds	r2, r3, #1
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	629a      	str	r2, [r3, #40]	; 0x28
 8006b08:	e01b      	b.n	8006b42 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	691b      	ldr	r3, [r3, #16]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d10a      	bne.n	8006b28 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	6858      	ldr	r0, [r3, #4]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b1c:	1c59      	adds	r1, r3, #1
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	6291      	str	r1, [r2, #40]	; 0x28
 8006b22:	b2c2      	uxtb	r2, r0
 8006b24:	701a      	strb	r2, [r3, #0]
 8006b26:	e00c      	b.n	8006b42 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	b2da      	uxtb	r2, r3
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b34:	1c58      	adds	r0, r3, #1
 8006b36:	6879      	ldr	r1, [r7, #4]
 8006b38:	6288      	str	r0, [r1, #40]	; 0x28
 8006b3a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006b3e:	b2d2      	uxtb	r2, r2
 8006b40:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b46:	b29b      	uxth	r3, r3
 8006b48:	3b01      	subs	r3, #1
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	687a      	ldr	r2, [r7, #4]
 8006b4e:	4619      	mov	r1, r3
 8006b50:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d120      	bne.n	8006b98 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	68da      	ldr	r2, [r3, #12]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f022 0220 	bic.w	r2, r2, #32
 8006b64:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68da      	ldr	r2, [r3, #12]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	695a      	ldr	r2, [r3, #20]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f022 0201 	bic.w	r2, r2, #1
 8006b84:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2220      	movs	r2, #32
 8006b8a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f7ff fed4 	bl	800693c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006b94:	2300      	movs	r3, #0
 8006b96:	e002      	b.n	8006b9e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	e000      	b.n	8006b9e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006b9c:	2302      	movs	r3, #2
  }
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3710      	adds	r7, #16
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}
	...

08006ba8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bac:	b085      	sub	sp, #20
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	68da      	ldr	r2, [r3, #12]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	430a      	orrs	r2, r1
 8006bc6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	689a      	ldr	r2, [r3, #8]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	691b      	ldr	r3, [r3, #16]
 8006bd0:	431a      	orrs	r2, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	695b      	ldr	r3, [r3, #20]
 8006bd6:	431a      	orrs	r2, r3
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	69db      	ldr	r3, [r3, #28]
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	68db      	ldr	r3, [r3, #12]
 8006be6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006bea:	f023 030c 	bic.w	r3, r3, #12
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	6812      	ldr	r2, [r2, #0]
 8006bf2:	68f9      	ldr	r1, [r7, #12]
 8006bf4:	430b      	orrs	r3, r1
 8006bf6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	695b      	ldr	r3, [r3, #20]
 8006bfe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	699a      	ldr	r2, [r3, #24]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	430a      	orrs	r2, r1
 8006c0c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	69db      	ldr	r3, [r3, #28]
 8006c12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c16:	f040 818b 	bne.w	8006f30 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4ac1      	ldr	r2, [pc, #772]	; (8006f24 <UART_SetConfig+0x37c>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d005      	beq.n	8006c30 <UART_SetConfig+0x88>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4abf      	ldr	r2, [pc, #764]	; (8006f28 <UART_SetConfig+0x380>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	f040 80bd 	bne.w	8006daa <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c30:	f7fd fb0a 	bl	8004248 <HAL_RCC_GetPCLK2Freq>
 8006c34:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	461d      	mov	r5, r3
 8006c3a:	f04f 0600 	mov.w	r6, #0
 8006c3e:	46a8      	mov	r8, r5
 8006c40:	46b1      	mov	r9, r6
 8006c42:	eb18 0308 	adds.w	r3, r8, r8
 8006c46:	eb49 0409 	adc.w	r4, r9, r9
 8006c4a:	4698      	mov	r8, r3
 8006c4c:	46a1      	mov	r9, r4
 8006c4e:	eb18 0805 	adds.w	r8, r8, r5
 8006c52:	eb49 0906 	adc.w	r9, r9, r6
 8006c56:	f04f 0100 	mov.w	r1, #0
 8006c5a:	f04f 0200 	mov.w	r2, #0
 8006c5e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006c62:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006c66:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006c6a:	4688      	mov	r8, r1
 8006c6c:	4691      	mov	r9, r2
 8006c6e:	eb18 0005 	adds.w	r0, r8, r5
 8006c72:	eb49 0106 	adc.w	r1, r9, r6
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	461d      	mov	r5, r3
 8006c7c:	f04f 0600 	mov.w	r6, #0
 8006c80:	196b      	adds	r3, r5, r5
 8006c82:	eb46 0406 	adc.w	r4, r6, r6
 8006c86:	461a      	mov	r2, r3
 8006c88:	4623      	mov	r3, r4
 8006c8a:	f7f9 ffe7 	bl	8000c5c <__aeabi_uldivmod>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	460c      	mov	r4, r1
 8006c92:	461a      	mov	r2, r3
 8006c94:	4ba5      	ldr	r3, [pc, #660]	; (8006f2c <UART_SetConfig+0x384>)
 8006c96:	fba3 2302 	umull	r2, r3, r3, r2
 8006c9a:	095b      	lsrs	r3, r3, #5
 8006c9c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	461d      	mov	r5, r3
 8006ca4:	f04f 0600 	mov.w	r6, #0
 8006ca8:	46a9      	mov	r9, r5
 8006caa:	46b2      	mov	sl, r6
 8006cac:	eb19 0309 	adds.w	r3, r9, r9
 8006cb0:	eb4a 040a 	adc.w	r4, sl, sl
 8006cb4:	4699      	mov	r9, r3
 8006cb6:	46a2      	mov	sl, r4
 8006cb8:	eb19 0905 	adds.w	r9, r9, r5
 8006cbc:	eb4a 0a06 	adc.w	sl, sl, r6
 8006cc0:	f04f 0100 	mov.w	r1, #0
 8006cc4:	f04f 0200 	mov.w	r2, #0
 8006cc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ccc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006cd0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006cd4:	4689      	mov	r9, r1
 8006cd6:	4692      	mov	sl, r2
 8006cd8:	eb19 0005 	adds.w	r0, r9, r5
 8006cdc:	eb4a 0106 	adc.w	r1, sl, r6
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	461d      	mov	r5, r3
 8006ce6:	f04f 0600 	mov.w	r6, #0
 8006cea:	196b      	adds	r3, r5, r5
 8006cec:	eb46 0406 	adc.w	r4, r6, r6
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	4623      	mov	r3, r4
 8006cf4:	f7f9 ffb2 	bl	8000c5c <__aeabi_uldivmod>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	460c      	mov	r4, r1
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	4b8b      	ldr	r3, [pc, #556]	; (8006f2c <UART_SetConfig+0x384>)
 8006d00:	fba3 1302 	umull	r1, r3, r3, r2
 8006d04:	095b      	lsrs	r3, r3, #5
 8006d06:	2164      	movs	r1, #100	; 0x64
 8006d08:	fb01 f303 	mul.w	r3, r1, r3
 8006d0c:	1ad3      	subs	r3, r2, r3
 8006d0e:	00db      	lsls	r3, r3, #3
 8006d10:	3332      	adds	r3, #50	; 0x32
 8006d12:	4a86      	ldr	r2, [pc, #536]	; (8006f2c <UART_SetConfig+0x384>)
 8006d14:	fba2 2303 	umull	r2, r3, r2, r3
 8006d18:	095b      	lsrs	r3, r3, #5
 8006d1a:	005b      	lsls	r3, r3, #1
 8006d1c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006d20:	4498      	add	r8, r3
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	461d      	mov	r5, r3
 8006d26:	f04f 0600 	mov.w	r6, #0
 8006d2a:	46a9      	mov	r9, r5
 8006d2c:	46b2      	mov	sl, r6
 8006d2e:	eb19 0309 	adds.w	r3, r9, r9
 8006d32:	eb4a 040a 	adc.w	r4, sl, sl
 8006d36:	4699      	mov	r9, r3
 8006d38:	46a2      	mov	sl, r4
 8006d3a:	eb19 0905 	adds.w	r9, r9, r5
 8006d3e:	eb4a 0a06 	adc.w	sl, sl, r6
 8006d42:	f04f 0100 	mov.w	r1, #0
 8006d46:	f04f 0200 	mov.w	r2, #0
 8006d4a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d4e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006d52:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006d56:	4689      	mov	r9, r1
 8006d58:	4692      	mov	sl, r2
 8006d5a:	eb19 0005 	adds.w	r0, r9, r5
 8006d5e:	eb4a 0106 	adc.w	r1, sl, r6
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	461d      	mov	r5, r3
 8006d68:	f04f 0600 	mov.w	r6, #0
 8006d6c:	196b      	adds	r3, r5, r5
 8006d6e:	eb46 0406 	adc.w	r4, r6, r6
 8006d72:	461a      	mov	r2, r3
 8006d74:	4623      	mov	r3, r4
 8006d76:	f7f9 ff71 	bl	8000c5c <__aeabi_uldivmod>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	460c      	mov	r4, r1
 8006d7e:	461a      	mov	r2, r3
 8006d80:	4b6a      	ldr	r3, [pc, #424]	; (8006f2c <UART_SetConfig+0x384>)
 8006d82:	fba3 1302 	umull	r1, r3, r3, r2
 8006d86:	095b      	lsrs	r3, r3, #5
 8006d88:	2164      	movs	r1, #100	; 0x64
 8006d8a:	fb01 f303 	mul.w	r3, r1, r3
 8006d8e:	1ad3      	subs	r3, r2, r3
 8006d90:	00db      	lsls	r3, r3, #3
 8006d92:	3332      	adds	r3, #50	; 0x32
 8006d94:	4a65      	ldr	r2, [pc, #404]	; (8006f2c <UART_SetConfig+0x384>)
 8006d96:	fba2 2303 	umull	r2, r3, r2, r3
 8006d9a:	095b      	lsrs	r3, r3, #5
 8006d9c:	f003 0207 	and.w	r2, r3, #7
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4442      	add	r2, r8
 8006da6:	609a      	str	r2, [r3, #8]
 8006da8:	e26f      	b.n	800728a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006daa:	f7fd fa39 	bl	8004220 <HAL_RCC_GetPCLK1Freq>
 8006dae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	461d      	mov	r5, r3
 8006db4:	f04f 0600 	mov.w	r6, #0
 8006db8:	46a8      	mov	r8, r5
 8006dba:	46b1      	mov	r9, r6
 8006dbc:	eb18 0308 	adds.w	r3, r8, r8
 8006dc0:	eb49 0409 	adc.w	r4, r9, r9
 8006dc4:	4698      	mov	r8, r3
 8006dc6:	46a1      	mov	r9, r4
 8006dc8:	eb18 0805 	adds.w	r8, r8, r5
 8006dcc:	eb49 0906 	adc.w	r9, r9, r6
 8006dd0:	f04f 0100 	mov.w	r1, #0
 8006dd4:	f04f 0200 	mov.w	r2, #0
 8006dd8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006ddc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006de0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006de4:	4688      	mov	r8, r1
 8006de6:	4691      	mov	r9, r2
 8006de8:	eb18 0005 	adds.w	r0, r8, r5
 8006dec:	eb49 0106 	adc.w	r1, r9, r6
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	461d      	mov	r5, r3
 8006df6:	f04f 0600 	mov.w	r6, #0
 8006dfa:	196b      	adds	r3, r5, r5
 8006dfc:	eb46 0406 	adc.w	r4, r6, r6
 8006e00:	461a      	mov	r2, r3
 8006e02:	4623      	mov	r3, r4
 8006e04:	f7f9 ff2a 	bl	8000c5c <__aeabi_uldivmod>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	460c      	mov	r4, r1
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	4b47      	ldr	r3, [pc, #284]	; (8006f2c <UART_SetConfig+0x384>)
 8006e10:	fba3 2302 	umull	r2, r3, r3, r2
 8006e14:	095b      	lsrs	r3, r3, #5
 8006e16:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	461d      	mov	r5, r3
 8006e1e:	f04f 0600 	mov.w	r6, #0
 8006e22:	46a9      	mov	r9, r5
 8006e24:	46b2      	mov	sl, r6
 8006e26:	eb19 0309 	adds.w	r3, r9, r9
 8006e2a:	eb4a 040a 	adc.w	r4, sl, sl
 8006e2e:	4699      	mov	r9, r3
 8006e30:	46a2      	mov	sl, r4
 8006e32:	eb19 0905 	adds.w	r9, r9, r5
 8006e36:	eb4a 0a06 	adc.w	sl, sl, r6
 8006e3a:	f04f 0100 	mov.w	r1, #0
 8006e3e:	f04f 0200 	mov.w	r2, #0
 8006e42:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e46:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006e4a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006e4e:	4689      	mov	r9, r1
 8006e50:	4692      	mov	sl, r2
 8006e52:	eb19 0005 	adds.w	r0, r9, r5
 8006e56:	eb4a 0106 	adc.w	r1, sl, r6
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	461d      	mov	r5, r3
 8006e60:	f04f 0600 	mov.w	r6, #0
 8006e64:	196b      	adds	r3, r5, r5
 8006e66:	eb46 0406 	adc.w	r4, r6, r6
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	4623      	mov	r3, r4
 8006e6e:	f7f9 fef5 	bl	8000c5c <__aeabi_uldivmod>
 8006e72:	4603      	mov	r3, r0
 8006e74:	460c      	mov	r4, r1
 8006e76:	461a      	mov	r2, r3
 8006e78:	4b2c      	ldr	r3, [pc, #176]	; (8006f2c <UART_SetConfig+0x384>)
 8006e7a:	fba3 1302 	umull	r1, r3, r3, r2
 8006e7e:	095b      	lsrs	r3, r3, #5
 8006e80:	2164      	movs	r1, #100	; 0x64
 8006e82:	fb01 f303 	mul.w	r3, r1, r3
 8006e86:	1ad3      	subs	r3, r2, r3
 8006e88:	00db      	lsls	r3, r3, #3
 8006e8a:	3332      	adds	r3, #50	; 0x32
 8006e8c:	4a27      	ldr	r2, [pc, #156]	; (8006f2c <UART_SetConfig+0x384>)
 8006e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e92:	095b      	lsrs	r3, r3, #5
 8006e94:	005b      	lsls	r3, r3, #1
 8006e96:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006e9a:	4498      	add	r8, r3
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	461d      	mov	r5, r3
 8006ea0:	f04f 0600 	mov.w	r6, #0
 8006ea4:	46a9      	mov	r9, r5
 8006ea6:	46b2      	mov	sl, r6
 8006ea8:	eb19 0309 	adds.w	r3, r9, r9
 8006eac:	eb4a 040a 	adc.w	r4, sl, sl
 8006eb0:	4699      	mov	r9, r3
 8006eb2:	46a2      	mov	sl, r4
 8006eb4:	eb19 0905 	adds.w	r9, r9, r5
 8006eb8:	eb4a 0a06 	adc.w	sl, sl, r6
 8006ebc:	f04f 0100 	mov.w	r1, #0
 8006ec0:	f04f 0200 	mov.w	r2, #0
 8006ec4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ec8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006ecc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ed0:	4689      	mov	r9, r1
 8006ed2:	4692      	mov	sl, r2
 8006ed4:	eb19 0005 	adds.w	r0, r9, r5
 8006ed8:	eb4a 0106 	adc.w	r1, sl, r6
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	461d      	mov	r5, r3
 8006ee2:	f04f 0600 	mov.w	r6, #0
 8006ee6:	196b      	adds	r3, r5, r5
 8006ee8:	eb46 0406 	adc.w	r4, r6, r6
 8006eec:	461a      	mov	r2, r3
 8006eee:	4623      	mov	r3, r4
 8006ef0:	f7f9 feb4 	bl	8000c5c <__aeabi_uldivmod>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	460c      	mov	r4, r1
 8006ef8:	461a      	mov	r2, r3
 8006efa:	4b0c      	ldr	r3, [pc, #48]	; (8006f2c <UART_SetConfig+0x384>)
 8006efc:	fba3 1302 	umull	r1, r3, r3, r2
 8006f00:	095b      	lsrs	r3, r3, #5
 8006f02:	2164      	movs	r1, #100	; 0x64
 8006f04:	fb01 f303 	mul.w	r3, r1, r3
 8006f08:	1ad3      	subs	r3, r2, r3
 8006f0a:	00db      	lsls	r3, r3, #3
 8006f0c:	3332      	adds	r3, #50	; 0x32
 8006f0e:	4a07      	ldr	r2, [pc, #28]	; (8006f2c <UART_SetConfig+0x384>)
 8006f10:	fba2 2303 	umull	r2, r3, r2, r3
 8006f14:	095b      	lsrs	r3, r3, #5
 8006f16:	f003 0207 	and.w	r2, r3, #7
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4442      	add	r2, r8
 8006f20:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006f22:	e1b2      	b.n	800728a <UART_SetConfig+0x6e2>
 8006f24:	40011000 	.word	0x40011000
 8006f28:	40011400 	.word	0x40011400
 8006f2c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4ad7      	ldr	r2, [pc, #860]	; (8007294 <UART_SetConfig+0x6ec>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d005      	beq.n	8006f46 <UART_SetConfig+0x39e>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4ad6      	ldr	r2, [pc, #856]	; (8007298 <UART_SetConfig+0x6f0>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	f040 80d1 	bne.w	80070e8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f46:	f7fd f97f 	bl	8004248 <HAL_RCC_GetPCLK2Freq>
 8006f4a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	469a      	mov	sl, r3
 8006f50:	f04f 0b00 	mov.w	fp, #0
 8006f54:	46d0      	mov	r8, sl
 8006f56:	46d9      	mov	r9, fp
 8006f58:	eb18 0308 	adds.w	r3, r8, r8
 8006f5c:	eb49 0409 	adc.w	r4, r9, r9
 8006f60:	4698      	mov	r8, r3
 8006f62:	46a1      	mov	r9, r4
 8006f64:	eb18 080a 	adds.w	r8, r8, sl
 8006f68:	eb49 090b 	adc.w	r9, r9, fp
 8006f6c:	f04f 0100 	mov.w	r1, #0
 8006f70:	f04f 0200 	mov.w	r2, #0
 8006f74:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006f78:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006f7c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006f80:	4688      	mov	r8, r1
 8006f82:	4691      	mov	r9, r2
 8006f84:	eb1a 0508 	adds.w	r5, sl, r8
 8006f88:	eb4b 0609 	adc.w	r6, fp, r9
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	4619      	mov	r1, r3
 8006f92:	f04f 0200 	mov.w	r2, #0
 8006f96:	f04f 0300 	mov.w	r3, #0
 8006f9a:	f04f 0400 	mov.w	r4, #0
 8006f9e:	0094      	lsls	r4, r2, #2
 8006fa0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006fa4:	008b      	lsls	r3, r1, #2
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	4623      	mov	r3, r4
 8006faa:	4628      	mov	r0, r5
 8006fac:	4631      	mov	r1, r6
 8006fae:	f7f9 fe55 	bl	8000c5c <__aeabi_uldivmod>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	460c      	mov	r4, r1
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	4bb8      	ldr	r3, [pc, #736]	; (800729c <UART_SetConfig+0x6f4>)
 8006fba:	fba3 2302 	umull	r2, r3, r3, r2
 8006fbe:	095b      	lsrs	r3, r3, #5
 8006fc0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	469b      	mov	fp, r3
 8006fc8:	f04f 0c00 	mov.w	ip, #0
 8006fcc:	46d9      	mov	r9, fp
 8006fce:	46e2      	mov	sl, ip
 8006fd0:	eb19 0309 	adds.w	r3, r9, r9
 8006fd4:	eb4a 040a 	adc.w	r4, sl, sl
 8006fd8:	4699      	mov	r9, r3
 8006fda:	46a2      	mov	sl, r4
 8006fdc:	eb19 090b 	adds.w	r9, r9, fp
 8006fe0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006fe4:	f04f 0100 	mov.w	r1, #0
 8006fe8:	f04f 0200 	mov.w	r2, #0
 8006fec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ff0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006ff4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ff8:	4689      	mov	r9, r1
 8006ffa:	4692      	mov	sl, r2
 8006ffc:	eb1b 0509 	adds.w	r5, fp, r9
 8007000:	eb4c 060a 	adc.w	r6, ip, sl
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	4619      	mov	r1, r3
 800700a:	f04f 0200 	mov.w	r2, #0
 800700e:	f04f 0300 	mov.w	r3, #0
 8007012:	f04f 0400 	mov.w	r4, #0
 8007016:	0094      	lsls	r4, r2, #2
 8007018:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800701c:	008b      	lsls	r3, r1, #2
 800701e:	461a      	mov	r2, r3
 8007020:	4623      	mov	r3, r4
 8007022:	4628      	mov	r0, r5
 8007024:	4631      	mov	r1, r6
 8007026:	f7f9 fe19 	bl	8000c5c <__aeabi_uldivmod>
 800702a:	4603      	mov	r3, r0
 800702c:	460c      	mov	r4, r1
 800702e:	461a      	mov	r2, r3
 8007030:	4b9a      	ldr	r3, [pc, #616]	; (800729c <UART_SetConfig+0x6f4>)
 8007032:	fba3 1302 	umull	r1, r3, r3, r2
 8007036:	095b      	lsrs	r3, r3, #5
 8007038:	2164      	movs	r1, #100	; 0x64
 800703a:	fb01 f303 	mul.w	r3, r1, r3
 800703e:	1ad3      	subs	r3, r2, r3
 8007040:	011b      	lsls	r3, r3, #4
 8007042:	3332      	adds	r3, #50	; 0x32
 8007044:	4a95      	ldr	r2, [pc, #596]	; (800729c <UART_SetConfig+0x6f4>)
 8007046:	fba2 2303 	umull	r2, r3, r2, r3
 800704a:	095b      	lsrs	r3, r3, #5
 800704c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007050:	4498      	add	r8, r3
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	469b      	mov	fp, r3
 8007056:	f04f 0c00 	mov.w	ip, #0
 800705a:	46d9      	mov	r9, fp
 800705c:	46e2      	mov	sl, ip
 800705e:	eb19 0309 	adds.w	r3, r9, r9
 8007062:	eb4a 040a 	adc.w	r4, sl, sl
 8007066:	4699      	mov	r9, r3
 8007068:	46a2      	mov	sl, r4
 800706a:	eb19 090b 	adds.w	r9, r9, fp
 800706e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007072:	f04f 0100 	mov.w	r1, #0
 8007076:	f04f 0200 	mov.w	r2, #0
 800707a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800707e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007082:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007086:	4689      	mov	r9, r1
 8007088:	4692      	mov	sl, r2
 800708a:	eb1b 0509 	adds.w	r5, fp, r9
 800708e:	eb4c 060a 	adc.w	r6, ip, sl
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	4619      	mov	r1, r3
 8007098:	f04f 0200 	mov.w	r2, #0
 800709c:	f04f 0300 	mov.w	r3, #0
 80070a0:	f04f 0400 	mov.w	r4, #0
 80070a4:	0094      	lsls	r4, r2, #2
 80070a6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80070aa:	008b      	lsls	r3, r1, #2
 80070ac:	461a      	mov	r2, r3
 80070ae:	4623      	mov	r3, r4
 80070b0:	4628      	mov	r0, r5
 80070b2:	4631      	mov	r1, r6
 80070b4:	f7f9 fdd2 	bl	8000c5c <__aeabi_uldivmod>
 80070b8:	4603      	mov	r3, r0
 80070ba:	460c      	mov	r4, r1
 80070bc:	461a      	mov	r2, r3
 80070be:	4b77      	ldr	r3, [pc, #476]	; (800729c <UART_SetConfig+0x6f4>)
 80070c0:	fba3 1302 	umull	r1, r3, r3, r2
 80070c4:	095b      	lsrs	r3, r3, #5
 80070c6:	2164      	movs	r1, #100	; 0x64
 80070c8:	fb01 f303 	mul.w	r3, r1, r3
 80070cc:	1ad3      	subs	r3, r2, r3
 80070ce:	011b      	lsls	r3, r3, #4
 80070d0:	3332      	adds	r3, #50	; 0x32
 80070d2:	4a72      	ldr	r2, [pc, #456]	; (800729c <UART_SetConfig+0x6f4>)
 80070d4:	fba2 2303 	umull	r2, r3, r2, r3
 80070d8:	095b      	lsrs	r3, r3, #5
 80070da:	f003 020f 	and.w	r2, r3, #15
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4442      	add	r2, r8
 80070e4:	609a      	str	r2, [r3, #8]
 80070e6:	e0d0      	b.n	800728a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80070e8:	f7fd f89a 	bl	8004220 <HAL_RCC_GetPCLK1Freq>
 80070ec:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	469a      	mov	sl, r3
 80070f2:	f04f 0b00 	mov.w	fp, #0
 80070f6:	46d0      	mov	r8, sl
 80070f8:	46d9      	mov	r9, fp
 80070fa:	eb18 0308 	adds.w	r3, r8, r8
 80070fe:	eb49 0409 	adc.w	r4, r9, r9
 8007102:	4698      	mov	r8, r3
 8007104:	46a1      	mov	r9, r4
 8007106:	eb18 080a 	adds.w	r8, r8, sl
 800710a:	eb49 090b 	adc.w	r9, r9, fp
 800710e:	f04f 0100 	mov.w	r1, #0
 8007112:	f04f 0200 	mov.w	r2, #0
 8007116:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800711a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800711e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007122:	4688      	mov	r8, r1
 8007124:	4691      	mov	r9, r2
 8007126:	eb1a 0508 	adds.w	r5, sl, r8
 800712a:	eb4b 0609 	adc.w	r6, fp, r9
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	4619      	mov	r1, r3
 8007134:	f04f 0200 	mov.w	r2, #0
 8007138:	f04f 0300 	mov.w	r3, #0
 800713c:	f04f 0400 	mov.w	r4, #0
 8007140:	0094      	lsls	r4, r2, #2
 8007142:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007146:	008b      	lsls	r3, r1, #2
 8007148:	461a      	mov	r2, r3
 800714a:	4623      	mov	r3, r4
 800714c:	4628      	mov	r0, r5
 800714e:	4631      	mov	r1, r6
 8007150:	f7f9 fd84 	bl	8000c5c <__aeabi_uldivmod>
 8007154:	4603      	mov	r3, r0
 8007156:	460c      	mov	r4, r1
 8007158:	461a      	mov	r2, r3
 800715a:	4b50      	ldr	r3, [pc, #320]	; (800729c <UART_SetConfig+0x6f4>)
 800715c:	fba3 2302 	umull	r2, r3, r3, r2
 8007160:	095b      	lsrs	r3, r3, #5
 8007162:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	469b      	mov	fp, r3
 800716a:	f04f 0c00 	mov.w	ip, #0
 800716e:	46d9      	mov	r9, fp
 8007170:	46e2      	mov	sl, ip
 8007172:	eb19 0309 	adds.w	r3, r9, r9
 8007176:	eb4a 040a 	adc.w	r4, sl, sl
 800717a:	4699      	mov	r9, r3
 800717c:	46a2      	mov	sl, r4
 800717e:	eb19 090b 	adds.w	r9, r9, fp
 8007182:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007186:	f04f 0100 	mov.w	r1, #0
 800718a:	f04f 0200 	mov.w	r2, #0
 800718e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007192:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007196:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800719a:	4689      	mov	r9, r1
 800719c:	4692      	mov	sl, r2
 800719e:	eb1b 0509 	adds.w	r5, fp, r9
 80071a2:	eb4c 060a 	adc.w	r6, ip, sl
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	4619      	mov	r1, r3
 80071ac:	f04f 0200 	mov.w	r2, #0
 80071b0:	f04f 0300 	mov.w	r3, #0
 80071b4:	f04f 0400 	mov.w	r4, #0
 80071b8:	0094      	lsls	r4, r2, #2
 80071ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80071be:	008b      	lsls	r3, r1, #2
 80071c0:	461a      	mov	r2, r3
 80071c2:	4623      	mov	r3, r4
 80071c4:	4628      	mov	r0, r5
 80071c6:	4631      	mov	r1, r6
 80071c8:	f7f9 fd48 	bl	8000c5c <__aeabi_uldivmod>
 80071cc:	4603      	mov	r3, r0
 80071ce:	460c      	mov	r4, r1
 80071d0:	461a      	mov	r2, r3
 80071d2:	4b32      	ldr	r3, [pc, #200]	; (800729c <UART_SetConfig+0x6f4>)
 80071d4:	fba3 1302 	umull	r1, r3, r3, r2
 80071d8:	095b      	lsrs	r3, r3, #5
 80071da:	2164      	movs	r1, #100	; 0x64
 80071dc:	fb01 f303 	mul.w	r3, r1, r3
 80071e0:	1ad3      	subs	r3, r2, r3
 80071e2:	011b      	lsls	r3, r3, #4
 80071e4:	3332      	adds	r3, #50	; 0x32
 80071e6:	4a2d      	ldr	r2, [pc, #180]	; (800729c <UART_SetConfig+0x6f4>)
 80071e8:	fba2 2303 	umull	r2, r3, r2, r3
 80071ec:	095b      	lsrs	r3, r3, #5
 80071ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071f2:	4498      	add	r8, r3
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	469b      	mov	fp, r3
 80071f8:	f04f 0c00 	mov.w	ip, #0
 80071fc:	46d9      	mov	r9, fp
 80071fe:	46e2      	mov	sl, ip
 8007200:	eb19 0309 	adds.w	r3, r9, r9
 8007204:	eb4a 040a 	adc.w	r4, sl, sl
 8007208:	4699      	mov	r9, r3
 800720a:	46a2      	mov	sl, r4
 800720c:	eb19 090b 	adds.w	r9, r9, fp
 8007210:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007214:	f04f 0100 	mov.w	r1, #0
 8007218:	f04f 0200 	mov.w	r2, #0
 800721c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007220:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007224:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007228:	4689      	mov	r9, r1
 800722a:	4692      	mov	sl, r2
 800722c:	eb1b 0509 	adds.w	r5, fp, r9
 8007230:	eb4c 060a 	adc.w	r6, ip, sl
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	4619      	mov	r1, r3
 800723a:	f04f 0200 	mov.w	r2, #0
 800723e:	f04f 0300 	mov.w	r3, #0
 8007242:	f04f 0400 	mov.w	r4, #0
 8007246:	0094      	lsls	r4, r2, #2
 8007248:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800724c:	008b      	lsls	r3, r1, #2
 800724e:	461a      	mov	r2, r3
 8007250:	4623      	mov	r3, r4
 8007252:	4628      	mov	r0, r5
 8007254:	4631      	mov	r1, r6
 8007256:	f7f9 fd01 	bl	8000c5c <__aeabi_uldivmod>
 800725a:	4603      	mov	r3, r0
 800725c:	460c      	mov	r4, r1
 800725e:	461a      	mov	r2, r3
 8007260:	4b0e      	ldr	r3, [pc, #56]	; (800729c <UART_SetConfig+0x6f4>)
 8007262:	fba3 1302 	umull	r1, r3, r3, r2
 8007266:	095b      	lsrs	r3, r3, #5
 8007268:	2164      	movs	r1, #100	; 0x64
 800726a:	fb01 f303 	mul.w	r3, r1, r3
 800726e:	1ad3      	subs	r3, r2, r3
 8007270:	011b      	lsls	r3, r3, #4
 8007272:	3332      	adds	r3, #50	; 0x32
 8007274:	4a09      	ldr	r2, [pc, #36]	; (800729c <UART_SetConfig+0x6f4>)
 8007276:	fba2 2303 	umull	r2, r3, r2, r3
 800727a:	095b      	lsrs	r3, r3, #5
 800727c:	f003 020f 	and.w	r2, r3, #15
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4442      	add	r2, r8
 8007286:	609a      	str	r2, [r3, #8]
}
 8007288:	e7ff      	b.n	800728a <UART_SetConfig+0x6e2>
 800728a:	bf00      	nop
 800728c:	3714      	adds	r7, #20
 800728e:	46bd      	mov	sp, r7
 8007290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007294:	40011000 	.word	0x40011000
 8007298:	40011400 	.word	0x40011400
 800729c:	51eb851f 	.word	0x51eb851f

080072a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80072a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072a2:	f5ad 7d37 	sub.w	sp, sp, #732	; 0x2dc
 80072a6:	af08      	add	r7, sp, #32
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80072a8:	f7f9 fe58 	bl	8000f5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80072ac:	f000 fbbe 	bl	8007a2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80072b0:	f001 f8a6 	bl	8008400 <MX_GPIO_Init>
  MX_DMA_Init();
 80072b4:	f001 f86e 	bl	8008394 <MX_DMA_Init>
  MX_TIM9_Init();
 80072b8:	f000 ff2a 	bl	8008110 <MX_TIM9_Init>
  MX_SPI2_Init();
 80072bc:	f000 fd6e 	bl	8007d9c <MX_SPI2_Init>
  MX_ADC1_Init();
 80072c0:	f000 fc1c 	bl	8007afc <MX_ADC1_Init>
  MX_ADC2_Init();
 80072c4:	f000 fc6c 	bl	8007ba0 <MX_ADC2_Init>
  MX_CAN1_Init();
 80072c8:	f000 fcd8 	bl	8007c7c <MX_CAN1_Init>
  MX_I2C1_Init();
 80072cc:	f000 fd0a 	bl	8007ce4 <MX_I2C1_Init>
  MX_I2C2_Init();
 80072d0:	f000 fd36 	bl	8007d40 <MX_I2C2_Init>
  MX_TIM1_Init();
 80072d4:	f000 fd9a 	bl	8007e0c <MX_TIM1_Init>
  MX_USART3_UART_Init();
 80072d8:	f001 f832 	bl	8008340 <MX_USART3_UART_Init>
  MX_TIM8_Init();
 80072dc:	f000 fec0 	bl	8008060 <MX_TIM8_Init>
  MX_TIM13_Init();
 80072e0:	f000 ffe8 	bl	80082b4 <MX_TIM13_Init>
  MX_TIM12_Init();
 80072e4:	f000 ff86 	bl	80081f4 <MX_TIM12_Init>
  MX_TIM2_Init();
 80072e8:	f000 fe48 	bl	8007f7c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  calc_lookup(lookup);
 80072ec:	4862      	ldr	r0, [pc, #392]	; (8007478 <main+0x1d8>)
 80072ee:	f001 fbc7 	bl	8008a80 <calc_lookup>

	uint8_t buf[300];
	uint8_t plot[300];

	char ch='q';
 80072f2:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80072f6:	2271      	movs	r2, #113	; 0x71
 80072f8:	701a      	strb	r2, [r3, #0]
	int16_t accel16;
	uint8_t accel8l;
	uint8_t accel8h;

  // --- SET STATUS LEDS
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 80072fa:	2100      	movs	r1, #0
 80072fc:	485f      	ldr	r0, [pc, #380]	; (800747c <main+0x1dc>)
 80072fe:	f7fd feff 	bl	8005100 <HAL_TIM_PWM_Start>
  HAL_TIM_OC_Start(&htim9, TIM_CHANNEL_2);
 8007302:	2104      	movs	r1, #4
 8007304:	485d      	ldr	r0, [pc, #372]	; (800747c <main+0x1dc>)
 8007306:	f7fd fe87 	bl	8005018 <HAL_TIM_OC_Start>

  HAL_TIM_OC_Start(&htim12, TIM_CHANNEL_1);
 800730a:	2100      	movs	r1, #0
 800730c:	485c      	ldr	r0, [pc, #368]	; (8007480 <main+0x1e0>)
 800730e:	f7fd fe83 	bl	8005018 <HAL_TIM_OC_Start>
  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_1);
 8007312:	2100      	movs	r1, #0
 8007314:	485b      	ldr	r0, [pc, #364]	; (8007484 <main+0x1e4>)
 8007316:	f7fd fe7f 	bl	8005018 <HAL_TIM_OC_Start>

  // --- ENABLE DRV
  HAL_GPIO_WritePin(EN_GATE_GPIO_Port, EN_GATE_Pin, 1);
 800731a:	2201      	movs	r2, #1
 800731c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007320:	4859      	ldr	r0, [pc, #356]	; (8007488 <main+0x1e8>)
 8007322:	f7fb fb6f 	bl	8002a04 <HAL_GPIO_WritePin>


  SCB->CPACR |= 0xf00000;
 8007326:	4b59      	ldr	r3, [pc, #356]	; (800748c <main+0x1ec>)
 8007328:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800732c:	4a57      	ldr	r2, [pc, #348]	; (800748c <main+0x1ec>)
 800732e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007332:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  int i=0;
 8007336:	2300      	movs	r3, #0
 8007338:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
	uint32_t i_fast = 0;
 800733c:	2300      	movs	r3, #0
 800733e:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4
	uint32_t i_slow = 0;
 8007342:	2300      	movs	r3, #0
 8007344:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
	uint32_t fast2slow = 2000;
 8007348:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800734c:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8

	int blink_duration = 100;
 8007350:	2364      	movs	r3, #100	; 0x64
 8007352:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
  //  HAL_Delay(2);


	// --- MOTOR DRIVER ----------------------------------------------------
	//EN_GATE
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8007356:	2100      	movs	r1, #0
 8007358:	484d      	ldr	r0, [pc, #308]	; (8007490 <main+0x1f0>)
 800735a:	f7fd fed1 	bl	8005100 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 800735e:	2100      	movs	r1, #0
 8007360:	484b      	ldr	r0, [pc, #300]	; (8007490 <main+0x1f0>)
 8007362:	f7ff f80c 	bl	800637e <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8007366:	2104      	movs	r1, #4
 8007368:	4849      	ldr	r0, [pc, #292]	; (8007490 <main+0x1f0>)
 800736a:	f7fd fec9 	bl	8005100 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 800736e:	2104      	movs	r1, #4
 8007370:	4847      	ldr	r0, [pc, #284]	; (8007490 <main+0x1f0>)
 8007372:	f7ff f804 	bl	800637e <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8007376:	2108      	movs	r1, #8
 8007378:	4845      	ldr	r0, [pc, #276]	; (8007490 <main+0x1f0>)
 800737a:	f7fd fec1 	bl	8005100 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_3);
 800737e:	2108      	movs	r1, #8
 8007380:	4843      	ldr	r0, [pc, #268]	; (8007490 <main+0x1f0>)
 8007382:	f7fe fffc 	bl	800637e <HAL_TIMEx_PWMN_Start>

	playSound( 3, 100, 20);
 8007386:	2214      	movs	r2, #20
 8007388:	2164      	movs	r1, #100	; 0x64
 800738a:	2003      	movs	r0, #3
 800738c:	f001 f8fe 	bl	800858c <playSound>

	HAL_GPIO_WritePin(EN_GATE_GPIO_Port, EN_GATE_Pin, GPIO_PIN_SET);
 8007390:	2201      	movs	r2, #1
 8007392:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007396:	483c      	ldr	r0, [pc, #240]	; (8007488 <main+0x1e8>)
 8007398:	f7fb fb34 	bl	8002a04 <HAL_GPIO_WritePin>

	// --- ADC --------------------------------------
	ADC_ChannelConfTypeDef adcChannel;

	//adcChannel.Channel = ADC_CHANNEL_8;
	adcChannel.Rank = 1;
 800739c:	f107 031c 	add.w	r3, r7, #28
 80073a0:	2201      	movs	r2, #1
 80073a2:	605a      	str	r2, [r3, #4]
	adcChannel.SamplingTime = ADC_SAMPLETIME_15CYCLES;//5mus //ADC_SAMPLETIME_480CYCLES;// 20mus
 80073a4:	f107 031c 	add.w	r3, r7, #28
 80073a8:	2201      	movs	r2, #1
 80073aa:	609a      	str	r2, [r3, #8]
	adcChannel.Offset = 0;
 80073ac:	f107 031c 	add.w	r3, r7, #28
 80073b0:	2200      	movs	r2, #0
 80073b2:	60da      	str	r2, [r3, #12]
	// --- I2C2 IMU ------------------------------------------------
	//see: https://www.youtube.com/watch?v=isOekyygpR8
	//b1101000
	char accel_char[20];

	buf[0] = 0x6B; //power register
 80073b4:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 80073b8:	226b      	movs	r2, #107	; 0x6b
 80073ba:	701a      	strb	r2, [r3, #0]
	buf[1] = 0x00; //switch on
 80073bc:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 80073c0:	2200      	movs	r2, #0
 80073c2:	705a      	strb	r2, [r3, #1]
	ret = HAL_I2C_Master_Transmit(&hi2c2, IMU_ADDR, buf, 2, HAL_MAX_DELAY);
 80073c4:	23d0      	movs	r3, #208	; 0xd0
 80073c6:	b299      	uxth	r1, r3
 80073c8:	f507 72ae 	add.w	r2, r7, #348	; 0x15c
 80073cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80073d0:	9300      	str	r3, [sp, #0]
 80073d2:	2302      	movs	r3, #2
 80073d4:	482f      	ldr	r0, [pc, #188]	; (8007494 <main+0x1f4>)
 80073d6:	f7fb fc99 	bl	8002d0c <HAL_I2C_Master_Transmit>
 80073da:	4603      	mov	r3, r0
 80073dc:	f887 32a3 	strb.w	r3, [r7, #675]	; 0x2a3
	if (ret != HAL_OK){
 80073e0:	f897 32a3 	ldrb.w	r3, [r7, #675]	; 0x2a3
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d008      	beq.n	80073fa <main+0x15a>
		strcpy((char*)buf, "Error IMU T\r\n");
 80073e8:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 80073ec:	4a2a      	ldr	r2, [pc, #168]	; (8007498 <main+0x1f8>)
 80073ee:	461c      	mov	r4, r3
 80073f0:	4613      	mov	r3, r2
 80073f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80073f4:	c407      	stmia	r4!, {r0, r1, r2}
 80073f6:	8023      	strh	r3, [r4, #0]
 80073f8:	e003      	b.n	8007402 <main+0x162>
	} else {
		buf[0] = 0x00;
 80073fa:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 80073fe:	2200      	movs	r2, #0
 8007400:	701a      	strb	r2, [r3, #0]
	}

	buf[0] = 0x3B;
 8007402:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 8007406:	223b      	movs	r2, #59	; 0x3b
 8007408:	701a      	strb	r2, [r3, #0]
	ret = HAL_I2C_Master_Transmit(&hi2c2, IMU_ADDR, buf, 1, HAL_MAX_DELAY);
 800740a:	23d0      	movs	r3, #208	; 0xd0
 800740c:	b299      	uxth	r1, r3
 800740e:	f507 72ae 	add.w	r2, r7, #348	; 0x15c
 8007412:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007416:	9300      	str	r3, [sp, #0]
 8007418:	2301      	movs	r3, #1
 800741a:	481e      	ldr	r0, [pc, #120]	; (8007494 <main+0x1f4>)
 800741c:	f7fb fc76 	bl	8002d0c <HAL_I2C_Master_Transmit>
 8007420:	4603      	mov	r3, r0
 8007422:	f887 32a3 	strb.w	r3, [r7, #675]	; 0x2a3
	if (ret != HAL_OK){
 8007426:	f897 32a3 	ldrb.w	r3, [r7, #675]	; 0x2a3
 800742a:	2b00      	cmp	r3, #0
 800742c:	d008      	beq.n	8007440 <main+0x1a0>
		strcpy((char*)buf, "Error IMU T\r\n");
 800742e:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 8007432:	4a19      	ldr	r2, [pc, #100]	; (8007498 <main+0x1f8>)
 8007434:	461c      	mov	r4, r3
 8007436:	4613      	mov	r3, r2
 8007438:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800743a:	c407      	stmia	r4!, {r0, r1, r2}
 800743c:	8023      	strh	r3, [r4, #0]
 800743e:	e03c      	b.n	80074ba <main+0x21a>
	} else {
		ret = HAL_I2C_Master_Receive(&hi2c2, IMU_ADDR, buf, 1, HAL_MAX_DELAY);
 8007440:	23d0      	movs	r3, #208	; 0xd0
 8007442:	b299      	uxth	r1, r3
 8007444:	f507 72ae 	add.w	r2, r7, #348	; 0x15c
 8007448:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800744c:	9300      	str	r3, [sp, #0]
 800744e:	2301      	movs	r3, #1
 8007450:	4810      	ldr	r0, [pc, #64]	; (8007494 <main+0x1f4>)
 8007452:	f7fb fd59 	bl	8002f08 <HAL_I2C_Master_Receive>
 8007456:	4603      	mov	r3, r0
 8007458:	f887 32a3 	strb.w	r3, [r7, #675]	; 0x2a3
		if (ret != HAL_OK){
 800745c:	f897 32a3 	ldrb.w	r3, [r7, #675]	; 0x2a3
 8007460:	2b00      	cmp	r3, #0
 8007462:	d01d      	beq.n	80074a0 <main+0x200>
			strcpy((char*)buf, "Error IMU R\r\n");
 8007464:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 8007468:	4a0c      	ldr	r2, [pc, #48]	; (800749c <main+0x1fc>)
 800746a:	461c      	mov	r4, r3
 800746c:	4613      	mov	r3, r2
 800746e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007470:	c407      	stmia	r4!, {r0, r1, r2}
 8007472:	8023      	strh	r3, [r4, #0]
 8007474:	e021      	b.n	80074ba <main+0x21a>
 8007476:	bf00      	nop
 8007478:	20000138 	.word	0x20000138
 800747c:	20000720 	.word	0x20000720
 8007480:	20000864 	.word	0x20000864
 8007484:	2000079c 	.word	0x2000079c
 8007488:	40021000 	.word	0x40021000
 800748c:	e000ed00 	.word	0xe000ed00
 8007490:	200006e0 	.word	0x200006e0
 8007494:	2000059c 	.word	0x2000059c
 8007498:	0800af70 	.word	0x0800af70
 800749c:	0800af80 	.word	0x0800af80
		} else {
			accel8l = (int8_t)buf[0];
 80074a0:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	f887 32a2 	strb.w	r3, [r7, #674]	; 0x2a2
			sprintf((char*)accel_char, "%u m\r\n", (int)accel8l);
 80074aa:	f897 22a2 	ldrb.w	r2, [r7, #674]	; 0x2a2
 80074ae:	f107 0308 	add.w	r3, r7, #8
 80074b2:	49cb      	ldr	r1, [pc, #812]	; (80077e0 <main+0x540>)
 80074b4:	4618      	mov	r0, r3
 80074b6:	f002 f937 	bl	8009728 <siprintf>
  //					}
  //
  //				}

	// --- TIMERS ----------------------------------------------------
	TIM9->CCR1 = blink_duration;
 80074ba:	4aca      	ldr	r2, [pc, #808]	; (80077e4 <main+0x544>)
 80074bc:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80074c0:	6353      	str	r3, [r2, #52]	; 0x34
	TIM9->CCR2 = blink_duration;
 80074c2:	4ac8      	ldr	r2, [pc, #800]	; (80077e4 <main+0x544>)
 80074c4:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80074c8:	6393      	str	r3, [r2, #56]	; 0x38

	// --- GPIO ----------------------------------------------------

	GPIOE->BSRR = GPIO_PIN_4; //switches LD2
 80074ca:	4bc7      	ldr	r3, [pc, #796]	; (80077e8 <main+0x548>)
 80074cc:	2210      	movs	r2, #16
 80074ce:	619a      	str	r2, [r3, #24]




	playSound( 2, 100, 40);
 80074d0:	2228      	movs	r2, #40	; 0x28
 80074d2:	2164      	movs	r1, #100	; 0x64
 80074d4:	2002      	movs	r0, #2
 80074d6:	f001 f859 	bl	800858c <playSound>
	playSound( 1, 100, 80);
 80074da:	2250      	movs	r2, #80	; 0x50
 80074dc:	2164      	movs	r1, #100	; 0x64
 80074de:	2001      	movs	r0, #1
 80074e0:	f001 f854 	bl	800858c <playSound>
	HAL_Delay(100); // So the system stops vibrating
 80074e4:	2064      	movs	r0, #100	; 0x64
 80074e6:	f7f9 fdab 	bl	8001040 <HAL_Delay>




	// --- ROTATION SENSOR INIT ----------------------------------------------------
	HAL_TIM_Encoder_Start_IT(&htim8, TIM_CHANNEL_ALL );
 80074ea:	213c      	movs	r1, #60	; 0x3c
 80074ec:	48bf      	ldr	r0, [pc, #764]	; (80077ec <main+0x54c>)
 80074ee:	f7fd ff0c 	bl	800530a <HAL_TIM_Encoder_Start_IT>

	// --- ROTATION SENSOR SETTINGS ----------------------------------------------------

	//ROT0_nCS_GPIO_Port->BSRR = (uint32_t)ROT0_nCS_Pin << 16U;

	uint16_t address = 0x0000;
 80074f2:	1dbb      	adds	r3, r7, #6
 80074f4:	2200      	movs	r2, #0
 80074f6:	801a      	strh	r2, [r3, #0]
	uint16_t value = 0x0000;
 80074f8:	1d3b      	adds	r3, r7, #4
 80074fa:	2200      	movs	r2, #0
 80074fc:	801a      	strh	r2, [r3, #0]

	// --- set ABI and enable PWM
	//TODO: Error handling
	address = AS_ADDR_SETTINGS1 | AS_WRITE ;
 80074fe:	1dbb      	adds	r3, r7, #6
 8007500:	2218      	movs	r2, #24
 8007502:	801a      	strh	r2, [r3, #0]
	value = 0x0080 | AS_ODD;
 8007504:	1d3b      	adds	r3, r7, #4
 8007506:	f248 0280 	movw	r2, #32896	; 0x8080
 800750a:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 800750c:	2200      	movs	r2, #0
 800750e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007512:	48b7      	ldr	r0, [pc, #732]	; (80077f0 <main+0x550>)
 8007514:	f7fb fa76 	bl	8002a04 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint16_t *)&address, 1, 1);
 8007518:	1db9      	adds	r1, r7, #6
 800751a:	2301      	movs	r3, #1
 800751c:	2201      	movs	r2, #1
 800751e:	48b5      	ldr	r0, [pc, #724]	; (80077f4 <main+0x554>)
 8007520:	f7fc ff0a 	bl	8004338 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 8007524:	2201      	movs	r2, #1
 8007526:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800752a:	48b1      	ldr	r0, [pc, #708]	; (80077f0 <main+0x550>)
 800752c:	f7fb fa6a 	bl	8002a04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 8007530:	2200      	movs	r2, #0
 8007532:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007536:	48ae      	ldr	r0, [pc, #696]	; (80077f0 <main+0x550>)
 8007538:	f7fb fa64 	bl	8002a04 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint16_t *)&value, 1, 1);
 800753c:	1d39      	adds	r1, r7, #4
 800753e:	2301      	movs	r3, #1
 8007540:	2201      	movs	r2, #1
 8007542:	48ac      	ldr	r0, [pc, #688]	; (80077f4 <main+0x554>)
 8007544:	f7fc fef8 	bl	8004338 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 8007548:	2201      	movs	r2, #1
 800754a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800754e:	48a8      	ldr	r0, [pc, #672]	; (80077f0 <main+0x550>)
 8007550:	f7fb fa58 	bl	8002a04 <HAL_GPIO_WritePin>

	// --- set steps 2000steps 500 pulses
	address = AS_ADDR_SETTINGS2 | AS_WRITE ;
 8007554:	1dbb      	adds	r3, r7, #6
 8007556:	f248 0219 	movw	r2, #32793	; 0x8019
 800755a:	801a      	strh	r2, [r3, #0]
	value = 0x0020 | AS_ODD;
 800755c:	1d3b      	adds	r3, r7, #4
 800755e:	f248 0220 	movw	r2, #32800	; 0x8020
 8007562:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 8007564:	2200      	movs	r2, #0
 8007566:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800756a:	48a1      	ldr	r0, [pc, #644]	; (80077f0 <main+0x550>)
 800756c:	f7fb fa4a 	bl	8002a04 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint16_t *)&address, 1, 1);
 8007570:	1db9      	adds	r1, r7, #6
 8007572:	2301      	movs	r3, #1
 8007574:	2201      	movs	r2, #1
 8007576:	489f      	ldr	r0, [pc, #636]	; (80077f4 <main+0x554>)
 8007578:	f7fc fede 	bl	8004338 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 800757c:	2201      	movs	r2, #1
 800757e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007582:	489b      	ldr	r0, [pc, #620]	; (80077f0 <main+0x550>)
 8007584:	f7fb fa3e 	bl	8002a04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 8007588:	2200      	movs	r2, #0
 800758a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800758e:	4898      	ldr	r0, [pc, #608]	; (80077f0 <main+0x550>)
 8007590:	f7fb fa38 	bl	8002a04 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint16_t *)&value, 1, 1);
 8007594:	1d39      	adds	r1, r7, #4
 8007596:	2301      	movs	r3, #1
 8007598:	2201      	movs	r2, #1
 800759a:	4896      	ldr	r0, [pc, #600]	; (80077f4 <main+0x554>)
 800759c:	f7fc fecc 	bl	8004338 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 80075a0:	2201      	movs	r2, #1
 80075a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80075a6:	4892      	ldr	r0, [pc, #584]	; (80077f0 <main+0x550>)
 80075a8:	f7fb fa2c 	bl	8002a04 <HAL_GPIO_WritePin>

	// --- read angle
	address = 0x3FFE | AS_READ ;
 80075ac:	1dbb      	adds	r3, r7, #6
 80075ae:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 80075b2:	801a      	strh	r2, [r3, #0]
	uint16_t angle = 0x0000;
 80075b4:	1cbb      	adds	r3, r7, #2
 80075b6:	2200      	movs	r2, #0
 80075b8:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 80075ba:	2200      	movs	r2, #0
 80075bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80075c0:	488b      	ldr	r0, [pc, #556]	; (80077f0 <main+0x550>)
 80075c2:	f7fb fa1f 	bl	8002a04 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint16_t *)&address, 1, 1);//this is the value
 80075c6:	1db9      	adds	r1, r7, #6
 80075c8:	2301      	movs	r3, #1
 80075ca:	2201      	movs	r2, #1
 80075cc:	4889      	ldr	r0, [pc, #548]	; (80077f4 <main+0x554>)
 80075ce:	f7fc feb3 	bl	8004338 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 80075d2:	2201      	movs	r2, #1
 80075d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80075d8:	4885      	ldr	r0, [pc, #532]	; (80077f0 <main+0x550>)
 80075da:	f7fb fa13 	bl	8002a04 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_RESET);
 80075de:	2200      	movs	r2, #0
 80075e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80075e4:	4882      	ldr	r0, [pc, #520]	; (80077f0 <main+0x550>)
 80075e6:	f7fb fa0d 	bl	8002a04 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi2, (uint16_t *)&angle, 1, 1);
 80075ea:	1cb9      	adds	r1, r7, #2
 80075ec:	2301      	movs	r3, #1
 80075ee:	2201      	movs	r2, #1
 80075f0:	4880      	ldr	r0, [pc, #512]	; (80077f4 <main+0x554>)
 80075f2:	f7fc ffd5 	bl	80045a0 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ROT0_nCS_GPIO_Port, ROT0_nCS_Pin, GPIO_PIN_SET);
 80075f6:	2201      	movs	r2, #1
 80075f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80075fc:	487c      	ldr	r0, [pc, #496]	; (80077f0 <main+0x550>)
 80075fe:	f7fb fa01 	bl	8002a04 <HAL_GPIO_WritePin>


	// --- ROTATION SENSOR 0 POINT SETTING ----------------------------------------------------
	angle &= AS_DATA_MASK;
 8007602:	1cbb      	adds	r3, r7, #2
 8007604:	881b      	ldrh	r3, [r3, #0]
 8007606:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800760a:	b29a      	uxth	r2, r3
 800760c:	1cbb      	adds	r3, r7, #2
 800760e:	801a      	strh	r2, [r3, #0]
	EncVal = (uint16_t) ((float)angle /16384.0 * 2000.0);
 8007610:	1cbb      	adds	r3, r7, #2
 8007612:	881b      	ldrh	r3, [r3, #0]
 8007614:	ee07 3a90 	vmov	s15, r3
 8007618:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800761c:	ee17 0a90 	vmov	r0, s15
 8007620:	f7f8 ff92 	bl	8000548 <__aeabi_f2d>
 8007624:	f04f 0200 	mov.w	r2, #0
 8007628:	4b73      	ldr	r3, [pc, #460]	; (80077f8 <main+0x558>)
 800762a:	f7f9 f90f 	bl	800084c <__aeabi_ddiv>
 800762e:	4603      	mov	r3, r0
 8007630:	460c      	mov	r4, r1
 8007632:	4618      	mov	r0, r3
 8007634:	4621      	mov	r1, r4
 8007636:	f04f 0200 	mov.w	r2, #0
 800763a:	4b70      	ldr	r3, [pc, #448]	; (80077fc <main+0x55c>)
 800763c:	f7f8 ffdc 	bl	80005f8 <__aeabi_dmul>
 8007640:	4603      	mov	r3, r0
 8007642:	460c      	mov	r4, r1
 8007644:	4618      	mov	r0, r3
 8007646:	4621      	mov	r1, r4
 8007648:	f7f9 fa98 	bl	8000b7c <__aeabi_d2uiz>
 800764c:	4603      	mov	r3, r0
 800764e:	b29b      	uxth	r3, r3
 8007650:	b21a      	sxth	r2, r3
 8007652:	4b6b      	ldr	r3, [pc, #428]	; (8007800 <main+0x560>)
 8007654:	801a      	strh	r2, [r3, #0]
	last_EncVal = EncVal;
 8007656:	4b6a      	ldr	r3, [pc, #424]	; (8007800 <main+0x560>)
 8007658:	f9b3 2000 	ldrsh.w	r2, [r3]
 800765c:	4b69      	ldr	r3, [pc, #420]	; (8007804 <main+0x564>)
 800765e:	801a      	strh	r2, [r3, #0]
	TIM8->CNT = EncVal;
 8007660:	4b67      	ldr	r3, [pc, #412]	; (8007800 <main+0x560>)
 8007662:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007666:	4b68      	ldr	r3, [pc, #416]	; (8007808 <main+0x568>)
 8007668:	625a      	str	r2, [r3, #36]	; 0x24
//	EncVal = TIM8->CNT;//takes 200ns
//	TIM1->CCR1 = 0;
//	phase = (float) EncVal * 0.02199 ;

	// --- UART DMA
	HAL_DMA_RegisterCallback(&hdma_usart3_tx, HAL_DMA_XFER_CPLT_CB_ID, &DMAUSARTTransferComplete);
 800766a:	4a68      	ldr	r2, [pc, #416]	; (800780c <main+0x56c>)
 800766c:	2100      	movs	r1, #0
 800766e:	4868      	ldr	r0, [pc, #416]	; (8007810 <main+0x570>)
 8007670:	f7fa fefc 	bl	800246c <HAL_DMA_RegisterCallback>

	// --- ADC DMA
	HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_buf, 30);
 8007674:	221e      	movs	r2, #30
 8007676:	4967      	ldr	r1, [pc, #412]	; (8007814 <main+0x574>)
 8007678:	4867      	ldr	r0, [pc, #412]	; (8007818 <main+0x578>)
 800767a:	f7f9 fe87 	bl	800138c <HAL_ADC_Start_DMA>
		// -------------------------------------------------------------
  	//HAL_Delay(1);
  	//debug2_out_GPIO_Port->BSRR = debug2_out_Pin; //takes 60ns == 5 clock cycles
  	//debug2_out_GPIO_Port->BSRR = (uint32_t)debug2_out_Pin << 16U;

  	debug1_out_GPIO_Port->BSRR = debug1_out_Pin; //takes 60ns == 5 clock cycles
 800767e:	4b5c      	ldr	r3, [pc, #368]	; (80077f0 <main+0x550>)
 8007680:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007684:	619a      	str	r2, [r3, #24]
  	debug1_out_GPIO_Port->BSRR = (uint32_t)debug1_out_Pin << 16U;
 8007686:	4b5a      	ldr	r3, [pc, #360]	; (80077f0 <main+0x550>)
 8007688:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800768c:	619a      	str	r2, [r3, #24]
  	debug1_out_GPIO_Port->BSRR = debug1_out_Pin; //takes 60ns == 5 clock cycles
 800768e:	4b58      	ldr	r3, [pc, #352]	; (80077f0 <main+0x550>)
 8007690:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007694:	619a      	str	r2, [r3, #24]
		debug1_out_GPIO_Port->BSRR = (uint32_t)debug1_out_Pin << 16U;
 8007696:	4b56      	ldr	r3, [pc, #344]	; (80077f0 <main+0x550>)
 8007698:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800769c:	619a      	str	r2, [r3, #24]


		// 3measurements take 25mus --- one just 5mus --- 7 take 50mus

		// --- ADC MEASUREMENTS
		uint32_t g_ADCValue1_4=5;
 800769e:	2305      	movs	r3, #5
 80076a0:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
		uint32_t g_ADCValue1_5=5;
 80076a4:	2305      	movs	r3, #5
 80076a6:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298

	  // -------------------------------------------------------------
	  // --- SLOW PROCESS ----------------------------------------------------
	  // -------------------------------------------------------------

	  if (i_fast%fast2slow == 0){
 80076aa:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 80076ae:	f8d7 22a8 	ldr.w	r2, [r7, #680]	; 0x2a8
 80076b2:	fbb3 f2f2 	udiv	r2, r3, r2
 80076b6:	f8d7 12a8 	ldr.w	r1, [r7, #680]	; 0x2a8
 80076ba:	fb01 f202 	mul.w	r2, r1, r2
 80076be:	1a9b      	subs	r3, r3, r2
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	f040 8190 	bne.w	80079e6 <main+0x746>

	  	// --- GPIO ----------------------------------------------------
	  	HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_4);
 80076c6:	2110      	movs	r1, #16
 80076c8:	4847      	ldr	r0, [pc, #284]	; (80077e8 <main+0x548>)
 80076ca:	f7fb f9b4 	bl	8002a36 <HAL_GPIO_TogglePin>

			// --- UART ----------------------------------------------------


			HAL_UART_Receive_IT(&huart3, (uint8_t *)&ch, 1);
 80076ce:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80076d2:	2201      	movs	r2, #1
 80076d4:	4619      	mov	r1, r3
 80076d6:	4851      	ldr	r0, [pc, #324]	; (800781c <main+0x57c>)
 80076d8:	f7fe ffd0 	bl	800667c <HAL_UART_Receive_IT>


			switch(ch){
 80076dc:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	3b61      	subs	r3, #97	; 0x61
 80076e4:	2b16      	cmp	r3, #22
 80076e6:	f200 80de 	bhi.w	80078a6 <main+0x606>
 80076ea:	a201      	add	r2, pc, #4	; (adr r2, 80076f0 <main+0x450>)
 80076ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f0:	08007775 	.word	0x08007775
 80076f4:	080078a7 	.word	0x080078a7
 80076f8:	080078a7 	.word	0x080078a7
 80076fc:	0800779d 	.word	0x0800779d
 8007700:	080078a7 	.word	0x080078a7
 8007704:	08007835 	.word	0x08007835
 8007708:	080077cd 	.word	0x080077cd
 800770c:	0800782d 	.word	0x0800782d
 8007710:	080078a7 	.word	0x080078a7
 8007714:	0800787f 	.word	0x0800787f
 8007718:	080078a7 	.word	0x080078a7
 800771c:	080078a7 	.word	0x080078a7
 8007720:	080078a7 	.word	0x080078a7
 8007724:	080078a7 	.word	0x080078a7
 8007728:	080078a7 	.word	0x080078a7
 800772c:	0800784b 	.word	0x0800784b
 8007730:	080078a7 	.word	0x080078a7
 8007734:	0800783f 	.word	0x0800783f
 8007738:	0800775f 	.word	0x0800775f
 800773c:	080077c5 	.word	0x080077c5
 8007740:	08007857 	.word	0x08007857
 8007744:	080078a7 	.word	0x080078a7
 8007748:	0800774d 	.word	0x0800774d
				case 'w':
					amp *= 2;
 800774c:	4b34      	ldr	r3, [pc, #208]	; (8007820 <main+0x580>)
 800774e:	edd3 7a00 	vldr	s15, [r3]
 8007752:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007756:	4b32      	ldr	r3, [pc, #200]	; (8007820 <main+0x580>)
 8007758:	edc3 7a00 	vstr	s15, [r3]
					break;
 800775c:	e0a7      	b.n	80078ae <main+0x60e>
				case 's':
					amp /= 2;
 800775e:	4b30      	ldr	r3, [pc, #192]	; (8007820 <main+0x580>)
 8007760:	ed93 7a00 	vldr	s14, [r3]
 8007764:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007768:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800776c:	4b2c      	ldr	r3, [pc, #176]	; (8007820 <main+0x580>)
 800776e:	edc3 7a00 	vstr	s15, [r3]
					break;
 8007772:	e09c      	b.n	80078ae <main+0x60e>
				case 'a':
					phase_shift += 0.05;
 8007774:	4b2b      	ldr	r3, [pc, #172]	; (8007824 <main+0x584>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4618      	mov	r0, r3
 800777a:	f7f8 fee5 	bl	8000548 <__aeabi_f2d>
 800777e:	a316      	add	r3, pc, #88	; (adr r3, 80077d8 <main+0x538>)
 8007780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007784:	f7f8 fd82 	bl	800028c <__adddf3>
 8007788:	4603      	mov	r3, r0
 800778a:	460c      	mov	r4, r1
 800778c:	4618      	mov	r0, r3
 800778e:	4621      	mov	r1, r4
 8007790:	f7f9 fa14 	bl	8000bbc <__aeabi_d2f>
 8007794:	4602      	mov	r2, r0
 8007796:	4b23      	ldr	r3, [pc, #140]	; (8007824 <main+0x584>)
 8007798:	601a      	str	r2, [r3, #0]
					break;
 800779a:	e088      	b.n	80078ae <main+0x60e>
				case 'd':
					phase_shift -= 0.05;
 800779c:	4b21      	ldr	r3, [pc, #132]	; (8007824 <main+0x584>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4618      	mov	r0, r3
 80077a2:	f7f8 fed1 	bl	8000548 <__aeabi_f2d>
 80077a6:	a30c      	add	r3, pc, #48	; (adr r3, 80077d8 <main+0x538>)
 80077a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ac:	f7f8 fd6c 	bl	8000288 <__aeabi_dsub>
 80077b0:	4603      	mov	r3, r0
 80077b2:	460c      	mov	r4, r1
 80077b4:	4618      	mov	r0, r3
 80077b6:	4621      	mov	r1, r4
 80077b8:	f7f9 fa00 	bl	8000bbc <__aeabi_d2f>
 80077bc:	4602      	mov	r2, r0
 80077be:	4b19      	ldr	r3, [pc, #100]	; (8007824 <main+0x584>)
 80077c0:	601a      	str	r2, [r3, #0]
					break;
 80077c2:	e074      	b.n	80078ae <main+0x60e>
				case 't':
					run_motor = 1;
 80077c4:	4b18      	ldr	r3, [pc, #96]	; (8007828 <main+0x588>)
 80077c6:	2201      	movs	r2, #1
 80077c8:	601a      	str	r2, [r3, #0]
					break;
 80077ca:	e070      	b.n	80078ae <main+0x60e>
				case 'g':
					run_motor = 0;
 80077cc:	4b16      	ldr	r3, [pc, #88]	; (8007828 <main+0x588>)
 80077ce:	2200      	movs	r2, #0
 80077d0:	601a      	str	r2, [r3, #0]
					break;
 80077d2:	e06c      	b.n	80078ae <main+0x60e>
 80077d4:	f3af 8000 	nop.w
 80077d8:	9999999a 	.word	0x9999999a
 80077dc:	3fa99999 	.word	0x3fa99999
 80077e0:	0800af90 	.word	0x0800af90
 80077e4:	40014000 	.word	0x40014000
 80077e8:	40021000 	.word	0x40021000
 80077ec:	20000480 	.word	0x20000480
 80077f0:	40020c00 	.word	0x40020c00
 80077f4:	200000e0 	.word	0x200000e0
 80077f8:	40d00000 	.word	0x40d00000
 80077fc:	409f4000 	.word	0x409f4000
 8007800:	200006dc 	.word	0x200006dc
 8007804:	200005f0 	.word	0x200005f0
 8007808:	40010400 	.word	0x40010400
 800780c:	08008b4d 	.word	0x08008b4d
 8007810:	200005f4 	.word	0x200005f4
 8007814:	20000760 	.word	0x20000760
 8007818:	20000500 	.word	0x20000500
 800781c:	200004c0 	.word	0x200004c0
 8007820:	20000010 	.word	0x20000010
 8007824:	2000001c 	.word	0x2000001c
 8007828:	20000014 	.word	0x20000014
				case 'h':
					direction = 1;
 800782c:	4b74      	ldr	r3, [pc, #464]	; (8007a00 <main+0x760>)
 800782e:	2201      	movs	r2, #1
 8007830:	601a      	str	r2, [r3, #0]
					break;
 8007832:	e03c      	b.n	80078ae <main+0x60e>
				case 'f':
					direction = -1;
 8007834:	4b72      	ldr	r3, [pc, #456]	; (8007a00 <main+0x760>)
 8007836:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800783a:	601a      	str	r2, [r3, #0]
					break;
 800783c:	e037      	b.n	80078ae <main+0x60e>
				case 'r':
					direction *= -1;
 800783e:	4b70      	ldr	r3, [pc, #448]	; (8007a00 <main+0x760>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	425b      	negs	r3, r3
 8007844:	4a6e      	ldr	r2, [pc, #440]	; (8007a00 <main+0x760>)
 8007846:	6013      	str	r3, [r2, #0]
					break;
 8007848:	e031      	b.n	80078ae <main+0x60e>
				case 'p':
					playSound( 1, 20, 100);
 800784a:	2264      	movs	r2, #100	; 0x64
 800784c:	2114      	movs	r1, #20
 800784e:	2001      	movs	r0, #1
 8007850:	f000 fe9c 	bl	800858c <playSound>
					break;
 8007854:	e02b      	b.n	80078ae <main+0x60e>
				case 'u':
					stiffness += 0.001;
 8007856:	4b6b      	ldr	r3, [pc, #428]	; (8007a04 <main+0x764>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4618      	mov	r0, r3
 800785c:	f7f8 fe74 	bl	8000548 <__aeabi_f2d>
 8007860:	a365      	add	r3, pc, #404	; (adr r3, 80079f8 <main+0x758>)
 8007862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007866:	f7f8 fd11 	bl	800028c <__adddf3>
 800786a:	4603      	mov	r3, r0
 800786c:	460c      	mov	r4, r1
 800786e:	4618      	mov	r0, r3
 8007870:	4621      	mov	r1, r4
 8007872:	f7f9 f9a3 	bl	8000bbc <__aeabi_d2f>
 8007876:	4602      	mov	r2, r0
 8007878:	4b62      	ldr	r3, [pc, #392]	; (8007a04 <main+0x764>)
 800787a:	601a      	str	r2, [r3, #0]
					break;
 800787c:	e017      	b.n	80078ae <main+0x60e>
				case 'j':
					stiffness -= 0.001;
 800787e:	4b61      	ldr	r3, [pc, #388]	; (8007a04 <main+0x764>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4618      	mov	r0, r3
 8007884:	f7f8 fe60 	bl	8000548 <__aeabi_f2d>
 8007888:	a35b      	add	r3, pc, #364	; (adr r3, 80079f8 <main+0x758>)
 800788a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788e:	f7f8 fcfb 	bl	8000288 <__aeabi_dsub>
 8007892:	4603      	mov	r3, r0
 8007894:	460c      	mov	r4, r1
 8007896:	4618      	mov	r0, r3
 8007898:	4621      	mov	r1, r4
 800789a:	f7f9 f98f 	bl	8000bbc <__aeabi_d2f>
 800789e:	4602      	mov	r2, r0
 80078a0:	4b58      	ldr	r3, [pc, #352]	; (8007a04 <main+0x764>)
 80078a2:	601a      	str	r2, [r3, #0]
					break;
 80078a4:	e003      	b.n	80078ae <main+0x60e>
				default:
					ch='q';
 80078a6:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80078aa:	2271      	movs	r2, #113	; 0x71
 80078ac:	701a      	strb	r2, [r3, #0]
			}

			//                   0---------1---------2---------3---------4---------5---------6---------7---------8---------9---------0---------1---------2---------3---------4---------5---------6---------7---------8---------9---------0---------1---------2---------3---------4---------5
			sprintf((char*)buf, "%c#%d %d A %d %d T %d %d A %d %d                                                                                                                              \r\n",
 80078ae:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	461e      	mov	r6, r3
					ch, (int)(amp*100), (int)(phase_shift*100),
 80078b6:	4b54      	ldr	r3, [pc, #336]	; (8007a08 <main+0x768>)
 80078b8:	edd3 7a00 	vldr	s15, [r3]
 80078bc:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8007a0c <main+0x76c>
 80078c0:	ee67 7a87 	vmul.f32	s15, s15, s14
			sprintf((char*)buf, "%c#%d %d A %d %d T %d %d A %d %d                                                                                                                              \r\n",
 80078c4:	eefd 6ae7 	vcvt.s32.f32	s13, s15
					ch, (int)(amp*100), (int)(phase_shift*100),
 80078c8:	4b51      	ldr	r3, [pc, #324]	; (8007a10 <main+0x770>)
 80078ca:	edd3 7a00 	vldr	s15, [r3]
 80078ce:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8007a0c <main+0x76c>
 80078d2:	ee67 7a87 	vmul.f32	s15, s15, s14
			sprintf((char*)buf, "%c#%d %d A %d %d T %d %d A %d %d                                                                                                                              \r\n",
 80078d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80078da:	ee17 1a90 	vmov	r1, s15
					g_ADCValue1_4, g_ADCValue1_5,
					(int)(stiffness*1000), (int)(1000*av_velocity),
 80078de:	4b49      	ldr	r3, [pc, #292]	; (8007a04 <main+0x764>)
 80078e0:	edd3 7a00 	vldr	s15, [r3]
 80078e4:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8007a14 <main+0x774>
 80078e8:	ee67 7a87 	vmul.f32	s15, s15, s14
			sprintf((char*)buf, "%c#%d %d A %d %d T %d %d A %d %d                                                                                                                              \r\n",
 80078ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80078f0:	ee17 4a90 	vmov	r4, s15
					(int)(stiffness*1000), (int)(1000*av_velocity),
 80078f4:	4b48      	ldr	r3, [pc, #288]	; (8007a18 <main+0x778>)
 80078f6:	edd3 7a00 	vldr	s15, [r3]
 80078fa:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8007a14 <main+0x774>
 80078fe:	ee67 7a87 	vmul.f32	s15, s15, s14
			sprintf((char*)buf, "%c#%d %d A %d %d T %d %d A %d %d                                                                                                                              \r\n",
 8007902:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007906:	ee17 5a90 	vmov	r5, s15
					adc_buf[0], adc_buf[1]);
 800790a:	4b44      	ldr	r3, [pc, #272]	; (8007a1c <main+0x77c>)
 800790c:	881b      	ldrh	r3, [r3, #0]
			sprintf((char*)buf, "%c#%d %d A %d %d T %d %d A %d %d                                                                                                                              \r\n",
 800790e:	461a      	mov	r2, r3
					adc_buf[0], adc_buf[1]);
 8007910:	4b42      	ldr	r3, [pc, #264]	; (8007a1c <main+0x77c>)
 8007912:	885b      	ldrh	r3, [r3, #2]
			sprintf((char*)buf, "%c#%d %d A %d %d T %d %d A %d %d                                                                                                                              \r\n",
 8007914:	f507 70ae 	add.w	r0, r7, #348	; 0x15c
 8007918:	9306      	str	r3, [sp, #24]
 800791a:	9205      	str	r2, [sp, #20]
 800791c:	9504      	str	r5, [sp, #16]
 800791e:	9403      	str	r4, [sp, #12]
 8007920:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8007924:	9302      	str	r3, [sp, #8]
 8007926:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800792a:	9301      	str	r3, [sp, #4]
 800792c:	9100      	str	r1, [sp, #0]
 800792e:	ee16 3a90 	vmov	r3, s13
 8007932:	4632      	mov	r2, r6
 8007934:	493a      	ldr	r1, [pc, #232]	; (8007a20 <main+0x780>)
 8007936:	f001 fef7 	bl	8009728 <siprintf>

			buf[150] = '|';
 800793a:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 800793e:	227c      	movs	r2, #124	; 0x7c
 8007940:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
			buf[100] = '.';
 8007944:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 8007948:	222e      	movs	r2, #46	; 0x2e
 800794a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			buf[50] = '|';
 800794e:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 8007952:	227c      	movs	r2, #124	; 0x7c
 8007954:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			buf[100 + max(-50, min(50, (int)av_velocity))] = 'v';
 8007958:	f06f 0331 	mvn.w	r3, #49	; 0x31
 800795c:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
 8007960:	2332      	movs	r3, #50	; 0x32
 8007962:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
 8007966:	4b2c      	ldr	r3, [pc, #176]	; (8007a18 <main+0x778>)
 8007968:	edd3 7a00 	vldr	s15, [r3]
 800796c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007970:	ee17 3a90 	vmov	r3, s15
 8007974:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 8007978:	f8d7 228c 	ldr.w	r2, [r7, #652]	; 0x28c
 800797c:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 8007980:	4293      	cmp	r3, r2
 8007982:	bfa8      	it	ge
 8007984:	4613      	movge	r3, r2
 8007986:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 800798a:	f8d7 2288 	ldr.w	r2, [r7, #648]	; 0x288
 800798e:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 8007992:	4293      	cmp	r3, r2
 8007994:	bfb8      	it	lt
 8007996:	4613      	movlt	r3, r2
 8007998:	3364      	adds	r3, #100	; 0x64
 800799a:	f507 72ae 	add.w	r2, r7, #348	; 0x15c
 800799e:	2176      	movs	r1, #118	; 0x76
 80079a0:	54d1      	strb	r1, [r2, r3]

			//HAL_UART_Transmit_IT(&huart3, buf, strlen((char*)buf)); //WORKS but replaced by DMA below
			huart3.Instance->CR3 |= USART_CR3_DMAT; //enabel dma as we disable in callback so uart can be used for something else
 80079a2:	4b20      	ldr	r3, [pc, #128]	; (8007a24 <main+0x784>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	695a      	ldr	r2, [r3, #20]
 80079a8:	4b1e      	ldr	r3, [pc, #120]	; (8007a24 <main+0x784>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80079b0:	615a      	str	r2, [r3, #20]
			HAL_DMA_Start_IT(&hdma_usart3_tx, (uint32_t)buf, (uint32_t)&huart3.Instance->DR, strlen(buf));
 80079b2:	f507 74ae 	add.w	r4, r7, #348	; 0x15c
 80079b6:	4b1b      	ldr	r3, [pc, #108]	; (8007a24 <main+0x784>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	3304      	adds	r3, #4
 80079bc:	461d      	mov	r5, r3
 80079be:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 80079c2:	4618      	mov	r0, r3
 80079c4:	f7f8 fc04 	bl	80001d0 <strlen>
 80079c8:	4603      	mov	r3, r0
 80079ca:	462a      	mov	r2, r5
 80079cc:	4621      	mov	r1, r4
 80079ce:	4816      	ldr	r0, [pc, #88]	; (8007a28 <main+0x788>)
 80079d0:	f7fa fb48 	bl	8002064 <HAL_DMA_Start_IT>

			ch='q';
 80079d4:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80079d8:	2271      	movs	r2, #113	; 0x71
 80079da:	701a      	strb	r2, [r3, #0]

			i_slow++;
 80079dc:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 80079e0:	3301      	adds	r3, #1
 80079e2:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
	  }

	  i_fast++;
 80079e6:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 80079ea:	3301      	adds	r3, #1
 80079ec:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4
  {
 80079f0:	e645      	b.n	800767e <main+0x3de>
 80079f2:	bf00      	nop
 80079f4:	f3af 8000 	nop.w
 80079f8:	d2f1a9fc 	.word	0xd2f1a9fc
 80079fc:	3f50624d 	.word	0x3f50624d
 8007a00:	20000018 	.word	0x20000018
 8007a04:	200000a8 	.word	0x200000a8
 8007a08:	20000010 	.word	0x20000010
 8007a0c:	42c80000 	.word	0x42c80000
 8007a10:	2000001c 	.word	0x2000001c
 8007a14:	447a0000 	.word	0x447a0000
 8007a18:	200000b8 	.word	0x200000b8
 8007a1c:	20000760 	.word	0x20000760
 8007a20:	0800af98 	.word	0x0800af98
 8007a24:	200004c0 	.word	0x200004c0
 8007a28:	200005f4 	.word	0x200005f4

08007a2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b094      	sub	sp, #80	; 0x50
 8007a30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007a32:	f107 0320 	add.w	r3, r7, #32
 8007a36:	2230      	movs	r2, #48	; 0x30
 8007a38:	2100      	movs	r1, #0
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	f001 fe6c 	bl	8009718 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007a40:	f107 030c 	add.w	r3, r7, #12
 8007a44:	2200      	movs	r2, #0
 8007a46:	601a      	str	r2, [r3, #0]
 8007a48:	605a      	str	r2, [r3, #4]
 8007a4a:	609a      	str	r2, [r3, #8]
 8007a4c:	60da      	str	r2, [r3, #12]
 8007a4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007a50:	2300      	movs	r3, #0
 8007a52:	60bb      	str	r3, [r7, #8]
 8007a54:	4b27      	ldr	r3, [pc, #156]	; (8007af4 <SystemClock_Config+0xc8>)
 8007a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a58:	4a26      	ldr	r2, [pc, #152]	; (8007af4 <SystemClock_Config+0xc8>)
 8007a5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a5e:	6413      	str	r3, [r2, #64]	; 0x40
 8007a60:	4b24      	ldr	r3, [pc, #144]	; (8007af4 <SystemClock_Config+0xc8>)
 8007a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a68:	60bb      	str	r3, [r7, #8]
 8007a6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	607b      	str	r3, [r7, #4]
 8007a70:	4b21      	ldr	r3, [pc, #132]	; (8007af8 <SystemClock_Config+0xcc>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a20      	ldr	r2, [pc, #128]	; (8007af8 <SystemClock_Config+0xcc>)
 8007a76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007a7a:	6013      	str	r3, [r2, #0]
 8007a7c:	4b1e      	ldr	r3, [pc, #120]	; (8007af8 <SystemClock_Config+0xcc>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a84:	607b      	str	r3, [r7, #4]
 8007a86:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007a88:	2302      	movs	r3, #2
 8007a8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007a90:	2310      	movs	r3, #16
 8007a92:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007a94:	2302      	movs	r3, #2
 8007a96:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007a98:	2300      	movs	r3, #0
 8007a9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8007a9c:	2308      	movs	r3, #8
 8007a9e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8007aa0:	2354      	movs	r3, #84	; 0x54
 8007aa2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007aa4:	2302      	movs	r3, #2
 8007aa6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8007aa8:	2303      	movs	r3, #3
 8007aaa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007aac:	f107 0320 	add.w	r3, r7, #32
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f7fb ff7b 	bl	80039ac <HAL_RCC_OscConfig>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d001      	beq.n	8007ac0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8007abc:	f001 f87a 	bl	8008bb4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007ac0:	230f      	movs	r3, #15
 8007ac2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007ac4:	2302      	movs	r3, #2
 8007ac6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8007acc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ad0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8007ad6:	f107 030c 	add.w	r3, r7, #12
 8007ada:	2102      	movs	r1, #2
 8007adc:	4618      	mov	r0, r3
 8007ade:	f7fc f9d5 	bl	8003e8c <HAL_RCC_ClockConfig>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d001      	beq.n	8007aec <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8007ae8:	f001 f864 	bl	8008bb4 <Error_Handler>
  }
}
 8007aec:	bf00      	nop
 8007aee:	3750      	adds	r7, #80	; 0x50
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}
 8007af4:	40023800 	.word	0x40023800
 8007af8:	40007000 	.word	0x40007000

08007afc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8007b02:	463b      	mov	r3, r7
 8007b04:	2200      	movs	r2, #0
 8007b06:	601a      	str	r2, [r3, #0]
 8007b08:	605a      	str	r2, [r3, #4]
 8007b0a:	609a      	str	r2, [r3, #8]
 8007b0c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8007b0e:	4b21      	ldr	r3, [pc, #132]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b10:	4a21      	ldr	r2, [pc, #132]	; (8007b98 <MX_ADC1_Init+0x9c>)
 8007b12:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8007b14:	4b1f      	ldr	r3, [pc, #124]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b16:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007b1a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8007b1c:	4b1d      	ldr	r3, [pc, #116]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b1e:	2200      	movs	r2, #0
 8007b20:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8007b22:	4b1c      	ldr	r3, [pc, #112]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b24:	2200      	movs	r2, #0
 8007b26:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8007b28:	4b1a      	ldr	r3, [pc, #104]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8007b2e:	4b19      	ldr	r3, [pc, #100]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b30:	2200      	movs	r2, #0
 8007b32:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8007b36:	4b17      	ldr	r3, [pc, #92]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b38:	2200      	movs	r2, #0
 8007b3a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007b3c:	4b15      	ldr	r3, [pc, #84]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b3e:	4a17      	ldr	r2, [pc, #92]	; (8007b9c <MX_ADC1_Init+0xa0>)
 8007b40:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007b42:	4b14      	ldr	r3, [pc, #80]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b44:	2200      	movs	r2, #0
 8007b46:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8007b48:	4b12      	ldr	r3, [pc, #72]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8007b4e:	4b11      	ldr	r3, [pc, #68]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b50:	2200      	movs	r2, #0
 8007b52:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007b56:	4b0f      	ldr	r3, [pc, #60]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b58:	2201      	movs	r2, #1
 8007b5a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8007b5c:	480d      	ldr	r0, [pc, #52]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b5e:	f7f9 fa91 	bl	8001084 <HAL_ADC_Init>
 8007b62:	4603      	mov	r3, r0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d001      	beq.n	8007b6c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8007b68:	f001 f824 	bl	8008bb4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8007b6c:	2302      	movs	r3, #2
 8007b6e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8007b70:	2301      	movs	r3, #1
 8007b72:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8007b74:	2300      	movs	r3, #0
 8007b76:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007b78:	463b      	mov	r3, r7
 8007b7a:	4619      	mov	r1, r3
 8007b7c:	4805      	ldr	r0, [pc, #20]	; (8007b94 <MX_ADC1_Init+0x98>)
 8007b7e:	f7f9 fd0b 	bl	8001598 <HAL_ADC_ConfigChannel>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d001      	beq.n	8007b8c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8007b88:	f001 f814 	bl	8008bb4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8007b8c:	bf00      	nop
 8007b8e:	3710      	adds	r7, #16
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}
 8007b94:	20000654 	.word	0x20000654
 8007b98:	40012000 	.word	0x40012000
 8007b9c:	0f000001 	.word	0x0f000001

08007ba0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b084      	sub	sp, #16
 8007ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8007ba6:	463b      	mov	r3, r7
 8007ba8:	2200      	movs	r2, #0
 8007baa:	601a      	str	r2, [r3, #0]
 8007bac:	605a      	str	r2, [r3, #4]
 8007bae:	609a      	str	r2, [r3, #8]
 8007bb0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 8007bb2:	4b2f      	ldr	r3, [pc, #188]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007bb4:	4a2f      	ldr	r2, [pc, #188]	; (8007c74 <MX_ADC2_Init+0xd4>)
 8007bb6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8007bb8:	4b2d      	ldr	r3, [pc, #180]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007bba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007bbe:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8007bc0:	4b2b      	ldr	r3, [pc, #172]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8007bc6:	4b2a      	ldr	r3, [pc, #168]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007bc8:	2201      	movs	r2, #1
 8007bca:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8007bcc:	4b28      	ldr	r3, [pc, #160]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007bce:	2201      	movs	r2, #1
 8007bd0:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8007bd2:	4b27      	ldr	r3, [pc, #156]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8007bda:	4b25      	ldr	r3, [pc, #148]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007bdc:	2200      	movs	r2, #0
 8007bde:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007be0:	4b23      	ldr	r3, [pc, #140]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007be2:	4a25      	ldr	r2, [pc, #148]	; (8007c78 <MX_ADC2_Init+0xd8>)
 8007be4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007be6:	4b22      	ldr	r3, [pc, #136]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007be8:	2200      	movs	r2, #0
 8007bea:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 3;
 8007bec:	4b20      	ldr	r3, [pc, #128]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007bee:	2203      	movs	r2, #3
 8007bf0:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8007bf2:	4b1f      	ldr	r3, [pc, #124]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007bfa:	4b1d      	ldr	r3, [pc, #116]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8007c00:	481b      	ldr	r0, [pc, #108]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007c02:	f7f9 fa3f 	bl	8001084 <HAL_ADC_Init>
 8007c06:	4603      	mov	r3, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d001      	beq.n	8007c10 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8007c0c:	f000 ffd2 	bl	8008bb4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8007c10:	2308      	movs	r3, #8
 8007c12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8007c14:	2301      	movs	r3, #1
 8007c16:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007c1c:	463b      	mov	r3, r7
 8007c1e:	4619      	mov	r1, r3
 8007c20:	4813      	ldr	r0, [pc, #76]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007c22:	f7f9 fcb9 	bl	8001598 <HAL_ADC_ConfigChannel>
 8007c26:	4603      	mov	r3, r0
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d001      	beq.n	8007c30 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8007c2c:	f000 ffc2 	bl	8008bb4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8007c30:	230e      	movs	r3, #14
 8007c32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8007c34:	2302      	movs	r3, #2
 8007c36:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007c38:	463b      	mov	r3, r7
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	480c      	ldr	r0, [pc, #48]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007c3e:	f7f9 fcab 	bl	8001598 <HAL_ADC_ConfigChannel>
 8007c42:	4603      	mov	r3, r0
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d001      	beq.n	8007c4c <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8007c48:	f000 ffb4 	bl	8008bb4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8007c4c:	230f      	movs	r3, #15
 8007c4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8007c50:	2303      	movs	r3, #3
 8007c52:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007c54:	463b      	mov	r3, r7
 8007c56:	4619      	mov	r1, r3
 8007c58:	4805      	ldr	r0, [pc, #20]	; (8007c70 <MX_ADC2_Init+0xd0>)
 8007c5a:	f7f9 fc9d 	bl	8001598 <HAL_ADC_ConfigChannel>
 8007c5e:	4603      	mov	r3, r0
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d001      	beq.n	8007c68 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8007c64:	f000 ffa6 	bl	8008bb4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8007c68:	bf00      	nop
 8007c6a:	3710      	adds	r7, #16
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}
 8007c70:	20000500 	.word	0x20000500
 8007c74:	40012100 	.word	0x40012100
 8007c78:	0f000001 	.word	0x0f000001

08007c7c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8007c80:	4b16      	ldr	r3, [pc, #88]	; (8007cdc <MX_CAN1_Init+0x60>)
 8007c82:	4a17      	ldr	r2, [pc, #92]	; (8007ce0 <MX_CAN1_Init+0x64>)
 8007c84:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8007c86:	4b15      	ldr	r3, [pc, #84]	; (8007cdc <MX_CAN1_Init+0x60>)
 8007c88:	2210      	movs	r2, #16
 8007c8a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8007c8c:	4b13      	ldr	r3, [pc, #76]	; (8007cdc <MX_CAN1_Init+0x60>)
 8007c8e:	2200      	movs	r2, #0
 8007c90:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8007c92:	4b12      	ldr	r3, [pc, #72]	; (8007cdc <MX_CAN1_Init+0x60>)
 8007c94:	2200      	movs	r2, #0
 8007c96:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8007c98:	4b10      	ldr	r3, [pc, #64]	; (8007cdc <MX_CAN1_Init+0x60>)
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8007c9e:	4b0f      	ldr	r3, [pc, #60]	; (8007cdc <MX_CAN1_Init+0x60>)
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8007ca4:	4b0d      	ldr	r3, [pc, #52]	; (8007cdc <MX_CAN1_Init+0x60>)
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8007caa:	4b0c      	ldr	r3, [pc, #48]	; (8007cdc <MX_CAN1_Init+0x60>)
 8007cac:	2200      	movs	r2, #0
 8007cae:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8007cb0:	4b0a      	ldr	r3, [pc, #40]	; (8007cdc <MX_CAN1_Init+0x60>)
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8007cb6:	4b09      	ldr	r3, [pc, #36]	; (8007cdc <MX_CAN1_Init+0x60>)
 8007cb8:	2200      	movs	r2, #0
 8007cba:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8007cbc:	4b07      	ldr	r3, [pc, #28]	; (8007cdc <MX_CAN1_Init+0x60>)
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8007cc2:	4b06      	ldr	r3, [pc, #24]	; (8007cdc <MX_CAN1_Init+0x60>)
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8007cc8:	4804      	ldr	r0, [pc, #16]	; (8007cdc <MX_CAN1_Init+0x60>)
 8007cca:	f7f9 ff0f 	bl	8001aec <HAL_CAN_Init>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d001      	beq.n	8007cd8 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8007cd4:	f000 ff6e 	bl	8008bb4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8007cd8:	bf00      	nop
 8007cda:	bd80      	pop	{r7, pc}
 8007cdc:	2000083c 	.word	0x2000083c
 8007ce0:	40006400 	.word	0x40006400

08007ce4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8007ce8:	4b12      	ldr	r3, [pc, #72]	; (8007d34 <MX_I2C1_Init+0x50>)
 8007cea:	4a13      	ldr	r2, [pc, #76]	; (8007d38 <MX_I2C1_Init+0x54>)
 8007cec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8007cee:	4b11      	ldr	r3, [pc, #68]	; (8007d34 <MX_I2C1_Init+0x50>)
 8007cf0:	4a12      	ldr	r2, [pc, #72]	; (8007d3c <MX_I2C1_Init+0x58>)
 8007cf2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8007cf4:	4b0f      	ldr	r3, [pc, #60]	; (8007d34 <MX_I2C1_Init+0x50>)
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8007cfa:	4b0e      	ldr	r3, [pc, #56]	; (8007d34 <MX_I2C1_Init+0x50>)
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007d00:	4b0c      	ldr	r3, [pc, #48]	; (8007d34 <MX_I2C1_Init+0x50>)
 8007d02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007d06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007d08:	4b0a      	ldr	r3, [pc, #40]	; (8007d34 <MX_I2C1_Init+0x50>)
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8007d0e:	4b09      	ldr	r3, [pc, #36]	; (8007d34 <MX_I2C1_Init+0x50>)
 8007d10:	2200      	movs	r2, #0
 8007d12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007d14:	4b07      	ldr	r3, [pc, #28]	; (8007d34 <MX_I2C1_Init+0x50>)
 8007d16:	2200      	movs	r2, #0
 8007d18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007d1a:	4b06      	ldr	r3, [pc, #24]	; (8007d34 <MX_I2C1_Init+0x50>)
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8007d20:	4804      	ldr	r0, [pc, #16]	; (8007d34 <MX_I2C1_Init+0x50>)
 8007d22:	f7fa febb 	bl	8002a9c <HAL_I2C_Init>
 8007d26:	4603      	mov	r3, r0
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d001      	beq.n	8007d30 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8007d2c:	f000 ff42 	bl	8008bb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8007d30:	bf00      	nop
 8007d32:	bd80      	pop	{r7, pc}
 8007d34:	20000548 	.word	0x20000548
 8007d38:	40005400 	.word	0x40005400
 8007d3c:	000186a0 	.word	0x000186a0

08007d40 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8007d44:	4b12      	ldr	r3, [pc, #72]	; (8007d90 <MX_I2C2_Init+0x50>)
 8007d46:	4a13      	ldr	r2, [pc, #76]	; (8007d94 <MX_I2C2_Init+0x54>)
 8007d48:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8007d4a:	4b11      	ldr	r3, [pc, #68]	; (8007d90 <MX_I2C2_Init+0x50>)
 8007d4c:	4a12      	ldr	r2, [pc, #72]	; (8007d98 <MX_I2C2_Init+0x58>)
 8007d4e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8007d50:	4b0f      	ldr	r3, [pc, #60]	; (8007d90 <MX_I2C2_Init+0x50>)
 8007d52:	2200      	movs	r2, #0
 8007d54:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8007d56:	4b0e      	ldr	r3, [pc, #56]	; (8007d90 <MX_I2C2_Init+0x50>)
 8007d58:	2200      	movs	r2, #0
 8007d5a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007d5c:	4b0c      	ldr	r3, [pc, #48]	; (8007d90 <MX_I2C2_Init+0x50>)
 8007d5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007d62:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007d64:	4b0a      	ldr	r3, [pc, #40]	; (8007d90 <MX_I2C2_Init+0x50>)
 8007d66:	2200      	movs	r2, #0
 8007d68:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8007d6a:	4b09      	ldr	r3, [pc, #36]	; (8007d90 <MX_I2C2_Init+0x50>)
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007d70:	4b07      	ldr	r3, [pc, #28]	; (8007d90 <MX_I2C2_Init+0x50>)
 8007d72:	2200      	movs	r2, #0
 8007d74:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007d76:	4b06      	ldr	r3, [pc, #24]	; (8007d90 <MX_I2C2_Init+0x50>)
 8007d78:	2200      	movs	r2, #0
 8007d7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8007d7c:	4804      	ldr	r0, [pc, #16]	; (8007d90 <MX_I2C2_Init+0x50>)
 8007d7e:	f7fa fe8d 	bl	8002a9c <HAL_I2C_Init>
 8007d82:	4603      	mov	r3, r0
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d001      	beq.n	8007d8c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8007d88:	f000 ff14 	bl	8008bb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8007d8c:	bf00      	nop
 8007d8e:	bd80      	pop	{r7, pc}
 8007d90:	2000059c 	.word	0x2000059c
 8007d94:	40005800 	.word	0x40005800
 8007d98:	000186a0 	.word	0x000186a0

08007d9c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8007da0:	4b18      	ldr	r3, [pc, #96]	; (8007e04 <MX_SPI2_Init+0x68>)
 8007da2:	4a19      	ldr	r2, [pc, #100]	; (8007e08 <MX_SPI2_Init+0x6c>)
 8007da4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8007da6:	4b17      	ldr	r3, [pc, #92]	; (8007e04 <MX_SPI2_Init+0x68>)
 8007da8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007dac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8007dae:	4b15      	ldr	r3, [pc, #84]	; (8007e04 <MX_SPI2_Init+0x68>)
 8007db0:	2200      	movs	r2, #0
 8007db2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8007db4:	4b13      	ldr	r3, [pc, #76]	; (8007e04 <MX_SPI2_Init+0x68>)
 8007db6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007dba:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007dbc:	4b11      	ldr	r3, [pc, #68]	; (8007e04 <MX_SPI2_Init+0x68>)
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007dc2:	4b10      	ldr	r3, [pc, #64]	; (8007e04 <MX_SPI2_Init+0x68>)
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8007dc8:	4b0e      	ldr	r3, [pc, #56]	; (8007e04 <MX_SPI2_Init+0x68>)
 8007dca:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8007dce:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8007dd0:	4b0c      	ldr	r3, [pc, #48]	; (8007e04 <MX_SPI2_Init+0x68>)
 8007dd2:	2218      	movs	r2, #24
 8007dd4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007dd6:	4b0b      	ldr	r3, [pc, #44]	; (8007e04 <MX_SPI2_Init+0x68>)
 8007dd8:	2200      	movs	r2, #0
 8007dda:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8007ddc:	4b09      	ldr	r3, [pc, #36]	; (8007e04 <MX_SPI2_Init+0x68>)
 8007dde:	2200      	movs	r2, #0
 8007de0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007de2:	4b08      	ldr	r3, [pc, #32]	; (8007e04 <MX_SPI2_Init+0x68>)
 8007de4:	2200      	movs	r2, #0
 8007de6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8007de8:	4b06      	ldr	r3, [pc, #24]	; (8007e04 <MX_SPI2_Init+0x68>)
 8007dea:	220a      	movs	r2, #10
 8007dec:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007dee:	4805      	ldr	r0, [pc, #20]	; (8007e04 <MX_SPI2_Init+0x68>)
 8007df0:	f7fc fa3e 	bl	8004270 <HAL_SPI_Init>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d001      	beq.n	8007dfe <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8007dfa:	f000 fedb 	bl	8008bb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8007dfe:	bf00      	nop
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	200000e0 	.word	0x200000e0
 8007e08:	40003800 	.word	0x40003800

08007e0c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b096      	sub	sp, #88	; 0x58
 8007e10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007e12:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8007e16:	2200      	movs	r2, #0
 8007e18:	601a      	str	r2, [r3, #0]
 8007e1a:	605a      	str	r2, [r3, #4]
 8007e1c:	609a      	str	r2, [r3, #8]
 8007e1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007e20:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007e24:	2200      	movs	r2, #0
 8007e26:	601a      	str	r2, [r3, #0]
 8007e28:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007e2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007e2e:	2200      	movs	r2, #0
 8007e30:	601a      	str	r2, [r3, #0]
 8007e32:	605a      	str	r2, [r3, #4]
 8007e34:	609a      	str	r2, [r3, #8]
 8007e36:	60da      	str	r2, [r3, #12]
 8007e38:	611a      	str	r2, [r3, #16]
 8007e3a:	615a      	str	r2, [r3, #20]
 8007e3c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007e3e:	1d3b      	adds	r3, r7, #4
 8007e40:	2220      	movs	r2, #32
 8007e42:	2100      	movs	r1, #0
 8007e44:	4618      	mov	r0, r3
 8007e46:	f001 fc67 	bl	8009718 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007e4a:	4b4a      	ldr	r3, [pc, #296]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007e4c:	4a4a      	ldr	r2, [pc, #296]	; (8007f78 <MX_TIM1_Init+0x16c>)
 8007e4e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8007e50:	4b48      	ldr	r3, [pc, #288]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007e52:	2201      	movs	r2, #1
 8007e54:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007e56:	4b47      	ldr	r3, [pc, #284]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007e58:	2200      	movs	r2, #0
 8007e5a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2048;
 8007e5c:	4b45      	ldr	r3, [pc, #276]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007e5e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e62:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007e64:	4b43      	ldr	r3, [pc, #268]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007e66:	2200      	movs	r2, #0
 8007e68:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007e6a:	4b42      	ldr	r3, [pc, #264]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007e70:	4b40      	ldr	r3, [pc, #256]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007e72:	2200      	movs	r2, #0
 8007e74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8007e76:	483f      	ldr	r0, [pc, #252]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007e78:	f7fd f86e 	bl	8004f58 <HAL_TIM_Base_Init>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d001      	beq.n	8007e86 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8007e82:	f000 fe97 	bl	8008bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007e86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007e8a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8007e8c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8007e90:	4619      	mov	r1, r3
 8007e92:	4838      	ldr	r0, [pc, #224]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007e94:	f7fd fd5a 	bl	800594c <HAL_TIM_ConfigClockSource>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d001      	beq.n	8007ea2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8007e9e:	f000 fe89 	bl	8008bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8007ea2:	4834      	ldr	r0, [pc, #208]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007ea4:	f7fd f8f6 	bl	8005094 <HAL_TIM_PWM_Init>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d001      	beq.n	8007eb2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8007eae:	f000 fe81 	bl	8008bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007eba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007ebe:	4619      	mov	r1, r3
 8007ec0:	482c      	ldr	r0, [pc, #176]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007ec2:	f7fe fa87 	bl	80063d4 <HAL_TIMEx_MasterConfigSynchronization>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d001      	beq.n	8007ed0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8007ecc:	f000 fe72 	bl	8008bb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007ed0:	2360      	movs	r3, #96	; 0x60
 8007ed2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007ed8:	2300      	movs	r3, #0
 8007eda:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007edc:	2300      	movs	r3, #0
 8007ede:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007eec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	481f      	ldr	r0, [pc, #124]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007ef6:	f7fd fc63 	bl	80057c0 <HAL_TIM_PWM_ConfigChannel>
 8007efa:	4603      	mov	r3, r0
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d001      	beq.n	8007f04 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8007f00:	f000 fe58 	bl	8008bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007f04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007f08:	2204      	movs	r2, #4
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	4819      	ldr	r0, [pc, #100]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007f0e:	f7fd fc57 	bl	80057c0 <HAL_TIM_PWM_ConfigChannel>
 8007f12:	4603      	mov	r3, r0
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d001      	beq.n	8007f1c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8007f18:	f000 fe4c 	bl	8008bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007f1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007f20:	2208      	movs	r2, #8
 8007f22:	4619      	mov	r1, r3
 8007f24:	4813      	ldr	r0, [pc, #76]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007f26:	f7fd fc4b 	bl	80057c0 <HAL_TIM_PWM_ConfigChannel>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d001      	beq.n	8007f34 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8007f30:	f000 fe40 	bl	8008bb4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007f34:	2300      	movs	r3, #0
 8007f36:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007f38:	2300      	movs	r3, #0
 8007f3a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007f40:	2300      	movs	r3, #0
 8007f42:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007f44:	2300      	movs	r3, #0
 8007f46:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007f48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007f4c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007f52:	1d3b      	adds	r3, r7, #4
 8007f54:	4619      	mov	r1, r3
 8007f56:	4807      	ldr	r0, [pc, #28]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007f58:	f7fe fab8 	bl	80064cc <HAL_TIMEx_ConfigBreakDeadTime>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d001      	beq.n	8007f66 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8007f62:	f000 fe27 	bl	8008bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8007f66:	4803      	ldr	r0, [pc, #12]	; (8007f74 <MX_TIM1_Init+0x168>)
 8007f68:	f001 f996 	bl	8009298 <HAL_TIM_MspPostInit>

}
 8007f6c:	bf00      	nop
 8007f6e:	3758      	adds	r7, #88	; 0x58
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}
 8007f74:	200006e0 	.word	0x200006e0
 8007f78:	40010000 	.word	0x40010000

08007f7c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b08e      	sub	sp, #56	; 0x38
 8007f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007f82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007f86:	2200      	movs	r2, #0
 8007f88:	601a      	str	r2, [r3, #0]
 8007f8a:	605a      	str	r2, [r3, #4]
 8007f8c:	609a      	str	r2, [r3, #8]
 8007f8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007f90:	f107 0320 	add.w	r3, r7, #32
 8007f94:	2200      	movs	r2, #0
 8007f96:	601a      	str	r2, [r3, #0]
 8007f98:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007f9a:	1d3b      	adds	r3, r7, #4
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	601a      	str	r2, [r3, #0]
 8007fa0:	605a      	str	r2, [r3, #4]
 8007fa2:	609a      	str	r2, [r3, #8]
 8007fa4:	60da      	str	r2, [r3, #12]
 8007fa6:	611a      	str	r2, [r3, #16]
 8007fa8:	615a      	str	r2, [r3, #20]
 8007faa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8007fac:	4b2b      	ldr	r3, [pc, #172]	; (800805c <MX_TIM2_Init+0xe0>)
 8007fae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007fb2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8007fb4:	4b29      	ldr	r3, [pc, #164]	; (800805c <MX_TIM2_Init+0xe0>)
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007fba:	4b28      	ldr	r3, [pc, #160]	; (800805c <MX_TIM2_Init+0xe0>)
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8007fc0:	4b26      	ldr	r3, [pc, #152]	; (800805c <MX_TIM2_Init+0xe0>)
 8007fc2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007fc6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007fc8:	4b24      	ldr	r3, [pc, #144]	; (800805c <MX_TIM2_Init+0xe0>)
 8007fca:	2200      	movs	r2, #0
 8007fcc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007fce:	4b23      	ldr	r3, [pc, #140]	; (800805c <MX_TIM2_Init+0xe0>)
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007fd4:	4821      	ldr	r0, [pc, #132]	; (800805c <MX_TIM2_Init+0xe0>)
 8007fd6:	f7fc ffbf 	bl	8004f58 <HAL_TIM_Base_Init>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d001      	beq.n	8007fe4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8007fe0:	f000 fde8 	bl	8008bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007fe4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007fe8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007fea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007fee:	4619      	mov	r1, r3
 8007ff0:	481a      	ldr	r0, [pc, #104]	; (800805c <MX_TIM2_Init+0xe0>)
 8007ff2:	f7fd fcab 	bl	800594c <HAL_TIM_ConfigClockSource>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d001      	beq.n	8008000 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8007ffc:	f000 fdda 	bl	8008bb4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8008000:	4816      	ldr	r0, [pc, #88]	; (800805c <MX_TIM2_Init+0xe0>)
 8008002:	f7fc ffd4 	bl	8004fae <HAL_TIM_OC_Init>
 8008006:	4603      	mov	r3, r0
 8008008:	2b00      	cmp	r3, #0
 800800a:	d001      	beq.n	8008010 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800800c:	f000 fdd2 	bl	8008bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008010:	2300      	movs	r3, #0
 8008012:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008014:	2300      	movs	r3, #0
 8008016:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008018:	f107 0320 	add.w	r3, r7, #32
 800801c:	4619      	mov	r1, r3
 800801e:	480f      	ldr	r0, [pc, #60]	; (800805c <MX_TIM2_Init+0xe0>)
 8008020:	f7fe f9d8 	bl	80063d4 <HAL_TIMEx_MasterConfigSynchronization>
 8008024:	4603      	mov	r3, r0
 8008026:	2b00      	cmp	r3, #0
 8008028:	d001      	beq.n	800802e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800802a:	f000 fdc3 	bl	8008bb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800802e:	2300      	movs	r3, #0
 8008030:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8008032:	2300      	movs	r3, #0
 8008034:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008036:	2300      	movs	r3, #0
 8008038:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800803a:	2300      	movs	r3, #0
 800803c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800803e:	1d3b      	adds	r3, r7, #4
 8008040:	2200      	movs	r2, #0
 8008042:	4619      	mov	r1, r3
 8008044:	4805      	ldr	r0, [pc, #20]	; (800805c <MX_TIM2_Init+0xe0>)
 8008046:	f7fd fabf 	bl	80055c8 <HAL_TIM_OC_ConfigChannel>
 800804a:	4603      	mov	r3, r0
 800804c:	2b00      	cmp	r3, #0
 800804e:	d001      	beq.n	8008054 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8008050:	f000 fdb0 	bl	8008bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8008054:	bf00      	nop
 8008056:	3738      	adds	r7, #56	; 0x38
 8008058:	46bd      	mov	sp, r7
 800805a:	bd80      	pop	{r7, pc}
 800805c:	2000079c 	.word	0x2000079c

08008060 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b08c      	sub	sp, #48	; 0x30
 8008064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8008066:	f107 030c 	add.w	r3, r7, #12
 800806a:	2224      	movs	r2, #36	; 0x24
 800806c:	2100      	movs	r1, #0
 800806e:	4618      	mov	r0, r3
 8008070:	f001 fb52 	bl	8009718 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008074:	1d3b      	adds	r3, r7, #4
 8008076:	2200      	movs	r2, #0
 8008078:	601a      	str	r2, [r3, #0]
 800807a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800807c:	4b22      	ldr	r3, [pc, #136]	; (8008108 <MX_TIM8_Init+0xa8>)
 800807e:	4a23      	ldr	r2, [pc, #140]	; (800810c <MX_TIM8_Init+0xac>)
 8008080:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8008082:	4b21      	ldr	r3, [pc, #132]	; (8008108 <MX_TIM8_Init+0xa8>)
 8008084:	2200      	movs	r2, #0
 8008086:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008088:	4b1f      	ldr	r3, [pc, #124]	; (8008108 <MX_TIM8_Init+0xa8>)
 800808a:	2200      	movs	r2, #0
 800808c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800808e:	4b1e      	ldr	r3, [pc, #120]	; (8008108 <MX_TIM8_Init+0xa8>)
 8008090:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008094:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008096:	4b1c      	ldr	r3, [pc, #112]	; (8008108 <MX_TIM8_Init+0xa8>)
 8008098:	2200      	movs	r2, #0
 800809a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800809c:	4b1a      	ldr	r3, [pc, #104]	; (8008108 <MX_TIM8_Init+0xa8>)
 800809e:	2200      	movs	r2, #0
 80080a0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80080a2:	4b19      	ldr	r3, [pc, #100]	; (8008108 <MX_TIM8_Init+0xa8>)
 80080a4:	2200      	movs	r2, #0
 80080a6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80080a8:	2303      	movs	r3, #3
 80080aa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80080ac:	2300      	movs	r3, #0
 80080ae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80080b0:	2301      	movs	r3, #1
 80080b2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80080b4:	2300      	movs	r3, #0
 80080b6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80080b8:	2300      	movs	r3, #0
 80080ba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80080bc:	2300      	movs	r3, #0
 80080be:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80080c0:	2301      	movs	r3, #1
 80080c2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80080c4:	2300      	movs	r3, #0
 80080c6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80080c8:	2300      	movs	r3, #0
 80080ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80080cc:	f107 030c 	add.w	r3, r7, #12
 80080d0:	4619      	mov	r1, r3
 80080d2:	480d      	ldr	r0, [pc, #52]	; (8008108 <MX_TIM8_Init+0xa8>)
 80080d4:	f7fd f887 	bl	80051e6 <HAL_TIM_Encoder_Init>
 80080d8:	4603      	mov	r3, r0
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d001      	beq.n	80080e2 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80080de:	f000 fd69 	bl	8008bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80080e2:	2320      	movs	r3, #32
 80080e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80080e6:	2300      	movs	r3, #0
 80080e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80080ea:	1d3b      	adds	r3, r7, #4
 80080ec:	4619      	mov	r1, r3
 80080ee:	4806      	ldr	r0, [pc, #24]	; (8008108 <MX_TIM8_Init+0xa8>)
 80080f0:	f7fe f970 	bl	80063d4 <HAL_TIMEx_MasterConfigSynchronization>
 80080f4:	4603      	mov	r3, r0
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d001      	beq.n	80080fe <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80080fa:	f000 fd5b 	bl	8008bb4 <Error_Handler>
  //HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn); // this didn't seem to be necessary


  /* USER CODE END TIM8_Init 2 */

}
 80080fe:	bf00      	nop
 8008100:	3730      	adds	r7, #48	; 0x30
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}
 8008106:	bf00      	nop
 8008108:	20000480 	.word	0x20000480
 800810c:	40010400 	.word	0x40010400

08008110 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b08c      	sub	sp, #48	; 0x30
 8008114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008116:	f107 0320 	add.w	r3, r7, #32
 800811a:	2200      	movs	r2, #0
 800811c:	601a      	str	r2, [r3, #0]
 800811e:	605a      	str	r2, [r3, #4]
 8008120:	609a      	str	r2, [r3, #8]
 8008122:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008124:	1d3b      	adds	r3, r7, #4
 8008126:	2200      	movs	r2, #0
 8008128:	601a      	str	r2, [r3, #0]
 800812a:	605a      	str	r2, [r3, #4]
 800812c:	609a      	str	r2, [r3, #8]
 800812e:	60da      	str	r2, [r3, #12]
 8008130:	611a      	str	r2, [r3, #16]
 8008132:	615a      	str	r2, [r3, #20]
 8008134:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8008136:	4b2d      	ldr	r3, [pc, #180]	; (80081ec <MX_TIM9_Init+0xdc>)
 8008138:	4a2d      	ldr	r2, [pc, #180]	; (80081f0 <MX_TIM9_Init+0xe0>)
 800813a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 2;
 800813c:	4b2b      	ldr	r3, [pc, #172]	; (80081ec <MX_TIM9_Init+0xdc>)
 800813e:	2202      	movs	r2, #2
 8008140:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008142:	4b2a      	ldr	r3, [pc, #168]	; (80081ec <MX_TIM9_Init+0xdc>)
 8008144:	2200      	movs	r2, #0
 8008146:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 4096;
 8008148:	4b28      	ldr	r3, [pc, #160]	; (80081ec <MX_TIM9_Init+0xdc>)
 800814a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800814e:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008150:	4b26      	ldr	r3, [pc, #152]	; (80081ec <MX_TIM9_Init+0xdc>)
 8008152:	2200      	movs	r2, #0
 8008154:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008156:	4b25      	ldr	r3, [pc, #148]	; (80081ec <MX_TIM9_Init+0xdc>)
 8008158:	2200      	movs	r2, #0
 800815a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800815c:	4823      	ldr	r0, [pc, #140]	; (80081ec <MX_TIM9_Init+0xdc>)
 800815e:	f7fc fefb 	bl	8004f58 <HAL_TIM_Base_Init>
 8008162:	4603      	mov	r3, r0
 8008164:	2b00      	cmp	r3, #0
 8008166:	d001      	beq.n	800816c <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8008168:	f000 fd24 	bl	8008bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800816c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008170:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8008172:	f107 0320 	add.w	r3, r7, #32
 8008176:	4619      	mov	r1, r3
 8008178:	481c      	ldr	r0, [pc, #112]	; (80081ec <MX_TIM9_Init+0xdc>)
 800817a:	f7fd fbe7 	bl	800594c <HAL_TIM_ConfigClockSource>
 800817e:	4603      	mov	r3, r0
 8008180:	2b00      	cmp	r3, #0
 8008182:	d001      	beq.n	8008188 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8008184:	f000 fd16 	bl	8008bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8008188:	4818      	ldr	r0, [pc, #96]	; (80081ec <MX_TIM9_Init+0xdc>)
 800818a:	f7fc ff83 	bl	8005094 <HAL_TIM_PWM_Init>
 800818e:	4603      	mov	r3, r0
 8008190:	2b00      	cmp	r3, #0
 8008192:	d001      	beq.n	8008198 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8008194:	f000 fd0e 	bl	8008bb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008198:	2360      	movs	r3, #96	; 0x60
 800819a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 800819c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80081a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80081a2:	2300      	movs	r3, #0
 80081a4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80081a6:	2300      	movs	r3, #0
 80081a8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80081aa:	1d3b      	adds	r3, r7, #4
 80081ac:	2200      	movs	r2, #0
 80081ae:	4619      	mov	r1, r3
 80081b0:	480e      	ldr	r0, [pc, #56]	; (80081ec <MX_TIM9_Init+0xdc>)
 80081b2:	f7fd fb05 	bl	80057c0 <HAL_TIM_PWM_ConfigChannel>
 80081b6:	4603      	mov	r3, r0
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d001      	beq.n	80081c0 <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
 80081bc:	f000 fcfa 	bl	8008bb4 <Error_Handler>
  }
  sConfigOC.Pulse = 2000;
 80081c0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80081c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80081c6:	1d3b      	adds	r3, r7, #4
 80081c8:	2204      	movs	r2, #4
 80081ca:	4619      	mov	r1, r3
 80081cc:	4807      	ldr	r0, [pc, #28]	; (80081ec <MX_TIM9_Init+0xdc>)
 80081ce:	f7fd faf7 	bl	80057c0 <HAL_TIM_PWM_ConfigChannel>
 80081d2:	4603      	mov	r3, r0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d001      	beq.n	80081dc <MX_TIM9_Init+0xcc>
  {
    Error_Handler();
 80081d8:	f000 fcec 	bl	8008bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80081dc:	4803      	ldr	r0, [pc, #12]	; (80081ec <MX_TIM9_Init+0xdc>)
 80081de:	f001 f85b 	bl	8009298 <HAL_TIM_MspPostInit>

}
 80081e2:	bf00      	nop
 80081e4:	3730      	adds	r7, #48	; 0x30
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}
 80081ea:	bf00      	nop
 80081ec:	20000720 	.word	0x20000720
 80081f0:	40014000 	.word	0x40014000

080081f4 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b08c      	sub	sp, #48	; 0x30
 80081f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80081fa:	f107 0320 	add.w	r3, r7, #32
 80081fe:	2200      	movs	r2, #0
 8008200:	601a      	str	r2, [r3, #0]
 8008202:	605a      	str	r2, [r3, #4]
 8008204:	609a      	str	r2, [r3, #8]
 8008206:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008208:	1d3b      	adds	r3, r7, #4
 800820a:	2200      	movs	r2, #0
 800820c:	601a      	str	r2, [r3, #0]
 800820e:	605a      	str	r2, [r3, #4]
 8008210:	609a      	str	r2, [r3, #8]
 8008212:	60da      	str	r2, [r3, #12]
 8008214:	611a      	str	r2, [r3, #16]
 8008216:	615a      	str	r2, [r3, #20]
 8008218:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800821a:	4b24      	ldr	r3, [pc, #144]	; (80082ac <MX_TIM12_Init+0xb8>)
 800821c:	4a24      	ldr	r2, [pc, #144]	; (80082b0 <MX_TIM12_Init+0xbc>)
 800821e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 4;
 8008220:	4b22      	ldr	r3, [pc, #136]	; (80082ac <MX_TIM12_Init+0xb8>)
 8008222:	2204      	movs	r2, #4
 8008224:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008226:	4b21      	ldr	r3, [pc, #132]	; (80082ac <MX_TIM12_Init+0xb8>)
 8008228:	2200      	movs	r2, #0
 800822a:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800822c:	4b1f      	ldr	r3, [pc, #124]	; (80082ac <MX_TIM12_Init+0xb8>)
 800822e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008232:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008234:	4b1d      	ldr	r3, [pc, #116]	; (80082ac <MX_TIM12_Init+0xb8>)
 8008236:	2200      	movs	r2, #0
 8008238:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800823a:	4b1c      	ldr	r3, [pc, #112]	; (80082ac <MX_TIM12_Init+0xb8>)
 800823c:	2200      	movs	r2, #0
 800823e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8008240:	481a      	ldr	r0, [pc, #104]	; (80082ac <MX_TIM12_Init+0xb8>)
 8008242:	f7fc fe89 	bl	8004f58 <HAL_TIM_Base_Init>
 8008246:	4603      	mov	r3, r0
 8008248:	2b00      	cmp	r3, #0
 800824a:	d001      	beq.n	8008250 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 800824c:	f000 fcb2 	bl	8008bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008250:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008254:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8008256:	f107 0320 	add.w	r3, r7, #32
 800825a:	4619      	mov	r1, r3
 800825c:	4813      	ldr	r0, [pc, #76]	; (80082ac <MX_TIM12_Init+0xb8>)
 800825e:	f7fd fb75 	bl	800594c <HAL_TIM_ConfigClockSource>
 8008262:	4603      	mov	r3, r0
 8008264:	2b00      	cmp	r3, #0
 8008266:	d001      	beq.n	800826c <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8008268:	f000 fca4 	bl	8008bb4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim12) != HAL_OK)
 800826c:	480f      	ldr	r0, [pc, #60]	; (80082ac <MX_TIM12_Init+0xb8>)
 800826e:	f7fc fe9e 	bl	8004fae <HAL_TIM_OC_Init>
 8008272:	4603      	mov	r3, r0
 8008274:	2b00      	cmp	r3, #0
 8008276:	d001      	beq.n	800827c <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8008278:	f000 fc9c 	bl	8008bb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800827c:	2300      	movs	r3, #0
 800827e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8008280:	2300      	movs	r3, #0
 8008282:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008284:	2300      	movs	r3, #0
 8008286:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008288:	2300      	movs	r3, #0
 800828a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800828c:	1d3b      	adds	r3, r7, #4
 800828e:	2200      	movs	r2, #0
 8008290:	4619      	mov	r1, r3
 8008292:	4806      	ldr	r0, [pc, #24]	; (80082ac <MX_TIM12_Init+0xb8>)
 8008294:	f7fd f998 	bl	80055c8 <HAL_TIM_OC_ConfigChannel>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	d001      	beq.n	80082a2 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 800829e:	f000 fc89 	bl	8008bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 80082a2:	bf00      	nop
 80082a4:	3730      	adds	r7, #48	; 0x30
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}
 80082aa:	bf00      	nop
 80082ac:	20000864 	.word	0x20000864
 80082b0:	40001800 	.word	0x40001800

080082b4 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 80082ba:	463b      	mov	r3, r7
 80082bc:	2200      	movs	r2, #0
 80082be:	601a      	str	r2, [r3, #0]
 80082c0:	605a      	str	r2, [r3, #4]
 80082c2:	609a      	str	r2, [r3, #8]
 80082c4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80082c6:	4b1c      	ldr	r3, [pc, #112]	; (8008338 <MX_TIM13_Init+0x84>)
 80082c8:	4a1c      	ldr	r2, [pc, #112]	; (800833c <MX_TIM13_Init+0x88>)
 80082ca:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 80082cc:	4b1a      	ldr	r3, [pc, #104]	; (8008338 <MX_TIM13_Init+0x84>)
 80082ce:	2200      	movs	r2, #0
 80082d0:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80082d2:	4b19      	ldr	r3, [pc, #100]	; (8008338 <MX_TIM13_Init+0x84>)
 80082d4:	2200      	movs	r2, #0
 80082d6:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 0;
 80082d8:	4b17      	ldr	r3, [pc, #92]	; (8008338 <MX_TIM13_Init+0x84>)
 80082da:	2200      	movs	r2, #0
 80082dc:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80082de:	4b16      	ldr	r3, [pc, #88]	; (8008338 <MX_TIM13_Init+0x84>)
 80082e0:	2200      	movs	r2, #0
 80082e2:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80082e4:	4b14      	ldr	r3, [pc, #80]	; (8008338 <MX_TIM13_Init+0x84>)
 80082e6:	2200      	movs	r2, #0
 80082e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80082ea:	4813      	ldr	r0, [pc, #76]	; (8008338 <MX_TIM13_Init+0x84>)
 80082ec:	f7fc fe34 	bl	8004f58 <HAL_TIM_Base_Init>
 80082f0:	4603      	mov	r3, r0
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d001      	beq.n	80082fa <MX_TIM13_Init+0x46>
  {
    Error_Handler();
 80082f6:	f000 fc5d 	bl	8008bb4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim13) != HAL_OK)
 80082fa:	480f      	ldr	r0, [pc, #60]	; (8008338 <MX_TIM13_Init+0x84>)
 80082fc:	f7fc ff3e 	bl	800517c <HAL_TIM_IC_Init>
 8008300:	4603      	mov	r3, r0
 8008302:	2b00      	cmp	r3, #0
 8008304:	d001      	beq.n	800830a <MX_TIM13_Init+0x56>
  {
    Error_Handler();
 8008306:	f000 fc55 	bl	8008bb4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800830a:	2300      	movs	r3, #0
 800830c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800830e:	2301      	movs	r3, #1
 8008310:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8008312:	2300      	movs	r3, #0
 8008314:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8008316:	2300      	movs	r3, #0
 8008318:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim13, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800831a:	463b      	mov	r3, r7
 800831c:	2200      	movs	r2, #0
 800831e:	4619      	mov	r1, r3
 8008320:	4805      	ldr	r0, [pc, #20]	; (8008338 <MX_TIM13_Init+0x84>)
 8008322:	f7fd f9b1 	bl	8005688 <HAL_TIM_IC_ConfigChannel>
 8008326:	4603      	mov	r3, r0
 8008328:	2b00      	cmp	r3, #0
 800832a:	d001      	beq.n	8008330 <MX_TIM13_Init+0x7c>
  {
    Error_Handler();
 800832c:	f000 fc42 	bl	8008bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8008330:	bf00      	nop
 8008332:	3710      	adds	r7, #16
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}
 8008338:	2000069c 	.word	0x2000069c
 800833c:	40001c00 	.word	0x40001c00

08008340 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8008344:	4b11      	ldr	r3, [pc, #68]	; (800838c <MX_USART3_UART_Init+0x4c>)
 8008346:	4a12      	ldr	r2, [pc, #72]	; (8008390 <MX_USART3_UART_Init+0x50>)
 8008348:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800834a:	4b10      	ldr	r3, [pc, #64]	; (800838c <MX_USART3_UART_Init+0x4c>)
 800834c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008350:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8008352:	4b0e      	ldr	r3, [pc, #56]	; (800838c <MX_USART3_UART_Init+0x4c>)
 8008354:	2200      	movs	r2, #0
 8008356:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8008358:	4b0c      	ldr	r3, [pc, #48]	; (800838c <MX_USART3_UART_Init+0x4c>)
 800835a:	2200      	movs	r2, #0
 800835c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800835e:	4b0b      	ldr	r3, [pc, #44]	; (800838c <MX_USART3_UART_Init+0x4c>)
 8008360:	2200      	movs	r2, #0
 8008362:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8008364:	4b09      	ldr	r3, [pc, #36]	; (800838c <MX_USART3_UART_Init+0x4c>)
 8008366:	220c      	movs	r2, #12
 8008368:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800836a:	4b08      	ldr	r3, [pc, #32]	; (800838c <MX_USART3_UART_Init+0x4c>)
 800836c:	2200      	movs	r2, #0
 800836e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8008370:	4b06      	ldr	r3, [pc, #24]	; (800838c <MX_USART3_UART_Init+0x4c>)
 8008372:	2200      	movs	r2, #0
 8008374:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8008376:	4805      	ldr	r0, [pc, #20]	; (800838c <MX_USART3_UART_Init+0x4c>)
 8008378:	f7fe f933 	bl	80065e2 <HAL_UART_Init>
 800837c:	4603      	mov	r3, r0
 800837e:	2b00      	cmp	r3, #0
 8008380:	d001      	beq.n	8008386 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8008382:	f000 fc17 	bl	8008bb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8008386:	bf00      	nop
 8008388:	bd80      	pop	{r7, pc}
 800838a:	bf00      	nop
 800838c:	200004c0 	.word	0x200004c0
 8008390:	40004800 	.word	0x40004800

08008394 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b082      	sub	sp, #8
 8008398:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800839a:	2300      	movs	r3, #0
 800839c:	607b      	str	r3, [r7, #4]
 800839e:	4b17      	ldr	r3, [pc, #92]	; (80083fc <MX_DMA_Init+0x68>)
 80083a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083a2:	4a16      	ldr	r2, [pc, #88]	; (80083fc <MX_DMA_Init+0x68>)
 80083a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80083a8:	6313      	str	r3, [r2, #48]	; 0x30
 80083aa:	4b14      	ldr	r3, [pc, #80]	; (80083fc <MX_DMA_Init+0x68>)
 80083ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80083b2:	607b      	str	r3, [r7, #4]
 80083b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80083b6:	2300      	movs	r3, #0
 80083b8:	603b      	str	r3, [r7, #0]
 80083ba:	4b10      	ldr	r3, [pc, #64]	; (80083fc <MX_DMA_Init+0x68>)
 80083bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083be:	4a0f      	ldr	r2, [pc, #60]	; (80083fc <MX_DMA_Init+0x68>)
 80083c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80083c4:	6313      	str	r3, [r2, #48]	; 0x30
 80083c6:	4b0d      	ldr	r3, [pc, #52]	; (80083fc <MX_DMA_Init+0x68>)
 80083c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80083ce:	603b      	str	r3, [r7, #0]
 80083d0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80083d2:	2200      	movs	r2, #0
 80083d4:	2100      	movs	r1, #0
 80083d6:	200e      	movs	r0, #14
 80083d8:	f7f9 fd5f 	bl	8001e9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80083dc:	200e      	movs	r0, #14
 80083de:	f7f9 fd78 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80083e2:	2200      	movs	r2, #0
 80083e4:	2100      	movs	r1, #0
 80083e6:	203a      	movs	r0, #58	; 0x3a
 80083e8:	f7f9 fd57 	bl	8001e9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80083ec:	203a      	movs	r0, #58	; 0x3a
 80083ee:	f7f9 fd70 	bl	8001ed2 <HAL_NVIC_EnableIRQ>

}
 80083f2:	bf00      	nop
 80083f4:	3708      	adds	r7, #8
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}
 80083fa:	bf00      	nop
 80083fc:	40023800 	.word	0x40023800

08008400 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b08c      	sub	sp, #48	; 0x30
 8008404:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008406:	f107 031c 	add.w	r3, r7, #28
 800840a:	2200      	movs	r2, #0
 800840c:	601a      	str	r2, [r3, #0]
 800840e:	605a      	str	r2, [r3, #4]
 8008410:	609a      	str	r2, [r3, #8]
 8008412:	60da      	str	r2, [r3, #12]
 8008414:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008416:	2300      	movs	r3, #0
 8008418:	61bb      	str	r3, [r7, #24]
 800841a:	4b57      	ldr	r3, [pc, #348]	; (8008578 <MX_GPIO_Init+0x178>)
 800841c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800841e:	4a56      	ldr	r2, [pc, #344]	; (8008578 <MX_GPIO_Init+0x178>)
 8008420:	f043 0310 	orr.w	r3, r3, #16
 8008424:	6313      	str	r3, [r2, #48]	; 0x30
 8008426:	4b54      	ldr	r3, [pc, #336]	; (8008578 <MX_GPIO_Init+0x178>)
 8008428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800842a:	f003 0310 	and.w	r3, r3, #16
 800842e:	61bb      	str	r3, [r7, #24]
 8008430:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008432:	2300      	movs	r3, #0
 8008434:	617b      	str	r3, [r7, #20]
 8008436:	4b50      	ldr	r3, [pc, #320]	; (8008578 <MX_GPIO_Init+0x178>)
 8008438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800843a:	4a4f      	ldr	r2, [pc, #316]	; (8008578 <MX_GPIO_Init+0x178>)
 800843c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008440:	6313      	str	r3, [r2, #48]	; 0x30
 8008442:	4b4d      	ldr	r3, [pc, #308]	; (8008578 <MX_GPIO_Init+0x178>)
 8008444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800844a:	617b      	str	r3, [r7, #20]
 800844c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800844e:	2300      	movs	r3, #0
 8008450:	613b      	str	r3, [r7, #16]
 8008452:	4b49      	ldr	r3, [pc, #292]	; (8008578 <MX_GPIO_Init+0x178>)
 8008454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008456:	4a48      	ldr	r2, [pc, #288]	; (8008578 <MX_GPIO_Init+0x178>)
 8008458:	f043 0304 	orr.w	r3, r3, #4
 800845c:	6313      	str	r3, [r2, #48]	; 0x30
 800845e:	4b46      	ldr	r3, [pc, #280]	; (8008578 <MX_GPIO_Init+0x178>)
 8008460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008462:	f003 0304 	and.w	r3, r3, #4
 8008466:	613b      	str	r3, [r7, #16]
 8008468:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800846a:	2300      	movs	r3, #0
 800846c:	60fb      	str	r3, [r7, #12]
 800846e:	4b42      	ldr	r3, [pc, #264]	; (8008578 <MX_GPIO_Init+0x178>)
 8008470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008472:	4a41      	ldr	r2, [pc, #260]	; (8008578 <MX_GPIO_Init+0x178>)
 8008474:	f043 0301 	orr.w	r3, r3, #1
 8008478:	6313      	str	r3, [r2, #48]	; 0x30
 800847a:	4b3f      	ldr	r3, [pc, #252]	; (8008578 <MX_GPIO_Init+0x178>)
 800847c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800847e:	f003 0301 	and.w	r3, r3, #1
 8008482:	60fb      	str	r3, [r7, #12]
 8008484:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008486:	2300      	movs	r3, #0
 8008488:	60bb      	str	r3, [r7, #8]
 800848a:	4b3b      	ldr	r3, [pc, #236]	; (8008578 <MX_GPIO_Init+0x178>)
 800848c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800848e:	4a3a      	ldr	r2, [pc, #232]	; (8008578 <MX_GPIO_Init+0x178>)
 8008490:	f043 0302 	orr.w	r3, r3, #2
 8008494:	6313      	str	r3, [r2, #48]	; 0x30
 8008496:	4b38      	ldr	r3, [pc, #224]	; (8008578 <MX_GPIO_Init+0x178>)
 8008498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800849a:	f003 0302 	and.w	r3, r3, #2
 800849e:	60bb      	str	r3, [r7, #8]
 80084a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80084a2:	2300      	movs	r3, #0
 80084a4:	607b      	str	r3, [r7, #4]
 80084a6:	4b34      	ldr	r3, [pc, #208]	; (8008578 <MX_GPIO_Init+0x178>)
 80084a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084aa:	4a33      	ldr	r2, [pc, #204]	; (8008578 <MX_GPIO_Init+0x178>)
 80084ac:	f043 0308 	orr.w	r3, r3, #8
 80084b0:	6313      	str	r3, [r2, #48]	; 0x30
 80084b2:	4b31      	ldr	r3, [pc, #196]	; (8008578 <MX_GPIO_Init+0x178>)
 80084b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084b6:	f003 0308 	and.w	r3, r3, #8
 80084ba:	607b      	str	r3, [r7, #4]
 80084bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LD_1_Pin|LD_2_Pin|EN_GATE_Pin|M0_DC_CAL_Pin, GPIO_PIN_RESET);
 80084be:	2200      	movs	r2, #0
 80084c0:	f24c 0118 	movw	r1, #49176	; 0xc018
 80084c4:	482d      	ldr	r0, [pc, #180]	; (800857c <MX_GPIO_Init+0x17c>)
 80084c6:	f7fa fa9d 	bl	8002a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|debug1_out_Pin|debug2_out_Pin|ROT0_nCS_Pin 
 80084ca:	2200      	movs	r2, #0
 80084cc:	f64b 0180 	movw	r1, #47232	; 0xb880
 80084d0:	482b      	ldr	r0, [pc, #172]	; (8008580 <MX_GPIO_Init+0x180>)
 80084d2:	f7fa fa97 	bl	8002a04 <HAL_GPIO_WritePin>
                          |nSCS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LD_1_Pin LD_2_Pin EN_GATE_Pin M0_DC_CAL_Pin */
  GPIO_InitStruct.Pin = LD_1_Pin|LD_2_Pin|EN_GATE_Pin|M0_DC_CAL_Pin;
 80084d6:	f24c 0318 	movw	r3, #49176	; 0xc018
 80084da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80084dc:	2301      	movs	r3, #1
 80084de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084e0:	2300      	movs	r3, #0
 80084e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80084e4:	2300      	movs	r3, #0
 80084e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80084e8:	f107 031c 	add.w	r3, r7, #28
 80084ec:	4619      	mov	r1, r3
 80084ee:	4823      	ldr	r0, [pc, #140]	; (800857c <MX_GPIO_Init+0x17c>)
 80084f0:	f7fa f8ee 	bl	80026d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 debug1_out_Pin debug2_out_Pin ROT0_nCS_Pin 
                           nSCS_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_11|debug1_out_Pin|debug2_out_Pin|ROT0_nCS_Pin 
 80084f4:	f64b 0380 	movw	r3, #47232	; 0xb880
 80084f8:	61fb      	str	r3, [r7, #28]
                          |nSCS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80084fa:	2301      	movs	r3, #1
 80084fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084fe:	2300      	movs	r3, #0
 8008500:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008502:	2300      	movs	r3, #0
 8008504:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008506:	f107 031c 	add.w	r3, r7, #28
 800850a:	4619      	mov	r1, r3
 800850c:	481c      	ldr	r0, [pc, #112]	; (8008580 <MX_GPIO_Init+0x180>)
 800850e:	f7fa f8df 	bl	80026d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : debug1_in_Pin */
  GPIO_InitStruct.Pin = debug1_in_Pin;
 8008512:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008516:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008518:	2300      	movs	r3, #0
 800851a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800851c:	2300      	movs	r3, #0
 800851e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(debug1_in_GPIO_Port, &GPIO_InitStruct);
 8008520:	f107 031c 	add.w	r3, r7, #28
 8008524:	4619      	mov	r1, r3
 8008526:	4816      	ldr	r0, [pc, #88]	; (8008580 <MX_GPIO_Init+0x180>)
 8008528:	f7fa f8d2 	bl	80026d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ROT0_I_W_Pin */
  GPIO_InitStruct.Pin = ROT0_I_W_Pin;
 800852c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008530:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008532:	4b14      	ldr	r3, [pc, #80]	; (8008584 <MX_GPIO_Init+0x184>)
 8008534:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008536:	2300      	movs	r3, #0
 8008538:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ROT0_I_W_GPIO_Port, &GPIO_InitStruct);
 800853a:	f107 031c 	add.w	r3, r7, #28
 800853e:	4619      	mov	r1, r3
 8008540:	4811      	ldr	r0, [pc, #68]	; (8008588 <MX_GPIO_Init+0x188>)
 8008542:	f7fa f8c5 	bl	80026d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWRGD_Pin nOCTW_Pin nFAULT_Pin */
  GPIO_InitStruct.Pin = PWRGD_Pin|nOCTW_Pin|nFAULT_Pin;
 8008546:	2370      	movs	r3, #112	; 0x70
 8008548:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800854a:	2300      	movs	r3, #0
 800854c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800854e:	2301      	movs	r3, #1
 8008550:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008552:	f107 031c 	add.w	r3, r7, #28
 8008556:	4619      	mov	r1, r3
 8008558:	4809      	ldr	r0, [pc, #36]	; (8008580 <MX_GPIO_Init+0x180>)
 800855a:	f7fa f8b9 	bl	80026d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800855e:	2200      	movs	r2, #0
 8008560:	2100      	movs	r1, #0
 8008562:	2017      	movs	r0, #23
 8008564:	f7f9 fc99 	bl	8001e9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8008568:	2017      	movs	r0, #23
 800856a:	f7f9 fcb2 	bl	8001ed2 <HAL_NVIC_EnableIRQ>

}
 800856e:	bf00      	nop
 8008570:	3730      	adds	r7, #48	; 0x30
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
 8008576:	bf00      	nop
 8008578:	40023800 	.word	0x40023800
 800857c:	40021000 	.word	0x40021000
 8008580:	40020c00 	.word	0x40020c00
 8008584:	10110000 	.word	0x10110000
 8008588:	40020800 	.word	0x40020800

0800858c <playSound>:
void myDelay(void){
	HAL_Delay(1);

}

void playSound(uint16_t periode, uint16_t volume, uint16_t cycles){
 800858c:	b580      	push	{r7, lr}
 800858e:	b084      	sub	sp, #16
 8008590:	af00      	add	r7, sp, #0
 8008592:	4603      	mov	r3, r0
 8008594:	80fb      	strh	r3, [r7, #6]
 8008596:	460b      	mov	r3, r1
 8008598:	80bb      	strh	r3, [r7, #4]
 800859a:	4613      	mov	r3, r2
 800859c:	807b      	strh	r3, [r7, #2]
	// TODO disable interrupt for the duration of sound
	//HAL_NVIC_DisableIRQ(TIM8_UP_TIM13_IRQn);
	//HAL_Delay(1000);

	for (uint16_t i=0; i<cycles; i++){
 800859e:	2300      	movs	r3, #0
 80085a0:	81fb      	strh	r3, [r7, #14]
 80085a2:	e016      	b.n	80085d2 <playSound+0x46>
		TIM1->CCR1 = 0; //takes<150ns
 80085a4:	4b0f      	ldr	r3, [pc, #60]	; (80085e4 <playSound+0x58>)
 80085a6:	2200      	movs	r2, #0
 80085a8:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = volume; //takes<150ns
 80085aa:	4a0e      	ldr	r2, [pc, #56]	; (80085e4 <playSound+0x58>)
 80085ac:	88bb      	ldrh	r3, [r7, #4]
 80085ae:	6393      	str	r3, [r2, #56]	; 0x38
		HAL_Delay(periode);
 80085b0:	88fb      	ldrh	r3, [r7, #6]
 80085b2:	4618      	mov	r0, r3
 80085b4:	f7f8 fd44 	bl	8001040 <HAL_Delay>
		TIM1->CCR1 = volume; //takes<150ns
 80085b8:	4a0a      	ldr	r2, [pc, #40]	; (80085e4 <playSound+0x58>)
 80085ba:	88bb      	ldrh	r3, [r7, #4]
 80085bc:	6353      	str	r3, [r2, #52]	; 0x34
		TIM1->CCR2 = 0; //takes<150ns
 80085be:	4b09      	ldr	r3, [pc, #36]	; (80085e4 <playSound+0x58>)
 80085c0:	2200      	movs	r2, #0
 80085c2:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_Delay(periode);
 80085c4:	88fb      	ldrh	r3, [r7, #6]
 80085c6:	4618      	mov	r0, r3
 80085c8:	f7f8 fd3a 	bl	8001040 <HAL_Delay>
	for (uint16_t i=0; i<cycles; i++){
 80085cc:	89fb      	ldrh	r3, [r7, #14]
 80085ce:	3301      	adds	r3, #1
 80085d0:	81fb      	strh	r3, [r7, #14]
 80085d2:	89fa      	ldrh	r2, [r7, #14]
 80085d4:	887b      	ldrh	r3, [r7, #2]
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d3e4      	bcc.n	80085a4 <playSound+0x18>
	}

	//HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
}
 80085da:	bf00      	nop
 80085dc:	3710      	adds	r7, #16
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}
 80085e2:	bf00      	nop
 80085e4:	40010000 	.word	0x40010000

080085e8 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b082      	sub	sp, #8
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	4603      	mov	r3, r0
 80085f0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ROT0_I_W_Pin){
 80085f2:	88fb      	ldrh	r3, [r7, #6]
 80085f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085f8:	d107      	bne.n	800860a <HAL_GPIO_EXTI_Callback+0x22>
		HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);
 80085fa:	2108      	movs	r1, #8
 80085fc:	4805      	ldr	r0, [pc, #20]	; (8008614 <HAL_GPIO_EXTI_Callback+0x2c>)
 80085fe:	f7fa fa1a 	bl	8002a36 <HAL_GPIO_TogglePin>
		TIM8->CNT = 0;     //TODO: there is acually some stepping happening under the I pulse so we have to distinguish between step from right and step from left
 8008602:	4b05      	ldr	r3, [pc, #20]	; (8008618 <HAL_GPIO_EXTI_Callback+0x30>)
 8008604:	2200      	movs	r2, #0
 8008606:	625a      	str	r2, [r3, #36]	; 0x24
	}
	else{
		__NOP();
	}
}
 8008608:	e000      	b.n	800860c <HAL_GPIO_EXTI_Callback+0x24>
		__NOP();
 800860a:	bf00      	nop
}
 800860c:	bf00      	nop
 800860e:	3708      	adds	r7, #8
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}
 8008614:	40021000 	.word	0x40021000
 8008618:	40010400 	.word	0x40010400
 800861c:	00000000 	.word	0x00000000

08008620 <HAL_TIM_IC_CaptureCallback>:



//this is it
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8008620:	b5b0      	push	{r4, r5, r7, lr}
 8008622:	b088      	sub	sp, #32
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
	// see https://community.st.com/s/question/0D50X00009XkWUpSAN/encoder-mode-and-rotary-encoder

	//debug2_out_GPIO_Port->BSRR = debug2_out_Pin; //takes 60ns == 5 clock cycles
	//debug2_out_GPIO_Port->BSRR = (uint32_t)debug2_out_Pin << 16U;
	//HAL_GPIO_TogglePin(debug2_out_GPIO_Port, debug2_out_Pin);
	if(htim->Instance == TIM8){
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4ab2      	ldr	r2, [pc, #712]	; (80088f8 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 800862e:	4293      	cmp	r3, r2
 8008630:	f040 8211 	bne.w	8008a56 <HAL_TIM_IC_CaptureCallback+0x436>

		if (skip_update){ //TODO somehow the Callback is triggered at this strange 25% duty cycle so we just look at every second update to get a constant frequency
 8008634:	4bb1      	ldr	r3, [pc, #708]	; (80088fc <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d003      	beq.n	8008644 <HAL_TIM_IC_CaptureCallback+0x24>
			skip_update = 0;
 800863c:	4baf      	ldr	r3, [pc, #700]	; (80088fc <HAL_TIM_IC_CaptureCallback+0x2dc>)
 800863e:	2200      	movs	r2, #0
 8008640:	601a      	str	r2, [r3, #0]
	}


	//counterISR++;

}
 8008642:	e208      	b.n	8008a56 <HAL_TIM_IC_CaptureCallback+0x436>
			skip_update = 1;
 8008644:	4bad      	ldr	r3, [pc, #692]	; (80088fc <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8008646:	2201      	movs	r2, #1
 8008648:	601a      	str	r2, [r3, #0]
			if (abs(av_velocity) > 5 &&  skip_update_high_v == 1){
 800864a:	4bad      	ldr	r3, [pc, #692]	; (8008900 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 800864c:	edd3 7a00 	vldr	s15, [r3]
 8008650:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008654:	ee17 3a90 	vmov	r3, s15
 8008658:	2b00      	cmp	r3, #0
 800865a:	bfb8      	it	lt
 800865c:	425b      	neglt	r3, r3
 800865e:	2b05      	cmp	r3, #5
 8008660:	dd07      	ble.n	8008672 <HAL_TIM_IC_CaptureCallback+0x52>
 8008662:	4ba8      	ldr	r3, [pc, #672]	; (8008904 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2b01      	cmp	r3, #1
 8008668:	d103      	bne.n	8008672 <HAL_TIM_IC_CaptureCallback+0x52>
				skip_update_high_v = 0;
 800866a:	4ba6      	ldr	r3, [pc, #664]	; (8008904 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 800866c:	2200      	movs	r2, #0
 800866e:	601a      	str	r2, [r3, #0]
}
 8008670:	e1f1      	b.n	8008a56 <HAL_TIM_IC_CaptureCallback+0x436>
				debug1_out_GPIO_Port->BSRR = debug1_out_Pin; //takes 60ns == 5 clock cycles
 8008672:	4ba5      	ldr	r3, [pc, #660]	; (8008908 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 8008674:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008678:	619a      	str	r2, [r3, #24]
				skip_update_high_v = 1;
 800867a:	4ba2      	ldr	r3, [pc, #648]	; (8008904 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 800867c:	2201      	movs	r2, #1
 800867e:	601a      	str	r2, [r3, #0]
				EncVal = TIM8->CNT;//takes 200ns
 8008680:	4b9d      	ldr	r3, [pc, #628]	; (80088f8 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8008682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008684:	b21a      	sxth	r2, r3
 8008686:	4ba1      	ldr	r3, [pc, #644]	; (800890c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8008688:	801a      	strh	r2, [r3, #0]
				tim12_counter = TIM2->CNT;
 800868a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800868e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008690:	4a9f      	ldr	r2, [pc, #636]	; (8008910 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8008692:	6013      	str	r3, [r2, #0]
				if (tim12_counter > 10000){ // TODO fix the issue that this gets almost never called when velocity is super low.
 8008694:	4b9e      	ldr	r3, [pc, #632]	; (8008910 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f242 7210 	movw	r2, #10000	; 0x2710
 800869c:	4293      	cmp	r3, r2
 800869e:	d963      	bls.n	8008768 <HAL_TIM_IC_CaptureCallback+0x148>
					TIM2->CNT = 0;
 80086a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80086a4:	2200      	movs	r2, #0
 80086a6:	625a      	str	r2, [r3, #36]	; 0x24
					int EncDiff = EncVal-last_EncVal;
 80086a8:	4b98      	ldr	r3, [pc, #608]	; (800890c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 80086aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80086ae:	461a      	mov	r2, r3
 80086b0:	4b98      	ldr	r3, [pc, #608]	; (8008914 <HAL_TIM_IC_CaptureCallback+0x2f4>)
 80086b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80086b6:	1ad3      	subs	r3, r2, r3
 80086b8:	61fb      	str	r3, [r7, #28]
					if (EncDiff > 1000){ // if jump is more than a half rotation it's most likely the 0 crossing
 80086ba:	69fb      	ldr	r3, [r7, #28]
 80086bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80086c0:	dd04      	ble.n	80086cc <HAL_TIM_IC_CaptureCallback+0xac>
						EncDiff -= 2000;
 80086c2:	69fb      	ldr	r3, [r7, #28]
 80086c4:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 80086c8:	61fb      	str	r3, [r7, #28]
 80086ca:	e007      	b.n	80086dc <HAL_TIM_IC_CaptureCallback+0xbc>
					else if (EncDiff < -1000){
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 80086d2:	da03      	bge.n	80086dc <HAL_TIM_IC_CaptureCallback+0xbc>
						EncDiff += 2000;
 80086d4:	69fb      	ldr	r3, [r7, #28]
 80086d6:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80086da:	61fb      	str	r3, [r7, #28]
					velocity = (float)(EncDiff) / (float)tim12_counter;
 80086dc:	69fb      	ldr	r3, [r7, #28]
 80086de:	ee07 3a90 	vmov	s15, r3
 80086e2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80086e6:	4b8a      	ldr	r3, [pc, #552]	; (8008910 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	ee07 3a90 	vmov	s15, r3
 80086ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80086f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80086f6:	4b88      	ldr	r3, [pc, #544]	; (8008918 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 80086f8:	edc3 7a00 	vstr	s15, [r3]
					velocity *= 10500; // /2000 steps/rotation / 21000000 counts/sec  //TODO velocity seems too high by factor of 2 or 3 maybe same clock frequency issue that we actually run at 42 MHz. !!! TODO check clock frequency  // TODO divided by 10 as well
 80086fc:	4b86      	ldr	r3, [pc, #536]	; (8008918 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 80086fe:	edd3 7a00 	vldr	s15, [r3]
 8008702:	ed9f 7a86 	vldr	s14, [pc, #536]	; 800891c <HAL_TIM_IC_CaptureCallback+0x2fc>
 8008706:	ee67 7a87 	vmul.f32	s15, s15, s14
 800870a:	4b83      	ldr	r3, [pc, #524]	; (8008918 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 800870c:	edc3 7a00 	vstr	s15, [r3]
					av_velocity = 0.95 * av_velocity + 0.05 * velocity;
 8008710:	4b7b      	ldr	r3, [pc, #492]	; (8008900 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4618      	mov	r0, r3
 8008716:	f7f7 ff17 	bl	8000548 <__aeabi_f2d>
 800871a:	a371      	add	r3, pc, #452	; (adr r3, 80088e0 <HAL_TIM_IC_CaptureCallback+0x2c0>)
 800871c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008720:	f7f7 ff6a 	bl	80005f8 <__aeabi_dmul>
 8008724:	4603      	mov	r3, r0
 8008726:	460c      	mov	r4, r1
 8008728:	4625      	mov	r5, r4
 800872a:	461c      	mov	r4, r3
 800872c:	4b7a      	ldr	r3, [pc, #488]	; (8008918 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4618      	mov	r0, r3
 8008732:	f7f7 ff09 	bl	8000548 <__aeabi_f2d>
 8008736:	a36c      	add	r3, pc, #432	; (adr r3, 80088e8 <HAL_TIM_IC_CaptureCallback+0x2c8>)
 8008738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800873c:	f7f7 ff5c 	bl	80005f8 <__aeabi_dmul>
 8008740:	4602      	mov	r2, r0
 8008742:	460b      	mov	r3, r1
 8008744:	4620      	mov	r0, r4
 8008746:	4629      	mov	r1, r5
 8008748:	f7f7 fda0 	bl	800028c <__adddf3>
 800874c:	4603      	mov	r3, r0
 800874e:	460c      	mov	r4, r1
 8008750:	4618      	mov	r0, r3
 8008752:	4621      	mov	r1, r4
 8008754:	f7f8 fa32 	bl	8000bbc <__aeabi_d2f>
 8008758:	4602      	mov	r2, r0
 800875a:	4b69      	ldr	r3, [pc, #420]	; (8008900 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 800875c:	601a      	str	r2, [r3, #0]
					last_EncVal = EncVal;
 800875e:	4b6b      	ldr	r3, [pc, #428]	; (800890c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8008760:	f9b3 2000 	ldrsh.w	r2, [r3]
 8008764:	4b6b      	ldr	r3, [pc, #428]	; (8008914 <HAL_TIM_IC_CaptureCallback+0x2f4>)
 8008766:	801a      	strh	r2, [r3, #0]
				phase = (float) EncVal * 0.02199 ; //(float) EncVal / 2000.0 * 2*PI * 7 ; //takes 1500ns
 8008768:	4b68      	ldr	r3, [pc, #416]	; (800890c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 800876a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800876e:	ee07 3a90 	vmov	s15, r3
 8008772:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008776:	ee17 0a90 	vmov	r0, s15
 800877a:	f7f7 fee5 	bl	8000548 <__aeabi_f2d>
 800877e:	a35c      	add	r3, pc, #368	; (adr r3, 80088f0 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8008780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008784:	f7f7 ff38 	bl	80005f8 <__aeabi_dmul>
 8008788:	4603      	mov	r3, r0
 800878a:	460c      	mov	r4, r1
 800878c:	4618      	mov	r0, r3
 800878e:	4621      	mov	r1, r4
 8008790:	f7f8 fa14 	bl	8000bbc <__aeabi_d2f>
 8008794:	4602      	mov	r2, r0
 8008796:	4b62      	ldr	r3, [pc, #392]	; (8008920 <HAL_TIM_IC_CaptureCallback+0x300>)
 8008798:	601a      	str	r2, [r3, #0]
				phase -= phase0;
 800879a:	4b61      	ldr	r3, [pc, #388]	; (8008920 <HAL_TIM_IC_CaptureCallback+0x300>)
 800879c:	ed93 7a00 	vldr	s14, [r3]
 80087a0:	4b60      	ldr	r3, [pc, #384]	; (8008924 <HAL_TIM_IC_CaptureCallback+0x304>)
 80087a2:	edd3 7a00 	vldr	s15, [r3]
 80087a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80087aa:	4b5d      	ldr	r3, [pc, #372]	; (8008920 <HAL_TIM_IC_CaptureCallback+0x300>)
 80087ac:	edc3 7a00 	vstr	s15, [r3]
				float u0 = 0.5773; //0.5 * 2.0 / 1.73205;// maximal possible U on one coil thanks to wankel //takes<200ns
 80087b0:	4b5d      	ldr	r3, [pc, #372]	; (8008928 <HAL_TIM_IC_CaptureCallback+0x308>)
 80087b2:	60fb      	str	r3, [r7, #12]
				float modified_amp = amp + stiffness * av_velocity * direction; // TODO the abs allows same stiffness to make it softer for both directions - without a signchange is needed BUT turnaround is super aggressive now :( SAME issue with direction - super forceful reverse but sign identical --- looks like v needs to direct also the phase !!!!
 80087b4:	4b5d      	ldr	r3, [pc, #372]	; (800892c <HAL_TIM_IC_CaptureCallback+0x30c>)
 80087b6:	ed93 7a00 	vldr	s14, [r3]
 80087ba:	4b51      	ldr	r3, [pc, #324]	; (8008900 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 80087bc:	edd3 7a00 	vldr	s15, [r3]
 80087c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80087c4:	4b5a      	ldr	r3, [pc, #360]	; (8008930 <HAL_TIM_IC_CaptureCallback+0x310>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	ee07 3a90 	vmov	s15, r3
 80087cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80087d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80087d4:	4b57      	ldr	r3, [pc, #348]	; (8008934 <HAL_TIM_IC_CaptureCallback+0x314>)
 80087d6:	edd3 7a00 	vldr	s15, [r3]
 80087da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80087de:	edc7 7a02 	vstr	s15, [r7, #8]
				u0 *= modified_amp;  //takes<200ns
 80087e2:	ed97 7a03 	vldr	s14, [r7, #12]
 80087e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80087ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087ee:	edc7 7a03 	vstr	s15, [r7, #12]
				u0 *= run_motor;  //takes<200ns
 80087f2:	4b51      	ldr	r3, [pc, #324]	; (8008938 <HAL_TIM_IC_CaptureCallback+0x318>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	ee07 3a90 	vmov	s15, r3
 80087fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80087fe:	ed97 7a03 	vldr	s14, [r7, #12]
 8008802:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008806:	edc7 7a03 	vstr	s15, [r7, #12]
				if (direction == 1){
 800880a:	4b49      	ldr	r3, [pc, #292]	; (8008930 <HAL_TIM_IC_CaptureCallback+0x310>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	2b01      	cmp	r3, #1
 8008810:	d10b      	bne.n	800882a <HAL_TIM_IC_CaptureCallback+0x20a>
					phase -= phase_shift;  //takes<200ns
 8008812:	4b43      	ldr	r3, [pc, #268]	; (8008920 <HAL_TIM_IC_CaptureCallback+0x300>)
 8008814:	ed93 7a00 	vldr	s14, [r3]
 8008818:	4b48      	ldr	r3, [pc, #288]	; (800893c <HAL_TIM_IC_CaptureCallback+0x31c>)
 800881a:	edd3 7a00 	vldr	s15, [r3]
 800881e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008822:	4b3f      	ldr	r3, [pc, #252]	; (8008920 <HAL_TIM_IC_CaptureCallback+0x300>)
 8008824:	edc3 7a00 	vstr	s15, [r3]
 8008828:	e00a      	b.n	8008840 <HAL_TIM_IC_CaptureCallback+0x220>
					phase += phase_shift;
 800882a:	4b3d      	ldr	r3, [pc, #244]	; (8008920 <HAL_TIM_IC_CaptureCallback+0x300>)
 800882c:	ed93 7a00 	vldr	s14, [r3]
 8008830:	4b42      	ldr	r3, [pc, #264]	; (800893c <HAL_TIM_IC_CaptureCallback+0x31c>)
 8008832:	edd3 7a00 	vldr	s15, [r3]
 8008836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800883a:	4b39      	ldr	r3, [pc, #228]	; (8008920 <HAL_TIM_IC_CaptureCallback+0x300>)
 800883c:	edc3 7a00 	vstr	s15, [r3]
				phase *= 100;
 8008840:	4b37      	ldr	r3, [pc, #220]	; (8008920 <HAL_TIM_IC_CaptureCallback+0x300>)
 8008842:	edd3 7a00 	vldr	s15, [r3]
 8008846:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8008940 <HAL_TIM_IC_CaptureCallback+0x320>
 800884a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800884e:	4b34      	ldr	r3, [pc, #208]	; (8008920 <HAL_TIM_IC_CaptureCallback+0x300>)
 8008850:	edc3 7a00 	vstr	s15, [r3]
				int_phase = (int) phase;
 8008854:	4b32      	ldr	r3, [pc, #200]	; (8008920 <HAL_TIM_IC_CaptureCallback+0x300>)
 8008856:	edd3 7a00 	vldr	s15, [r3]
 800885a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800885e:	ee17 2a90 	vmov	r2, s15
 8008862:	4b38      	ldr	r3, [pc, #224]	; (8008944 <HAL_TIM_IC_CaptureCallback+0x324>)
 8008864:	601a      	str	r2, [r3, #0]
				int_phase = int_phase % 628;
 8008866:	4b37      	ldr	r3, [pc, #220]	; (8008944 <HAL_TIM_IC_CaptureCallback+0x324>)
 8008868:	681a      	ldr	r2, [r3, #0]
 800886a:	4b37      	ldr	r3, [pc, #220]	; (8008948 <HAL_TIM_IC_CaptureCallback+0x328>)
 800886c:	fb83 1302 	smull	r1, r3, r3, r2
 8008870:	11d9      	asrs	r1, r3, #7
 8008872:	17d3      	asrs	r3, r2, #31
 8008874:	1acb      	subs	r3, r1, r3
 8008876:	f44f 711d 	mov.w	r1, #628	; 0x274
 800887a:	fb01 f303 	mul.w	r3, r1, r3
 800887e:	1ad3      	subs	r3, r2, r3
 8008880:	4a30      	ldr	r2, [pc, #192]	; (8008944 <HAL_TIM_IC_CaptureCallback+0x324>)
 8008882:	6013      	str	r3, [r2, #0]
				if (int_phase < 0) {
 8008884:	4b2f      	ldr	r3, [pc, #188]	; (8008944 <HAL_TIM_IC_CaptureCallback+0x324>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	2b00      	cmp	r3, #0
 800888a:	da05      	bge.n	8008898 <HAL_TIM_IC_CaptureCallback+0x278>
					int_phase += 628;
 800888c:	4b2d      	ldr	r3, [pc, #180]	; (8008944 <HAL_TIM_IC_CaptureCallback+0x324>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f503 731d 	add.w	r3, r3, #628	; 0x274
 8008894:	4a2b      	ldr	r2, [pc, #172]	; (8008944 <HAL_TIM_IC_CaptureCallback+0x324>)
 8008896:	6013      	str	r3, [r2, #0]
				float uA = 0;
 8008898:	f04f 0300 	mov.w	r3, #0
 800889c:	61bb      	str	r3, [r7, #24]
				float uB = 0;
 800889e:	f04f 0300 	mov.w	r3, #0
 80088a2:	617b      	str	r3, [r7, #20]
				float uC = 0;
 80088a4:	f04f 0300 	mov.w	r3, #0
 80088a8:	613b      	str	r3, [r7, #16]
				if  (int_phase < 210)	{ //0...209
 80088aa:	4b26      	ldr	r3, [pc, #152]	; (8008944 <HAL_TIM_IC_CaptureCallback+0x324>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	2bd1      	cmp	r3, #209	; 0xd1
 80088b0:	dc4e      	bgt.n	8008950 <HAL_TIM_IC_CaptureCallback+0x330>
					uA = lookup[int_phase]; //takes<32000ns !!!!!!!!!!!!!! with the fast implement it's just 2000ns !!!!!
 80088b2:	4b24      	ldr	r3, [pc, #144]	; (8008944 <HAL_TIM_IC_CaptureCallback+0x324>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a25      	ldr	r2, [pc, #148]	; (800894c <HAL_TIM_IC_CaptureCallback+0x32c>)
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	4413      	add	r3, r2
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	61bb      	str	r3, [r7, #24]
					uB = lookup[210 - 1 - int_phase]; // takes 3mus
 80088c0:	4b20      	ldr	r3, [pc, #128]	; (8008944 <HAL_TIM_IC_CaptureCallback+0x324>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f1c3 03d1 	rsb	r3, r3, #209	; 0xd1
 80088c8:	4a20      	ldr	r2, [pc, #128]	; (800894c <HAL_TIM_IC_CaptureCallback+0x32c>)
 80088ca:	009b      	lsls	r3, r3, #2
 80088cc:	4413      	add	r3, r2
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	617b      	str	r3, [r7, #20]
					uC = 0;
 80088d2:	f04f 0300 	mov.w	r3, #0
 80088d6:	613b      	str	r3, [r7, #16]
 80088d8:	e06b      	b.n	80089b2 <HAL_TIM_IC_CaptureCallback+0x392>
 80088da:	bf00      	nop
 80088dc:	f3af 8000 	nop.w
 80088e0:	66666666 	.word	0x66666666
 80088e4:	3fee6666 	.word	0x3fee6666
 80088e8:	9999999a 	.word	0x9999999a
 80088ec:	3fa99999 	.word	0x3fa99999
 80088f0:	eb5b2d4d 	.word	0xeb5b2d4d
 80088f4:	3f96848b 	.word	0x3f96848b
 80088f8:	40010400 	.word	0x40010400
 80088fc:	200000c8 	.word	0x200000c8
 8008900:	200000b8 	.word	0x200000b8
 8008904:	200000cc 	.word	0x200000cc
 8008908:	40020c00 	.word	0x40020c00
 800890c:	200006dc 	.word	0x200006dc
 8008910:	20000020 	.word	0x20000020
 8008914:	200005f0 	.word	0x200005f0
 8008918:	200000b4 	.word	0x200000b4
 800891c:	46241000 	.word	0x46241000
 8008920:	200000ac 	.word	0x200000ac
 8008924:	20000008 	.word	0x20000008
 8008928:	3f13c9ef 	.word	0x3f13c9ef
 800892c:	200000a8 	.word	0x200000a8
 8008930:	20000018 	.word	0x20000018
 8008934:	20000010 	.word	0x20000010
 8008938:	20000014 	.word	0x20000014
 800893c:	2000001c 	.word	0x2000001c
 8008940:	42c80000 	.word	0x42c80000
 8008944:	200000b0 	.word	0x200000b0
 8008948:	342da7f3 	.word	0x342da7f3
 800894c:	20000138 	.word	0x20000138
			 else if  (int_phase < 420){	 //210...419
 8008950:	4b43      	ldr	r3, [pc, #268]	; (8008a60 <HAL_TIM_IC_CaptureCallback+0x440>)
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8008958:	da15      	bge.n	8008986 <HAL_TIM_IC_CaptureCallback+0x366>
					uA = 0; //takes<32000ns !!!!!!!!!!!!!! with the fast implement it's just 2000ns !!!!!
 800895a:	f04f 0300 	mov.w	r3, #0
 800895e:	61bb      	str	r3, [r7, #24]
					uB = lookup[int_phase - 210]; // takes 3mus
 8008960:	4b3f      	ldr	r3, [pc, #252]	; (8008a60 <HAL_TIM_IC_CaptureCallback+0x440>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	3bd2      	subs	r3, #210	; 0xd2
 8008966:	4a3f      	ldr	r2, [pc, #252]	; (8008a64 <HAL_TIM_IC_CaptureCallback+0x444>)
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	4413      	add	r3, r2
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	617b      	str	r3, [r7, #20]
					uC = lookup[420 - 1 - int_phase];
 8008970:	4b3b      	ldr	r3, [pc, #236]	; (8008a60 <HAL_TIM_IC_CaptureCallback+0x440>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f5c3 73d1 	rsb	r3, r3, #418	; 0x1a2
 8008978:	3301      	adds	r3, #1
 800897a:	4a3a      	ldr	r2, [pc, #232]	; (8008a64 <HAL_TIM_IC_CaptureCallback+0x444>)
 800897c:	009b      	lsls	r3, r3, #2
 800897e:	4413      	add	r3, r2
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	613b      	str	r3, [r7, #16]
 8008984:	e015      	b.n	80089b2 <HAL_TIM_IC_CaptureCallback+0x392>
					uA = lookup[630 - 1 - int_phase]; //takes<32000ns !!!!!!!!!!!!!! with the fast implement it's just 2000ns !!!!!
 8008986:	4b36      	ldr	r3, [pc, #216]	; (8008a60 <HAL_TIM_IC_CaptureCallback+0x440>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f5c3 731d 	rsb	r3, r3, #628	; 0x274
 800898e:	3301      	adds	r3, #1
 8008990:	4a34      	ldr	r2, [pc, #208]	; (8008a64 <HAL_TIM_IC_CaptureCallback+0x444>)
 8008992:	009b      	lsls	r3, r3, #2
 8008994:	4413      	add	r3, r2
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	61bb      	str	r3, [r7, #24]
					uB = 0; // takes 3mus
 800899a:	f04f 0300 	mov.w	r3, #0
 800899e:	617b      	str	r3, [r7, #20]
					uC = lookup[int_phase - 420];
 80089a0:	4b2f      	ldr	r3, [pc, #188]	; (8008a60 <HAL_TIM_IC_CaptureCallback+0x440>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80089a8:	4a2e      	ldr	r2, [pc, #184]	; (8008a64 <HAL_TIM_IC_CaptureCallback+0x444>)
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	4413      	add	r3, r2
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	613b      	str	r3, [r7, #16]
				pwmA = (uint16_t) (pwm * u0 * uA); //takes<2s00ns
 80089b2:	4b2d      	ldr	r3, [pc, #180]	; (8008a68 <HAL_TIM_IC_CaptureCallback+0x448>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	ee07 3a90 	vmov	s15, r3
 80089ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80089be:	edd7 7a03 	vldr	s15, [r7, #12]
 80089c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80089c6:	edd7 7a06 	vldr	s15, [r7, #24]
 80089ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80089d2:	ee17 3a90 	vmov	r3, s15
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	461a      	mov	r2, r3
 80089da:	4b24      	ldr	r3, [pc, #144]	; (8008a6c <HAL_TIM_IC_CaptureCallback+0x44c>)
 80089dc:	601a      	str	r2, [r3, #0]
				pwmB = (uint16_t) (pwm * u0 * uB); //takes<200ns
 80089de:	4b22      	ldr	r3, [pc, #136]	; (8008a68 <HAL_TIM_IC_CaptureCallback+0x448>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	ee07 3a90 	vmov	s15, r3
 80089e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80089ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80089ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80089f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80089f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80089fe:	ee17 3a90 	vmov	r3, s15
 8008a02:	b29b      	uxth	r3, r3
 8008a04:	461a      	mov	r2, r3
 8008a06:	4b1a      	ldr	r3, [pc, #104]	; (8008a70 <HAL_TIM_IC_CaptureCallback+0x450>)
 8008a08:	601a      	str	r2, [r3, #0]
				pwmC = (uint16_t) (pwm * u0 * uC); //takes<200ns
 8008a0a:	4b17      	ldr	r3, [pc, #92]	; (8008a68 <HAL_TIM_IC_CaptureCallback+0x448>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	ee07 3a90 	vmov	s15, r3
 8008a12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008a16:	edd7 7a03 	vldr	s15, [r7, #12]
 8008a1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008a1e:	edd7 7a04 	vldr	s15, [r7, #16]
 8008a22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a2a:	ee17 3a90 	vmov	r3, s15
 8008a2e:	b29b      	uxth	r3, r3
 8008a30:	461a      	mov	r2, r3
 8008a32:	4b10      	ldr	r3, [pc, #64]	; (8008a74 <HAL_TIM_IC_CaptureCallback+0x454>)
 8008a34:	601a      	str	r2, [r3, #0]
				debug1_out_GPIO_Port->BSRR = (uint32_t)debug1_out_Pin << 16U;
 8008a36:	4b10      	ldr	r3, [pc, #64]	; (8008a78 <HAL_TIM_IC_CaptureCallback+0x458>)
 8008a38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a3c:	619a      	str	r2, [r3, #24]
				TIM1->CCR1 = pwmA; //takes<150ns
 8008a3e:	4b0b      	ldr	r3, [pc, #44]	; (8008a6c <HAL_TIM_IC_CaptureCallback+0x44c>)
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	4b0e      	ldr	r3, [pc, #56]	; (8008a7c <HAL_TIM_IC_CaptureCallback+0x45c>)
 8008a44:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = pwmB; //takes<150ns
 8008a46:	4b0a      	ldr	r3, [pc, #40]	; (8008a70 <HAL_TIM_IC_CaptureCallback+0x450>)
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	4b0c      	ldr	r3, [pc, #48]	; (8008a7c <HAL_TIM_IC_CaptureCallback+0x45c>)
 8008a4c:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = pwmC; //takes<150ns
 8008a4e:	4b09      	ldr	r3, [pc, #36]	; (8008a74 <HAL_TIM_IC_CaptureCallback+0x454>)
 8008a50:	681a      	ldr	r2, [r3, #0]
 8008a52:	4b0a      	ldr	r3, [pc, #40]	; (8008a7c <HAL_TIM_IC_CaptureCallback+0x45c>)
 8008a54:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8008a56:	bf00      	nop
 8008a58:	3720      	adds	r7, #32
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bdb0      	pop	{r4, r5, r7, pc}
 8008a5e:	bf00      	nop
 8008a60:	200000b0 	.word	0x200000b0
 8008a64:	20000138 	.word	0x20000138
 8008a68:	2000000c 	.word	0x2000000c
 8008a6c:	200000bc 	.word	0x200000bc
 8008a70:	200000c0 	.word	0x200000c0
 8008a74:	200000c4 	.word	0x200000c4
 8008a78:	40020c00 	.word	0x40020c00
 8008a7c:	40010000 	.word	0x40010000

08008a80 <calc_lookup>:

void calc_lookup(float *lookup){
 8008a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a82:	b085      	sub	sp, #20
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
	// TODO plug in a higher order harmonic and see if system gets more energy efficient or more silent
	for (int i=0; i<210; i++){
 8008a88:	2300      	movs	r3, #0
 8008a8a:	60fb      	str	r3, [r7, #12]
 8008a8c:	e051      	b.n	8008b32 <calc_lookup+0xb2>
	    lookup[i] = cos((float)i/100.0) + cos((float)i/100.0-1.047);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	ee07 3a90 	vmov	s15, r3
 8008a94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008a98:	ee17 0a90 	vmov	r0, s15
 8008a9c:	f7f7 fd54 	bl	8000548 <__aeabi_f2d>
 8008aa0:	f04f 0200 	mov.w	r2, #0
 8008aa4:	4b28      	ldr	r3, [pc, #160]	; (8008b48 <calc_lookup+0xc8>)
 8008aa6:	f7f7 fed1 	bl	800084c <__aeabi_ddiv>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	460c      	mov	r4, r1
 8008aae:	ec44 3b17 	vmov	d7, r3, r4
 8008ab2:	eeb0 0a47 	vmov.f32	s0, s14
 8008ab6:	eef0 0a67 	vmov.f32	s1, s15
 8008aba:	f001 fa3d 	bl	8009f38 <cos>
 8008abe:	ec56 5b10 	vmov	r5, r6, d0
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	ee07 3a90 	vmov	s15, r3
 8008ac8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008acc:	ee17 0a90 	vmov	r0, s15
 8008ad0:	f7f7 fd3a 	bl	8000548 <__aeabi_f2d>
 8008ad4:	f04f 0200 	mov.w	r2, #0
 8008ad8:	4b1b      	ldr	r3, [pc, #108]	; (8008b48 <calc_lookup+0xc8>)
 8008ada:	f7f7 feb7 	bl	800084c <__aeabi_ddiv>
 8008ade:	4603      	mov	r3, r0
 8008ae0:	460c      	mov	r4, r1
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	4621      	mov	r1, r4
 8008ae6:	a316      	add	r3, pc, #88	; (adr r3, 8008b40 <calc_lookup+0xc0>)
 8008ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aec:	f7f7 fbcc 	bl	8000288 <__aeabi_dsub>
 8008af0:	4603      	mov	r3, r0
 8008af2:	460c      	mov	r4, r1
 8008af4:	ec44 3b17 	vmov	d7, r3, r4
 8008af8:	eeb0 0a47 	vmov.f32	s0, s14
 8008afc:	eef0 0a67 	vmov.f32	s1, s15
 8008b00:	f001 fa1a 	bl	8009f38 <cos>
 8008b04:	ec54 3b10 	vmov	r3, r4, d0
 8008b08:	461a      	mov	r2, r3
 8008b0a:	4623      	mov	r3, r4
 8008b0c:	4628      	mov	r0, r5
 8008b0e:	4631      	mov	r1, r6
 8008b10:	f7f7 fbbc 	bl	800028c <__adddf3>
 8008b14:	4603      	mov	r3, r0
 8008b16:	460c      	mov	r4, r1
 8008b18:	4618      	mov	r0, r3
 8008b1a:	4621      	mov	r1, r4
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	009b      	lsls	r3, r3, #2
 8008b20:	687a      	ldr	r2, [r7, #4]
 8008b22:	18d4      	adds	r4, r2, r3
 8008b24:	f7f8 f84a 	bl	8000bbc <__aeabi_d2f>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	6023      	str	r3, [r4, #0]
	for (int i=0; i<210; i++){
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	3301      	adds	r3, #1
 8008b30:	60fb      	str	r3, [r7, #12]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2bd1      	cmp	r3, #209	; 0xd1
 8008b36:	ddaa      	ble.n	8008a8e <calc_lookup+0xe>
	}
}
 8008b38:	bf00      	nop
 8008b3a:	3714      	adds	r7, #20
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b40:	126e978d 	.word	0x126e978d
 8008b44:	3ff0c083 	.word	0x3ff0c083
 8008b48:	40590000 	.word	0x40590000

08008b4c <DMAUSARTTransferComplete>:

void DMAUSARTTransferComplete(DMA_HandleTypeDef *hdma){
 8008b4c:	b480      	push	{r7}
 8008b4e:	b083      	sub	sp, #12
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
	huart3.Instance->CR3 &= ~USART_CR3_DMAT;
 8008b54:	4b06      	ldr	r3, [pc, #24]	; (8008b70 <DMAUSARTTransferComplete+0x24>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	695a      	ldr	r2, [r3, #20]
 8008b5a:	4b05      	ldr	r3, [pc, #20]	; (8008b70 <DMAUSARTTransferComplete+0x24>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b62:	615a      	str	r2, [r3, #20]
}
 8008b64:	bf00      	nop
 8008b66:	370c      	adds	r7, #12
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr
 8008b70:	200004c0 	.word	0x200004c0

08008b74 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 8008b74:	b480      	push	{r7}
 8008b76:	b083      	sub	sp, #12
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
	debug2_out_GPIO_Port->BSRR = (uint32_t)debug2_out_Pin;
 8008b7c:	4b04      	ldr	r3, [pc, #16]	; (8008b90 <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 8008b7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008b82:	619a      	str	r2, [r3, #24]
}
 8008b84:	bf00      	nop
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr
 8008b90:	40020c00 	.word	0x40020c00

08008b94 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8008b94:	b480      	push	{r7}
 8008b96:	b083      	sub	sp, #12
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
	debug2_out_GPIO_Port->BSRR = (uint32_t)debug2_out_Pin << 16U;
 8008b9c:	4b04      	ldr	r3, [pc, #16]	; (8008bb0 <HAL_ADC_ConvCpltCallback+0x1c>)
 8008b9e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8008ba2:	619a      	str	r2, [r3, #24]
}
 8008ba4:	bf00      	nop
 8008ba6:	370c      	adds	r7, #12
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr
 8008bb0:	40020c00 	.word	0x40020c00

08008bb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8008bb8:	bf00      	nop
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc0:	4770      	bx	lr
	...

08008bc4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008bca:	2300      	movs	r3, #0
 8008bcc:	607b      	str	r3, [r7, #4]
 8008bce:	4b10      	ldr	r3, [pc, #64]	; (8008c10 <HAL_MspInit+0x4c>)
 8008bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bd2:	4a0f      	ldr	r2, [pc, #60]	; (8008c10 <HAL_MspInit+0x4c>)
 8008bd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008bd8:	6453      	str	r3, [r2, #68]	; 0x44
 8008bda:	4b0d      	ldr	r3, [pc, #52]	; (8008c10 <HAL_MspInit+0x4c>)
 8008bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008be2:	607b      	str	r3, [r7, #4]
 8008be4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008be6:	2300      	movs	r3, #0
 8008be8:	603b      	str	r3, [r7, #0]
 8008bea:	4b09      	ldr	r3, [pc, #36]	; (8008c10 <HAL_MspInit+0x4c>)
 8008bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bee:	4a08      	ldr	r2, [pc, #32]	; (8008c10 <HAL_MspInit+0x4c>)
 8008bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008bf4:	6413      	str	r3, [r2, #64]	; 0x40
 8008bf6:	4b06      	ldr	r3, [pc, #24]	; (8008c10 <HAL_MspInit+0x4c>)
 8008bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008bfe:	603b      	str	r3, [r7, #0]
 8008c00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008c02:	bf00      	nop
 8008c04:	370c      	adds	r7, #12
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr
 8008c0e:	bf00      	nop
 8008c10:	40023800 	.word	0x40023800

08008c14 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b08e      	sub	sp, #56	; 0x38
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c20:	2200      	movs	r2, #0
 8008c22:	601a      	str	r2, [r3, #0]
 8008c24:	605a      	str	r2, [r3, #4]
 8008c26:	609a      	str	r2, [r3, #8]
 8008c28:	60da      	str	r2, [r3, #12]
 8008c2a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a68      	ldr	r2, [pc, #416]	; (8008dd4 <HAL_ADC_MspInit+0x1c0>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d14a      	bne.n	8008ccc <HAL_ADC_MspInit+0xb8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8008c36:	2300      	movs	r3, #0
 8008c38:	623b      	str	r3, [r7, #32]
 8008c3a:	4b67      	ldr	r3, [pc, #412]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c3e:	4a66      	ldr	r2, [pc, #408]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008c40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008c44:	6453      	str	r3, [r2, #68]	; 0x44
 8008c46:	4b64      	ldr	r3, [pc, #400]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c4e:	623b      	str	r3, [r7, #32]
 8008c50:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008c52:	2300      	movs	r3, #0
 8008c54:	61fb      	str	r3, [r7, #28]
 8008c56:	4b60      	ldr	r3, [pc, #384]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c5a:	4a5f      	ldr	r2, [pc, #380]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008c5c:	f043 0304 	orr.w	r3, r3, #4
 8008c60:	6313      	str	r3, [r2, #48]	; 0x30
 8008c62:	4b5d      	ldr	r3, [pc, #372]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c66:	f003 0304 	and.w	r3, r3, #4
 8008c6a:	61fb      	str	r3, [r7, #28]
 8008c6c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008c6e:	2300      	movs	r3, #0
 8008c70:	61bb      	str	r3, [r7, #24]
 8008c72:	4b59      	ldr	r3, [pc, #356]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c76:	4a58      	ldr	r2, [pc, #352]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008c78:	f043 0301 	orr.w	r3, r3, #1
 8008c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8008c7e:	4b56      	ldr	r3, [pc, #344]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c82:	f003 0301 	and.w	r3, r3, #1
 8008c86:	61bb      	str	r3, [r7, #24]
 8008c88:	69bb      	ldr	r3, [r7, #24]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = ASENSE_Pin|BSENSE_Pin|CSENSE_Pin;
 8008c8a:	230e      	movs	r3, #14
 8008c8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008c8e:	2303      	movs	r3, #3
 8008c90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c92:	2300      	movs	r3, #0
 8008c94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008c96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	484f      	ldr	r0, [pc, #316]	; (8008ddc <HAL_ADC_MspInit+0x1c8>)
 8008c9e:	f7f9 fd17 	bl	80026d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I_Pin|M0_SO1_Pin|M0_SO2_Pin|TEMP_Pin 
 8008ca2:	233e      	movs	r3, #62	; 0x3e
 8008ca4:	627b      	str	r3, [r7, #36]	; 0x24
                          |M0_TEMP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008ca6:	2303      	movs	r3, #3
 8008ca8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008caa:	2300      	movs	r3, #0
 8008cac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008cae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	484a      	ldr	r0, [pc, #296]	; (8008de0 <HAL_ADC_MspInit+0x1cc>)
 8008cb6:	f7f9 fd0b 	bl	80026d0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8008cba:	2200      	movs	r2, #0
 8008cbc:	2100      	movs	r1, #0
 8008cbe:	2012      	movs	r0, #18
 8008cc0:	f7f9 f8eb 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8008cc4:	2012      	movs	r0, #18
 8008cc6:	f7f9 f904 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8008cca:	e07f      	b.n	8008dcc <HAL_ADC_MspInit+0x1b8>
  else if(hadc->Instance==ADC2)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4a44      	ldr	r2, [pc, #272]	; (8008de4 <HAL_ADC_MspInit+0x1d0>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d17a      	bne.n	8008dcc <HAL_ADC_MspInit+0x1b8>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	617b      	str	r3, [r7, #20]
 8008cda:	4b3f      	ldr	r3, [pc, #252]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cde:	4a3e      	ldr	r2, [pc, #248]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008ce0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008ce4:	6453      	str	r3, [r2, #68]	; 0x44
 8008ce6:	4b3c      	ldr	r3, [pc, #240]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008cee:	617b      	str	r3, [r7, #20]
 8008cf0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	613b      	str	r3, [r7, #16]
 8008cf6:	4b38      	ldr	r3, [pc, #224]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cfa:	4a37      	ldr	r2, [pc, #220]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008cfc:	f043 0304 	orr.w	r3, r3, #4
 8008d00:	6313      	str	r3, [r2, #48]	; 0x30
 8008d02:	4b35      	ldr	r3, [pc, #212]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d06:	f003 0304 	and.w	r3, r3, #4
 8008d0a:	613b      	str	r3, [r7, #16]
 8008d0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008d0e:	2300      	movs	r3, #0
 8008d10:	60fb      	str	r3, [r7, #12]
 8008d12:	4b31      	ldr	r3, [pc, #196]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d16:	4a30      	ldr	r2, [pc, #192]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008d18:	f043 0302 	orr.w	r3, r3, #2
 8008d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8008d1e:	4b2e      	ldr	r3, [pc, #184]	; (8008dd8 <HAL_ADC_MspInit+0x1c4>)
 8008d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d22:	f003 0302 	and.w	r3, r3, #2
 8008d26:	60fb      	str	r3, [r7, #12]
 8008d28:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STRAIN0_Pin|STRAIN1_Pin;
 8008d2a:	2330      	movs	r3, #48	; 0x30
 8008d2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008d2e:	2303      	movs	r3, #3
 8008d30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d32:	2300      	movs	r3, #0
 8008d34:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008d36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008d3a:	4619      	mov	r1, r3
 8008d3c:	4827      	ldr	r0, [pc, #156]	; (8008ddc <HAL_ADC_MspInit+0x1c8>)
 8008d3e:	f7f9 fcc7 	bl	80026d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VBUS_S_Pin;
 8008d42:	2301      	movs	r3, #1
 8008d44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008d46:	2303      	movs	r3, #3
 8008d48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(VBUS_S_GPIO_Port, &GPIO_InitStruct);
 8008d4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008d52:	4619      	mov	r1, r3
 8008d54:	4824      	ldr	r0, [pc, #144]	; (8008de8 <HAL_ADC_MspInit+0x1d4>)
 8008d56:	f7f9 fcbb 	bl	80026d0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8008d5a:	4b24      	ldr	r3, [pc, #144]	; (8008dec <HAL_ADC_MspInit+0x1d8>)
 8008d5c:	4a24      	ldr	r2, [pc, #144]	; (8008df0 <HAL_ADC_MspInit+0x1dc>)
 8008d5e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8008d60:	4b22      	ldr	r3, [pc, #136]	; (8008dec <HAL_ADC_MspInit+0x1d8>)
 8008d62:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008d66:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008d68:	4b20      	ldr	r3, [pc, #128]	; (8008dec <HAL_ADC_MspInit+0x1d8>)
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8008d6e:	4b1f      	ldr	r3, [pc, #124]	; (8008dec <HAL_ADC_MspInit+0x1d8>)
 8008d70:	2200      	movs	r2, #0
 8008d72:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8008d74:	4b1d      	ldr	r3, [pc, #116]	; (8008dec <HAL_ADC_MspInit+0x1d8>)
 8008d76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008d7a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008d7c:	4b1b      	ldr	r3, [pc, #108]	; (8008dec <HAL_ADC_MspInit+0x1d8>)
 8008d7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008d82:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8008d84:	4b19      	ldr	r3, [pc, #100]	; (8008dec <HAL_ADC_MspInit+0x1d8>)
 8008d86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008d8a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8008d8c:	4b17      	ldr	r3, [pc, #92]	; (8008dec <HAL_ADC_MspInit+0x1d8>)
 8008d8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008d92:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8008d94:	4b15      	ldr	r3, [pc, #84]	; (8008dec <HAL_ADC_MspInit+0x1d8>)
 8008d96:	2200      	movs	r2, #0
 8008d98:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8008d9a:	4b14      	ldr	r3, [pc, #80]	; (8008dec <HAL_ADC_MspInit+0x1d8>)
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8008da0:	4812      	ldr	r0, [pc, #72]	; (8008dec <HAL_ADC_MspInit+0x1d8>)
 8008da2:	f7f9 f8b1 	bl	8001f08 <HAL_DMA_Init>
 8008da6:	4603      	mov	r3, r0
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d001      	beq.n	8008db0 <HAL_ADC_MspInit+0x19c>
      Error_Handler();
 8008dac:	f7ff ff02 	bl	8008bb4 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	4a0e      	ldr	r2, [pc, #56]	; (8008dec <HAL_ADC_MspInit+0x1d8>)
 8008db4:	639a      	str	r2, [r3, #56]	; 0x38
 8008db6:	4a0d      	ldr	r2, [pc, #52]	; (8008dec <HAL_ADC_MspInit+0x1d8>)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	2012      	movs	r0, #18
 8008dc2:	f7f9 f86a 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8008dc6:	2012      	movs	r0, #18
 8008dc8:	f7f9 f883 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
}
 8008dcc:	bf00      	nop
 8008dce:	3738      	adds	r7, #56	; 0x38
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}
 8008dd4:	40012000 	.word	0x40012000
 8008dd8:	40023800 	.word	0x40023800
 8008ddc:	40020800 	.word	0x40020800
 8008de0:	40020000 	.word	0x40020000
 8008de4:	40012100 	.word	0x40012100
 8008de8:	40020400 	.word	0x40020400
 8008dec:	200007dc 	.word	0x200007dc
 8008df0:	40026440 	.word	0x40026440

08008df4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b08a      	sub	sp, #40	; 0x28
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008dfc:	f107 0314 	add.w	r3, r7, #20
 8008e00:	2200      	movs	r2, #0
 8008e02:	601a      	str	r2, [r3, #0]
 8008e04:	605a      	str	r2, [r3, #4]
 8008e06:	609a      	str	r2, [r3, #8]
 8008e08:	60da      	str	r2, [r3, #12]
 8008e0a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a19      	ldr	r2, [pc, #100]	; (8008e78 <HAL_CAN_MspInit+0x84>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d12b      	bne.n	8008e6e <HAL_CAN_MspInit+0x7a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8008e16:	2300      	movs	r3, #0
 8008e18:	613b      	str	r3, [r7, #16]
 8008e1a:	4b18      	ldr	r3, [pc, #96]	; (8008e7c <HAL_CAN_MspInit+0x88>)
 8008e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e1e:	4a17      	ldr	r2, [pc, #92]	; (8008e7c <HAL_CAN_MspInit+0x88>)
 8008e20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008e24:	6413      	str	r3, [r2, #64]	; 0x40
 8008e26:	4b15      	ldr	r3, [pc, #84]	; (8008e7c <HAL_CAN_MspInit+0x88>)
 8008e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e2e:	613b      	str	r3, [r7, #16]
 8008e30:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8008e32:	2300      	movs	r3, #0
 8008e34:	60fb      	str	r3, [r7, #12]
 8008e36:	4b11      	ldr	r3, [pc, #68]	; (8008e7c <HAL_CAN_MspInit+0x88>)
 8008e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e3a:	4a10      	ldr	r2, [pc, #64]	; (8008e7c <HAL_CAN_MspInit+0x88>)
 8008e3c:	f043 0308 	orr.w	r3, r3, #8
 8008e40:	6313      	str	r3, [r2, #48]	; 0x30
 8008e42:	4b0e      	ldr	r3, [pc, #56]	; (8008e7c <HAL_CAN_MspInit+0x88>)
 8008e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e46:	f003 0308 	and.w	r3, r3, #8
 8008e4a:	60fb      	str	r3, [r7, #12]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008e4e:	2303      	movs	r3, #3
 8008e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e52:	2302      	movs	r3, #2
 8008e54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e56:	2300      	movs	r3, #0
 8008e58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008e5a:	2303      	movs	r3, #3
 8008e5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8008e5e:	2309      	movs	r3, #9
 8008e60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008e62:	f107 0314 	add.w	r3, r7, #20
 8008e66:	4619      	mov	r1, r3
 8008e68:	4805      	ldr	r0, [pc, #20]	; (8008e80 <HAL_CAN_MspInit+0x8c>)
 8008e6a:	f7f9 fc31 	bl	80026d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8008e6e:	bf00      	nop
 8008e70:	3728      	adds	r7, #40	; 0x28
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}
 8008e76:	bf00      	nop
 8008e78:	40006400 	.word	0x40006400
 8008e7c:	40023800 	.word	0x40023800
 8008e80:	40020c00 	.word	0x40020c00

08008e84 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b08c      	sub	sp, #48	; 0x30
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e8c:	f107 031c 	add.w	r3, r7, #28
 8008e90:	2200      	movs	r2, #0
 8008e92:	601a      	str	r2, [r3, #0]
 8008e94:	605a      	str	r2, [r3, #4]
 8008e96:	609a      	str	r2, [r3, #8]
 8008e98:	60da      	str	r2, [r3, #12]
 8008e9a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	4a32      	ldr	r2, [pc, #200]	; (8008f6c <HAL_I2C_MspInit+0xe8>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d12c      	bne.n	8008f00 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	61bb      	str	r3, [r7, #24]
 8008eaa:	4b31      	ldr	r3, [pc, #196]	; (8008f70 <HAL_I2C_MspInit+0xec>)
 8008eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eae:	4a30      	ldr	r2, [pc, #192]	; (8008f70 <HAL_I2C_MspInit+0xec>)
 8008eb0:	f043 0302 	orr.w	r3, r3, #2
 8008eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8008eb6:	4b2e      	ldr	r3, [pc, #184]	; (8008f70 <HAL_I2C_MspInit+0xec>)
 8008eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eba:	f003 0302 	and.w	r3, r3, #2
 8008ebe:	61bb      	str	r3, [r7, #24]
 8008ec0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008ec2:	23c0      	movs	r3, #192	; 0xc0
 8008ec4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008ec6:	2312      	movs	r3, #18
 8008ec8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008ece:	2303      	movs	r3, #3
 8008ed0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8008ed2:	2304      	movs	r3, #4
 8008ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008ed6:	f107 031c 	add.w	r3, r7, #28
 8008eda:	4619      	mov	r1, r3
 8008edc:	4825      	ldr	r0, [pc, #148]	; (8008f74 <HAL_I2C_MspInit+0xf0>)
 8008ede:	f7f9 fbf7 	bl	80026d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	617b      	str	r3, [r7, #20]
 8008ee6:	4b22      	ldr	r3, [pc, #136]	; (8008f70 <HAL_I2C_MspInit+0xec>)
 8008ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eea:	4a21      	ldr	r2, [pc, #132]	; (8008f70 <HAL_I2C_MspInit+0xec>)
 8008eec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008ef0:	6413      	str	r3, [r2, #64]	; 0x40
 8008ef2:	4b1f      	ldr	r3, [pc, #124]	; (8008f70 <HAL_I2C_MspInit+0xec>)
 8008ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ef6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008efa:	617b      	str	r3, [r7, #20]
 8008efc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8008efe:	e031      	b.n	8008f64 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4a1c      	ldr	r2, [pc, #112]	; (8008f78 <HAL_I2C_MspInit+0xf4>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d12c      	bne.n	8008f64 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	613b      	str	r3, [r7, #16]
 8008f0e:	4b18      	ldr	r3, [pc, #96]	; (8008f70 <HAL_I2C_MspInit+0xec>)
 8008f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f12:	4a17      	ldr	r2, [pc, #92]	; (8008f70 <HAL_I2C_MspInit+0xec>)
 8008f14:	f043 0302 	orr.w	r3, r3, #2
 8008f18:	6313      	str	r3, [r2, #48]	; 0x30
 8008f1a:	4b15      	ldr	r3, [pc, #84]	; (8008f70 <HAL_I2C_MspInit+0xec>)
 8008f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f1e:	f003 0302 	and.w	r3, r3, #2
 8008f22:	613b      	str	r3, [r7, #16]
 8008f24:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8008f26:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008f2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008f2c:	2312      	movs	r3, #18
 8008f2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008f30:	2301      	movs	r3, #1
 8008f32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008f34:	2303      	movs	r3, #3
 8008f36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8008f38:	2304      	movs	r3, #4
 8008f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008f3c:	f107 031c 	add.w	r3, r7, #28
 8008f40:	4619      	mov	r1, r3
 8008f42:	480c      	ldr	r0, [pc, #48]	; (8008f74 <HAL_I2C_MspInit+0xf0>)
 8008f44:	f7f9 fbc4 	bl	80026d0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8008f48:	2300      	movs	r3, #0
 8008f4a:	60fb      	str	r3, [r7, #12]
 8008f4c:	4b08      	ldr	r3, [pc, #32]	; (8008f70 <HAL_I2C_MspInit+0xec>)
 8008f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f50:	4a07      	ldr	r2, [pc, #28]	; (8008f70 <HAL_I2C_MspInit+0xec>)
 8008f52:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008f56:	6413      	str	r3, [r2, #64]	; 0x40
 8008f58:	4b05      	ldr	r3, [pc, #20]	; (8008f70 <HAL_I2C_MspInit+0xec>)
 8008f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f60:	60fb      	str	r3, [r7, #12]
 8008f62:	68fb      	ldr	r3, [r7, #12]
}
 8008f64:	bf00      	nop
 8008f66:	3730      	adds	r7, #48	; 0x30
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}
 8008f6c:	40005400 	.word	0x40005400
 8008f70:	40023800 	.word	0x40023800
 8008f74:	40020400 	.word	0x40020400
 8008f78:	40005800 	.word	0x40005800

08008f7c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b08a      	sub	sp, #40	; 0x28
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008f84:	f107 0314 	add.w	r3, r7, #20
 8008f88:	2200      	movs	r2, #0
 8008f8a:	601a      	str	r2, [r3, #0]
 8008f8c:	605a      	str	r2, [r3, #4]
 8008f8e:	609a      	str	r2, [r3, #8]
 8008f90:	60da      	str	r2, [r3, #12]
 8008f92:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4a1d      	ldr	r2, [pc, #116]	; (8009010 <HAL_SPI_MspInit+0x94>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d134      	bne.n	8009008 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	613b      	str	r3, [r7, #16]
 8008fa2:	4b1c      	ldr	r3, [pc, #112]	; (8009014 <HAL_SPI_MspInit+0x98>)
 8008fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fa6:	4a1b      	ldr	r2, [pc, #108]	; (8009014 <HAL_SPI_MspInit+0x98>)
 8008fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008fac:	6413      	str	r3, [r2, #64]	; 0x40
 8008fae:	4b19      	ldr	r3, [pc, #100]	; (8009014 <HAL_SPI_MspInit+0x98>)
 8008fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008fb6:	613b      	str	r3, [r7, #16]
 8008fb8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008fba:	2300      	movs	r3, #0
 8008fbc:	60fb      	str	r3, [r7, #12]
 8008fbe:	4b15      	ldr	r3, [pc, #84]	; (8009014 <HAL_SPI_MspInit+0x98>)
 8008fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fc2:	4a14      	ldr	r2, [pc, #80]	; (8009014 <HAL_SPI_MspInit+0x98>)
 8008fc4:	f043 0302 	orr.w	r3, r3, #2
 8008fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8008fca:	4b12      	ldr	r3, [pc, #72]	; (8009014 <HAL_SPI_MspInit+0x98>)
 8008fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fce:	f003 0302 	and.w	r3, r3, #2
 8008fd2:	60fb      	str	r3, [r7, #12]
 8008fd4:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8008fd6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8008fda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008fdc:	2302      	movs	r3, #2
 8008fde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008fe4:	2303      	movs	r3, #3
 8008fe6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8008fe8:	2305      	movs	r3, #5
 8008fea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008fec:	f107 0314 	add.w	r3, r7, #20
 8008ff0:	4619      	mov	r1, r3
 8008ff2:	4809      	ldr	r0, [pc, #36]	; (8009018 <HAL_SPI_MspInit+0x9c>)
 8008ff4:	f7f9 fb6c 	bl	80026d0 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	2100      	movs	r1, #0
 8008ffc:	2024      	movs	r0, #36	; 0x24
 8008ffe:	f7f8 ff4c 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8009002:	2024      	movs	r0, #36	; 0x24
 8009004:	f7f8 ff65 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8009008:	bf00      	nop
 800900a:	3728      	adds	r7, #40	; 0x28
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}
 8009010:	40003800 	.word	0x40003800
 8009014:	40023800 	.word	0x40023800
 8009018:	40020400 	.word	0x40020400

0800901c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b08e      	sub	sp, #56	; 0x38
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009024:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009028:	2200      	movs	r2, #0
 800902a:	601a      	str	r2, [r3, #0]
 800902c:	605a      	str	r2, [r3, #4]
 800902e:	609a      	str	r2, [r3, #8]
 8009030:	60da      	str	r2, [r3, #12]
 8009032:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4a5d      	ldr	r2, [pc, #372]	; (80091b0 <HAL_TIM_Base_MspInit+0x194>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d12e      	bne.n	800909c <HAL_TIM_Base_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800903e:	2300      	movs	r3, #0
 8009040:	623b      	str	r3, [r7, #32]
 8009042:	4b5c      	ldr	r3, [pc, #368]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 8009044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009046:	4a5b      	ldr	r2, [pc, #364]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 8009048:	f043 0301 	orr.w	r3, r3, #1
 800904c:	6453      	str	r3, [r2, #68]	; 0x44
 800904e:	4b59      	ldr	r3, [pc, #356]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 8009050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009052:	f003 0301 	and.w	r3, r3, #1
 8009056:	623b      	str	r3, [r7, #32]
 8009058:	6a3b      	ldr	r3, [r7, #32]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800905a:	2200      	movs	r2, #0
 800905c:	2100      	movs	r1, #0
 800905e:	2018      	movs	r0, #24
 8009060:	f7f8 ff1b 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8009064:	2018      	movs	r0, #24
 8009066:	f7f8 ff34 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800906a:	2200      	movs	r2, #0
 800906c:	2100      	movs	r1, #0
 800906e:	2019      	movs	r0, #25
 8009070:	f7f8 ff13 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8009074:	2019      	movs	r0, #25
 8009076:	f7f8 ff2c 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800907a:	2200      	movs	r2, #0
 800907c:	2100      	movs	r1, #0
 800907e:	201a      	movs	r0, #26
 8009080:	f7f8 ff0b 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8009084:	201a      	movs	r0, #26
 8009086:	f7f8 ff24 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800908a:	2200      	movs	r2, #0
 800908c:	2100      	movs	r1, #0
 800908e:	201b      	movs	r0, #27
 8009090:	f7f8 ff03 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8009094:	201b      	movs	r0, #27
 8009096:	f7f8 ff1c 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800909a:	e084      	b.n	80091a6 <HAL_TIM_Base_MspInit+0x18a>
  else if(htim_base->Instance==TIM2)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090a4:	d10e      	bne.n	80090c4 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80090a6:	2300      	movs	r3, #0
 80090a8:	61fb      	str	r3, [r7, #28]
 80090aa:	4b42      	ldr	r3, [pc, #264]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 80090ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090ae:	4a41      	ldr	r2, [pc, #260]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 80090b0:	f043 0301 	orr.w	r3, r3, #1
 80090b4:	6413      	str	r3, [r2, #64]	; 0x40
 80090b6:	4b3f      	ldr	r3, [pc, #252]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 80090b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090ba:	f003 0301 	and.w	r3, r3, #1
 80090be:	61fb      	str	r3, [r7, #28]
 80090c0:	69fb      	ldr	r3, [r7, #28]
}
 80090c2:	e070      	b.n	80091a6 <HAL_TIM_Base_MspInit+0x18a>
  else if(htim_base->Instance==TIM9)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a3b      	ldr	r2, [pc, #236]	; (80091b8 <HAL_TIM_Base_MspInit+0x19c>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d116      	bne.n	80090fc <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80090ce:	2300      	movs	r3, #0
 80090d0:	61bb      	str	r3, [r7, #24]
 80090d2:	4b38      	ldr	r3, [pc, #224]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 80090d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090d6:	4a37      	ldr	r2, [pc, #220]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 80090d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090dc:	6453      	str	r3, [r2, #68]	; 0x44
 80090de:	4b35      	ldr	r3, [pc, #212]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 80090e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80090e6:	61bb      	str	r3, [r7, #24]
 80090e8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80090ea:	2200      	movs	r2, #0
 80090ec:	2100      	movs	r1, #0
 80090ee:	2018      	movs	r0, #24
 80090f0:	f7f8 fed3 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80090f4:	2018      	movs	r0, #24
 80090f6:	f7f8 feec 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
}
 80090fa:	e054      	b.n	80091a6 <HAL_TIM_Base_MspInit+0x18a>
  else if(htim_base->Instance==TIM12)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	4a2e      	ldr	r2, [pc, #184]	; (80091bc <HAL_TIM_Base_MspInit+0x1a0>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d116      	bne.n	8009134 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8009106:	2300      	movs	r3, #0
 8009108:	617b      	str	r3, [r7, #20]
 800910a:	4b2a      	ldr	r3, [pc, #168]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 800910c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800910e:	4a29      	ldr	r2, [pc, #164]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 8009110:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009114:	6413      	str	r3, [r2, #64]	; 0x40
 8009116:	4b27      	ldr	r3, [pc, #156]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 8009118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800911a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800911e:	617b      	str	r3, [r7, #20]
 8009120:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8009122:	2200      	movs	r2, #0
 8009124:	2100      	movs	r1, #0
 8009126:	202b      	movs	r0, #43	; 0x2b
 8009128:	f7f8 feb7 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800912c:	202b      	movs	r0, #43	; 0x2b
 800912e:	f7f8 fed0 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
}
 8009132:	e038      	b.n	80091a6 <HAL_TIM_Base_MspInit+0x18a>
  else if(htim_base->Instance==TIM13)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4a21      	ldr	r2, [pc, #132]	; (80091c0 <HAL_TIM_Base_MspInit+0x1a4>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d133      	bne.n	80091a6 <HAL_TIM_Base_MspInit+0x18a>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800913e:	2300      	movs	r3, #0
 8009140:	613b      	str	r3, [r7, #16]
 8009142:	4b1c      	ldr	r3, [pc, #112]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 8009144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009146:	4a1b      	ldr	r2, [pc, #108]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 8009148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800914c:	6413      	str	r3, [r2, #64]	; 0x40
 800914e:	4b19      	ldr	r3, [pc, #100]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 8009150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009152:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009156:	613b      	str	r3, [r7, #16]
 8009158:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800915a:	2300      	movs	r3, #0
 800915c:	60fb      	str	r3, [r7, #12]
 800915e:	4b15      	ldr	r3, [pc, #84]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 8009160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009162:	4a14      	ldr	r2, [pc, #80]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 8009164:	f043 0301 	orr.w	r3, r3, #1
 8009168:	6313      	str	r3, [r2, #48]	; 0x30
 800916a:	4b12      	ldr	r3, [pc, #72]	; (80091b4 <HAL_TIM_Base_MspInit+0x198>)
 800916c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800916e:	f003 0301 	and.w	r3, r3, #1
 8009172:	60fb      	str	r3, [r7, #12]
 8009174:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8009176:	2340      	movs	r3, #64	; 0x40
 8009178:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800917a:	2302      	movs	r3, #2
 800917c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800917e:	2300      	movs	r3, #0
 8009180:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009182:	2300      	movs	r3, #0
 8009184:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8009186:	2309      	movs	r3, #9
 8009188:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800918a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800918e:	4619      	mov	r1, r3
 8009190:	480c      	ldr	r0, [pc, #48]	; (80091c4 <HAL_TIM_Base_MspInit+0x1a8>)
 8009192:	f7f9 fa9d 	bl	80026d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8009196:	2200      	movs	r2, #0
 8009198:	2100      	movs	r1, #0
 800919a:	202c      	movs	r0, #44	; 0x2c
 800919c:	f7f8 fe7d 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80091a0:	202c      	movs	r0, #44	; 0x2c
 80091a2:	f7f8 fe96 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
}
 80091a6:	bf00      	nop
 80091a8:	3738      	adds	r7, #56	; 0x38
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	40010000 	.word	0x40010000
 80091b4:	40023800 	.word	0x40023800
 80091b8:	40014000 	.word	0x40014000
 80091bc:	40001800 	.word	0x40001800
 80091c0:	40001c00 	.word	0x40001c00
 80091c4:	40020000 	.word	0x40020000

080091c8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b08a      	sub	sp, #40	; 0x28
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80091d0:	f107 0314 	add.w	r3, r7, #20
 80091d4:	2200      	movs	r2, #0
 80091d6:	601a      	str	r2, [r3, #0]
 80091d8:	605a      	str	r2, [r3, #4]
 80091da:	609a      	str	r2, [r3, #8]
 80091dc:	60da      	str	r2, [r3, #12]
 80091de:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	4a29      	ldr	r2, [pc, #164]	; (800928c <HAL_TIM_Encoder_MspInit+0xc4>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d14b      	bne.n	8009282 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80091ea:	2300      	movs	r3, #0
 80091ec:	613b      	str	r3, [r7, #16]
 80091ee:	4b28      	ldr	r3, [pc, #160]	; (8009290 <HAL_TIM_Encoder_MspInit+0xc8>)
 80091f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091f2:	4a27      	ldr	r2, [pc, #156]	; (8009290 <HAL_TIM_Encoder_MspInit+0xc8>)
 80091f4:	f043 0302 	orr.w	r3, r3, #2
 80091f8:	6453      	str	r3, [r2, #68]	; 0x44
 80091fa:	4b25      	ldr	r3, [pc, #148]	; (8009290 <HAL_TIM_Encoder_MspInit+0xc8>)
 80091fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091fe:	f003 0302 	and.w	r3, r3, #2
 8009202:	613b      	str	r3, [r7, #16]
 8009204:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009206:	2300      	movs	r3, #0
 8009208:	60fb      	str	r3, [r7, #12]
 800920a:	4b21      	ldr	r3, [pc, #132]	; (8009290 <HAL_TIM_Encoder_MspInit+0xc8>)
 800920c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800920e:	4a20      	ldr	r2, [pc, #128]	; (8009290 <HAL_TIM_Encoder_MspInit+0xc8>)
 8009210:	f043 0304 	orr.w	r3, r3, #4
 8009214:	6313      	str	r3, [r2, #48]	; 0x30
 8009216:	4b1e      	ldr	r3, [pc, #120]	; (8009290 <HAL_TIM_Encoder_MspInit+0xc8>)
 8009218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800921a:	f003 0304 	and.w	r3, r3, #4
 800921e:	60fb      	str	r3, [r7, #12]
 8009220:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration    
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8009222:	23c0      	movs	r3, #192	; 0xc0
 8009224:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009226:	2302      	movs	r3, #2
 8009228:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800922a:	2300      	movs	r3, #0
 800922c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800922e:	2300      	movs	r3, #0
 8009230:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8009232:	2303      	movs	r3, #3
 8009234:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009236:	f107 0314 	add.w	r3, r7, #20
 800923a:	4619      	mov	r1, r3
 800923c:	4815      	ldr	r0, [pc, #84]	; (8009294 <HAL_TIM_Encoder_MspInit+0xcc>)
 800923e:	f7f9 fa47 	bl	80026d0 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8009242:	2200      	movs	r2, #0
 8009244:	2100      	movs	r1, #0
 8009246:	202b      	movs	r0, #43	; 0x2b
 8009248:	f7f8 fe27 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800924c:	202b      	movs	r0, #43	; 0x2b
 800924e:	f7f8 fe40 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8009252:	2200      	movs	r2, #0
 8009254:	2100      	movs	r1, #0
 8009256:	202c      	movs	r0, #44	; 0x2c
 8009258:	f7f8 fe1f 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800925c:	202c      	movs	r0, #44	; 0x2c
 800925e:	f7f8 fe38 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8009262:	2200      	movs	r2, #0
 8009264:	2100      	movs	r1, #0
 8009266:	202d      	movs	r0, #45	; 0x2d
 8009268:	f7f8 fe17 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800926c:	202d      	movs	r0, #45	; 0x2d
 800926e:	f7f8 fe30 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8009272:	2200      	movs	r2, #0
 8009274:	2100      	movs	r1, #0
 8009276:	202e      	movs	r0, #46	; 0x2e
 8009278:	f7f8 fe0f 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800927c:	202e      	movs	r0, #46	; 0x2e
 800927e:	f7f8 fe28 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8009282:	bf00      	nop
 8009284:	3728      	adds	r7, #40	; 0x28
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	40010400 	.word	0x40010400
 8009290:	40023800 	.word	0x40023800
 8009294:	40020800 	.word	0x40020800

08009298 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b08a      	sub	sp, #40	; 0x28
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80092a0:	f107 0314 	add.w	r3, r7, #20
 80092a4:	2200      	movs	r2, #0
 80092a6:	601a      	str	r2, [r3, #0]
 80092a8:	605a      	str	r2, [r3, #4]
 80092aa:	609a      	str	r2, [r3, #8]
 80092ac:	60da      	str	r2, [r3, #12]
 80092ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4a24      	ldr	r2, [pc, #144]	; (8009348 <HAL_TIM_MspPostInit+0xb0>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d11f      	bne.n	80092fa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80092ba:	2300      	movs	r3, #0
 80092bc:	613b      	str	r3, [r7, #16]
 80092be:	4b23      	ldr	r3, [pc, #140]	; (800934c <HAL_TIM_MspPostInit+0xb4>)
 80092c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092c2:	4a22      	ldr	r2, [pc, #136]	; (800934c <HAL_TIM_MspPostInit+0xb4>)
 80092c4:	f043 0310 	orr.w	r3, r3, #16
 80092c8:	6313      	str	r3, [r2, #48]	; 0x30
 80092ca:	4b20      	ldr	r3, [pc, #128]	; (800934c <HAL_TIM_MspPostInit+0xb4>)
 80092cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092ce:	f003 0310 	and.w	r3, r3, #16
 80092d2:	613b      	str	r3, [r7, #16]
 80092d4:	693b      	ldr	r3, [r7, #16]
    PE10     ------> TIM1_CH2N
    PE11     ------> TIM1_CH2
    PE12     ------> TIM1_CH3N
    PE13     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 80092d6:	f44f 537c 	mov.w	r3, #16128	; 0x3f00
 80092da:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80092dc:	2302      	movs	r3, #2
 80092de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092e0:	2300      	movs	r3, #0
 80092e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80092e4:	2300      	movs	r3, #0
 80092e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80092e8:	2301      	movs	r3, #1
 80092ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80092ec:	f107 0314 	add.w	r3, r7, #20
 80092f0:	4619      	mov	r1, r3
 80092f2:	4817      	ldr	r0, [pc, #92]	; (8009350 <HAL_TIM_MspPostInit+0xb8>)
 80092f4:	f7f9 f9ec 	bl	80026d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80092f8:	e022      	b.n	8009340 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM9)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a15      	ldr	r2, [pc, #84]	; (8009354 <HAL_TIM_MspPostInit+0xbc>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d11d      	bne.n	8009340 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8009304:	2300      	movs	r3, #0
 8009306:	60fb      	str	r3, [r7, #12]
 8009308:	4b10      	ldr	r3, [pc, #64]	; (800934c <HAL_TIM_MspPostInit+0xb4>)
 800930a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800930c:	4a0f      	ldr	r2, [pc, #60]	; (800934c <HAL_TIM_MspPostInit+0xb4>)
 800930e:	f043 0310 	orr.w	r3, r3, #16
 8009312:	6313      	str	r3, [r2, #48]	; 0x30
 8009314:	4b0d      	ldr	r3, [pc, #52]	; (800934c <HAL_TIM_MspPostInit+0xb4>)
 8009316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009318:	f003 0310 	and.w	r3, r3, #16
 800931c:	60fb      	str	r3, [r7, #12]
 800931e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8009320:	2360      	movs	r3, #96	; 0x60
 8009322:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009324:	2302      	movs	r3, #2
 8009326:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009328:	2300      	movs	r3, #0
 800932a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800932c:	2300      	movs	r3, #0
 800932e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8009330:	2303      	movs	r3, #3
 8009332:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009334:	f107 0314 	add.w	r3, r7, #20
 8009338:	4619      	mov	r1, r3
 800933a:	4805      	ldr	r0, [pc, #20]	; (8009350 <HAL_TIM_MspPostInit+0xb8>)
 800933c:	f7f9 f9c8 	bl	80026d0 <HAL_GPIO_Init>
}
 8009340:	bf00      	nop
 8009342:	3728      	adds	r7, #40	; 0x28
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}
 8009348:	40010000 	.word	0x40010000
 800934c:	40023800 	.word	0x40023800
 8009350:	40021000 	.word	0x40021000
 8009354:	40014000 	.word	0x40014000

08009358 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b08a      	sub	sp, #40	; 0x28
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009360:	f107 0314 	add.w	r3, r7, #20
 8009364:	2200      	movs	r2, #0
 8009366:	601a      	str	r2, [r3, #0]
 8009368:	605a      	str	r2, [r3, #4]
 800936a:	609a      	str	r2, [r3, #8]
 800936c:	60da      	str	r2, [r3, #12]
 800936e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	4a34      	ldr	r2, [pc, #208]	; (8009448 <HAL_UART_MspInit+0xf0>)
 8009376:	4293      	cmp	r3, r2
 8009378:	d162      	bne.n	8009440 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800937a:	2300      	movs	r3, #0
 800937c:	613b      	str	r3, [r7, #16]
 800937e:	4b33      	ldr	r3, [pc, #204]	; (800944c <HAL_UART_MspInit+0xf4>)
 8009380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009382:	4a32      	ldr	r2, [pc, #200]	; (800944c <HAL_UART_MspInit+0xf4>)
 8009384:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009388:	6413      	str	r3, [r2, #64]	; 0x40
 800938a:	4b30      	ldr	r3, [pc, #192]	; (800944c <HAL_UART_MspInit+0xf4>)
 800938c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800938e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009392:	613b      	str	r3, [r7, #16]
 8009394:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009396:	2300      	movs	r3, #0
 8009398:	60fb      	str	r3, [r7, #12]
 800939a:	4b2c      	ldr	r3, [pc, #176]	; (800944c <HAL_UART_MspInit+0xf4>)
 800939c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800939e:	4a2b      	ldr	r2, [pc, #172]	; (800944c <HAL_UART_MspInit+0xf4>)
 80093a0:	f043 0308 	orr.w	r3, r3, #8
 80093a4:	6313      	str	r3, [r2, #48]	; 0x30
 80093a6:	4b29      	ldr	r3, [pc, #164]	; (800944c <HAL_UART_MspInit+0xf4>)
 80093a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093aa:	f003 0308 	and.w	r3, r3, #8
 80093ae:	60fb      	str	r3, [r7, #12]
 80093b0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80093b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80093b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093b8:	2302      	movs	r3, #2
 80093ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80093bc:	2301      	movs	r3, #1
 80093be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80093c0:	2303      	movs	r3, #3
 80093c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80093c4:	2307      	movs	r3, #7
 80093c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80093c8:	f107 0314 	add.w	r3, r7, #20
 80093cc:	4619      	mov	r1, r3
 80093ce:	4820      	ldr	r0, [pc, #128]	; (8009450 <HAL_UART_MspInit+0xf8>)
 80093d0:	f7f9 f97e 	bl	80026d0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80093d4:	4b1f      	ldr	r3, [pc, #124]	; (8009454 <HAL_UART_MspInit+0xfc>)
 80093d6:	4a20      	ldr	r2, [pc, #128]	; (8009458 <HAL_UART_MspInit+0x100>)
 80093d8:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80093da:	4b1e      	ldr	r3, [pc, #120]	; (8009454 <HAL_UART_MspInit+0xfc>)
 80093dc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80093e0:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80093e2:	4b1c      	ldr	r3, [pc, #112]	; (8009454 <HAL_UART_MspInit+0xfc>)
 80093e4:	2240      	movs	r2, #64	; 0x40
 80093e6:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80093e8:	4b1a      	ldr	r3, [pc, #104]	; (8009454 <HAL_UART_MspInit+0xfc>)
 80093ea:	2200      	movs	r2, #0
 80093ec:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80093ee:	4b19      	ldr	r3, [pc, #100]	; (8009454 <HAL_UART_MspInit+0xfc>)
 80093f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80093f4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80093f6:	4b17      	ldr	r3, [pc, #92]	; (8009454 <HAL_UART_MspInit+0xfc>)
 80093f8:	2200      	movs	r2, #0
 80093fa:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80093fc:	4b15      	ldr	r3, [pc, #84]	; (8009454 <HAL_UART_MspInit+0xfc>)
 80093fe:	2200      	movs	r2, #0
 8009400:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8009402:	4b14      	ldr	r3, [pc, #80]	; (8009454 <HAL_UART_MspInit+0xfc>)
 8009404:	2200      	movs	r2, #0
 8009406:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8009408:	4b12      	ldr	r3, [pc, #72]	; (8009454 <HAL_UART_MspInit+0xfc>)
 800940a:	2200      	movs	r2, #0
 800940c:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800940e:	4b11      	ldr	r3, [pc, #68]	; (8009454 <HAL_UART_MspInit+0xfc>)
 8009410:	2200      	movs	r2, #0
 8009412:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8009414:	480f      	ldr	r0, [pc, #60]	; (8009454 <HAL_UART_MspInit+0xfc>)
 8009416:	f7f8 fd77 	bl	8001f08 <HAL_DMA_Init>
 800941a:	4603      	mov	r3, r0
 800941c:	2b00      	cmp	r3, #0
 800941e:	d001      	beq.n	8009424 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8009420:	f7ff fbc8 	bl	8008bb4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	4a0b      	ldr	r2, [pc, #44]	; (8009454 <HAL_UART_MspInit+0xfc>)
 8009428:	631a      	str	r2, [r3, #48]	; 0x30
 800942a:	4a0a      	ldr	r2, [pc, #40]	; (8009454 <HAL_UART_MspInit+0xfc>)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8009430:	2200      	movs	r2, #0
 8009432:	2100      	movs	r1, #0
 8009434:	2027      	movs	r0, #39	; 0x27
 8009436:	f7f8 fd30 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800943a:	2027      	movs	r0, #39	; 0x27
 800943c:	f7f8 fd49 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8009440:	bf00      	nop
 8009442:	3728      	adds	r7, #40	; 0x28
 8009444:	46bd      	mov	sp, r7
 8009446:	bd80      	pop	{r7, pc}
 8009448:	40004800 	.word	0x40004800
 800944c:	40023800 	.word	0x40023800
 8009450:	40020c00 	.word	0x40020c00
 8009454:	200005f4 	.word	0x200005f4
 8009458:	40026058 	.word	0x40026058

0800945c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800945c:	b480      	push	{r7}
 800945e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8009460:	bf00      	nop
 8009462:	46bd      	mov	sp, r7
 8009464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009468:	4770      	bx	lr

0800946a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800946a:	b480      	push	{r7}
 800946c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800946e:	e7fe      	b.n	800946e <HardFault_Handler+0x4>

08009470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009470:	b480      	push	{r7}
 8009472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009474:	e7fe      	b.n	8009474 <MemManage_Handler+0x4>

08009476 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009476:	b480      	push	{r7}
 8009478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800947a:	e7fe      	b.n	800947a <BusFault_Handler+0x4>

0800947c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800947c:	b480      	push	{r7}
 800947e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009480:	e7fe      	b.n	8009480 <UsageFault_Handler+0x4>

08009482 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009482:	b480      	push	{r7}
 8009484:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009486:	bf00      	nop
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr

08009490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009490:	b480      	push	{r7}
 8009492:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009494:	bf00      	nop
 8009496:	46bd      	mov	sp, r7
 8009498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949c:	4770      	bx	lr

0800949e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800949e:	b480      	push	{r7}
 80094a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80094a2:	bf00      	nop
 80094a4:	46bd      	mov	sp, r7
 80094a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094aa:	4770      	bx	lr

080094ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80094b0:	f7f7 fda6 	bl	8001000 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80094b4:	bf00      	nop
 80094b6:	bd80      	pop	{r7, pc}

080094b8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80094bc:	4802      	ldr	r0, [pc, #8]	; (80094c8 <DMA1_Stream3_IRQHandler+0x10>)
 80094be:	f7f8 fe4b 	bl	8002158 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80094c2:	bf00      	nop
 80094c4:	bd80      	pop	{r7, pc}
 80094c6:	bf00      	nop
 80094c8:	200005f4 	.word	0x200005f4

080094cc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80094d0:	4803      	ldr	r0, [pc, #12]	; (80094e0 <ADC_IRQHandler+0x14>)
 80094d2:	f7f7 fe1a 	bl	800110a <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80094d6:	4803      	ldr	r0, [pc, #12]	; (80094e4 <ADC_IRQHandler+0x18>)
 80094d8:	f7f7 fe17 	bl	800110a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80094dc:	bf00      	nop
 80094de:	bd80      	pop	{r7, pc}
 80094e0:	20000654 	.word	0x20000654
 80094e4:	20000500 	.word	0x20000500

080094e8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80094ec:	f44f 7080 	mov.w	r0, #256	; 0x100
 80094f0:	f7f9 fabc 	bl	8002a6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80094f4:	bf00      	nop
 80094f6:	bd80      	pop	{r7, pc}

080094f8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80094fc:	4803      	ldr	r0, [pc, #12]	; (800950c <TIM1_BRK_TIM9_IRQHandler+0x14>)
 80094fe:	f7fb ff5b 	bl	80053b8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8009502:	4803      	ldr	r0, [pc, #12]	; (8009510 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8009504:	f7fb ff58 	bl	80053b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8009508:	bf00      	nop
 800950a:	bd80      	pop	{r7, pc}
 800950c:	200006e0 	.word	0x200006e0
 8009510:	20000720 	.word	0x20000720

08009514 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8009518:	4802      	ldr	r0, [pc, #8]	; (8009524 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800951a:	f7fb ff4d 	bl	80053b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800951e:	bf00      	nop
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	200006e0 	.word	0x200006e0

08009528 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800952c:	4802      	ldr	r0, [pc, #8]	; (8009538 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800952e:	f7fb ff43 	bl	80053b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8009532:	bf00      	nop
 8009534:	bd80      	pop	{r7, pc}
 8009536:	bf00      	nop
 8009538:	200006e0 	.word	0x200006e0

0800953c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8009540:	4802      	ldr	r0, [pc, #8]	; (800954c <TIM1_CC_IRQHandler+0x10>)
 8009542:	f7fb ff39 	bl	80053b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8009546:	bf00      	nop
 8009548:	bd80      	pop	{r7, pc}
 800954a:	bf00      	nop
 800954c:	200006e0 	.word	0x200006e0

08009550 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8009554:	4802      	ldr	r0, [pc, #8]	; (8009560 <SPI2_IRQHandler+0x10>)
 8009556:	f7fb facf 	bl	8004af8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800955a:	bf00      	nop
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	200000e0 	.word	0x200000e0

08009564 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8009568:	4802      	ldr	r0, [pc, #8]	; (8009574 <USART3_IRQHandler+0x10>)
 800956a:	f7fd f8dd 	bl	8006728 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800956e:	bf00      	nop
 8009570:	bd80      	pop	{r7, pc}
 8009572:	bf00      	nop
 8009574:	200004c0 	.word	0x200004c0

08009578 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800957c:	4803      	ldr	r0, [pc, #12]	; (800958c <TIM8_BRK_TIM12_IRQHandler+0x14>)
 800957e:	f7fb ff1b 	bl	80053b8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8009582:	4803      	ldr	r0, [pc, #12]	; (8009590 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8009584:	f7fb ff18 	bl	80053b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8009588:	bf00      	nop
 800958a:	bd80      	pop	{r7, pc}
 800958c:	20000480 	.word	0x20000480
 8009590:	20000864 	.word	0x20000864

08009594 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8009598:	4803      	ldr	r0, [pc, #12]	; (80095a8 <TIM8_UP_TIM13_IRQHandler+0x14>)
 800959a:	f7fb ff0d 	bl	80053b8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 800959e:	4803      	ldr	r0, [pc, #12]	; (80095ac <TIM8_UP_TIM13_IRQHandler+0x18>)
 80095a0:	f7fb ff0a 	bl	80053b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80095a4:	bf00      	nop
 80095a6:	bd80      	pop	{r7, pc}
 80095a8:	20000480 	.word	0x20000480
 80095ac:	2000069c 	.word	0x2000069c

080095b0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80095b4:	4802      	ldr	r0, [pc, #8]	; (80095c0 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80095b6:	f7fb feff 	bl	80053b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80095ba:	bf00      	nop
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop
 80095c0:	20000480 	.word	0x20000480

080095c4 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80095c8:	4802      	ldr	r0, [pc, #8]	; (80095d4 <TIM8_CC_IRQHandler+0x10>)
 80095ca:	f7fb fef5 	bl	80053b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 80095ce:	bf00      	nop
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	20000480 	.word	0x20000480

080095d8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80095dc:	4802      	ldr	r0, [pc, #8]	; (80095e8 <DMA2_Stream2_IRQHandler+0x10>)
 80095de:	f7f8 fdbb 	bl	8002158 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80095e2:	bf00      	nop
 80095e4:	bd80      	pop	{r7, pc}
 80095e6:	bf00      	nop
 80095e8:	200007dc 	.word	0x200007dc

080095ec <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b084      	sub	sp, #16
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80095f4:	4b11      	ldr	r3, [pc, #68]	; (800963c <_sbrk+0x50>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d102      	bne.n	8009602 <_sbrk+0x16>
		heap_end = &end;
 80095fc:	4b0f      	ldr	r3, [pc, #60]	; (800963c <_sbrk+0x50>)
 80095fe:	4a10      	ldr	r2, [pc, #64]	; (8009640 <_sbrk+0x54>)
 8009600:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8009602:	4b0e      	ldr	r3, [pc, #56]	; (800963c <_sbrk+0x50>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8009608:	4b0c      	ldr	r3, [pc, #48]	; (800963c <_sbrk+0x50>)
 800960a:	681a      	ldr	r2, [r3, #0]
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	4413      	add	r3, r2
 8009610:	466a      	mov	r2, sp
 8009612:	4293      	cmp	r3, r2
 8009614:	d907      	bls.n	8009626 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8009616:	f000 f855 	bl	80096c4 <__errno>
 800961a:	4602      	mov	r2, r0
 800961c:	230c      	movs	r3, #12
 800961e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8009620:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009624:	e006      	b.n	8009634 <_sbrk+0x48>
	}

	heap_end += incr;
 8009626:	4b05      	ldr	r3, [pc, #20]	; (800963c <_sbrk+0x50>)
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	4413      	add	r3, r2
 800962e:	4a03      	ldr	r2, [pc, #12]	; (800963c <_sbrk+0x50>)
 8009630:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8009632:	68fb      	ldr	r3, [r7, #12]
}
 8009634:	4618      	mov	r0, r3
 8009636:	3710      	adds	r7, #16
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}
 800963c:	200000d0 	.word	0x200000d0
 8009640:	200008a8 	.word	0x200008a8

08009644 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009644:	b480      	push	{r7}
 8009646:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009648:	4b08      	ldr	r3, [pc, #32]	; (800966c <SystemInit+0x28>)
 800964a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800964e:	4a07      	ldr	r2, [pc, #28]	; (800966c <SystemInit+0x28>)
 8009650:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009654:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009658:	4b04      	ldr	r3, [pc, #16]	; (800966c <SystemInit+0x28>)
 800965a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800965e:	609a      	str	r2, [r3, #8]
#endif
}
 8009660:	bf00      	nop
 8009662:	46bd      	mov	sp, r7
 8009664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009668:	4770      	bx	lr
 800966a:	bf00      	nop
 800966c:	e000ed00 	.word	0xe000ed00

08009670 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8009670:	f8df d034 	ldr.w	sp, [pc, #52]	; 80096a8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009674:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009676:	e003      	b.n	8009680 <LoopCopyDataInit>

08009678 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009678:	4b0c      	ldr	r3, [pc, #48]	; (80096ac <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800967a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800967c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800967e:	3104      	adds	r1, #4

08009680 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009680:	480b      	ldr	r0, [pc, #44]	; (80096b0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8009682:	4b0c      	ldr	r3, [pc, #48]	; (80096b4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009684:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009686:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009688:	d3f6      	bcc.n	8009678 <CopyDataInit>
  ldr  r2, =_sbss
 800968a:	4a0b      	ldr	r2, [pc, #44]	; (80096b8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800968c:	e002      	b.n	8009694 <LoopFillZerobss>

0800968e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800968e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009690:	f842 3b04 	str.w	r3, [r2], #4

08009694 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009694:	4b09      	ldr	r3, [pc, #36]	; (80096bc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8009696:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009698:	d3f9      	bcc.n	800968e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800969a:	f7ff ffd3 	bl	8009644 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800969e:	f000 f817 	bl	80096d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80096a2:	f7fd fdfd 	bl	80072a0 <main>
  bx  lr    
 80096a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80096a8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80096ac:	0800b278 	.word	0x0800b278
  ldr  r0, =_sdata
 80096b0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80096b4:	2000008c 	.word	0x2000008c
  ldr  r2, =_sbss
 80096b8:	2000008c 	.word	0x2000008c
  ldr  r3, = _ebss
 80096bc:	200008a8 	.word	0x200008a8

080096c0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80096c0:	e7fe      	b.n	80096c0 <CAN1_RX0_IRQHandler>
	...

080096c4 <__errno>:
 80096c4:	4b01      	ldr	r3, [pc, #4]	; (80096cc <__errno+0x8>)
 80096c6:	6818      	ldr	r0, [r3, #0]
 80096c8:	4770      	bx	lr
 80096ca:	bf00      	nop
 80096cc:	20000028 	.word	0x20000028

080096d0 <__libc_init_array>:
 80096d0:	b570      	push	{r4, r5, r6, lr}
 80096d2:	4e0d      	ldr	r6, [pc, #52]	; (8009708 <__libc_init_array+0x38>)
 80096d4:	4c0d      	ldr	r4, [pc, #52]	; (800970c <__libc_init_array+0x3c>)
 80096d6:	1ba4      	subs	r4, r4, r6
 80096d8:	10a4      	asrs	r4, r4, #2
 80096da:	2500      	movs	r5, #0
 80096dc:	42a5      	cmp	r5, r4
 80096de:	d109      	bne.n	80096f4 <__libc_init_array+0x24>
 80096e0:	4e0b      	ldr	r6, [pc, #44]	; (8009710 <__libc_init_array+0x40>)
 80096e2:	4c0c      	ldr	r4, [pc, #48]	; (8009714 <__libc_init_array+0x44>)
 80096e4:	f001 fc36 	bl	800af54 <_init>
 80096e8:	1ba4      	subs	r4, r4, r6
 80096ea:	10a4      	asrs	r4, r4, #2
 80096ec:	2500      	movs	r5, #0
 80096ee:	42a5      	cmp	r5, r4
 80096f0:	d105      	bne.n	80096fe <__libc_init_array+0x2e>
 80096f2:	bd70      	pop	{r4, r5, r6, pc}
 80096f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80096f8:	4798      	blx	r3
 80096fa:	3501      	adds	r5, #1
 80096fc:	e7ee      	b.n	80096dc <__libc_init_array+0xc>
 80096fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009702:	4798      	blx	r3
 8009704:	3501      	adds	r5, #1
 8009706:	e7f2      	b.n	80096ee <__libc_init_array+0x1e>
 8009708:	0800b270 	.word	0x0800b270
 800970c:	0800b270 	.word	0x0800b270
 8009710:	0800b270 	.word	0x0800b270
 8009714:	0800b274 	.word	0x0800b274

08009718 <memset>:
 8009718:	4402      	add	r2, r0
 800971a:	4603      	mov	r3, r0
 800971c:	4293      	cmp	r3, r2
 800971e:	d100      	bne.n	8009722 <memset+0xa>
 8009720:	4770      	bx	lr
 8009722:	f803 1b01 	strb.w	r1, [r3], #1
 8009726:	e7f9      	b.n	800971c <memset+0x4>

08009728 <siprintf>:
 8009728:	b40e      	push	{r1, r2, r3}
 800972a:	b500      	push	{lr}
 800972c:	b09c      	sub	sp, #112	; 0x70
 800972e:	ab1d      	add	r3, sp, #116	; 0x74
 8009730:	9002      	str	r0, [sp, #8]
 8009732:	9006      	str	r0, [sp, #24]
 8009734:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009738:	4809      	ldr	r0, [pc, #36]	; (8009760 <siprintf+0x38>)
 800973a:	9107      	str	r1, [sp, #28]
 800973c:	9104      	str	r1, [sp, #16]
 800973e:	4909      	ldr	r1, [pc, #36]	; (8009764 <siprintf+0x3c>)
 8009740:	f853 2b04 	ldr.w	r2, [r3], #4
 8009744:	9105      	str	r1, [sp, #20]
 8009746:	6800      	ldr	r0, [r0, #0]
 8009748:	9301      	str	r3, [sp, #4]
 800974a:	a902      	add	r1, sp, #8
 800974c:	f000 f866 	bl	800981c <_svfiprintf_r>
 8009750:	9b02      	ldr	r3, [sp, #8]
 8009752:	2200      	movs	r2, #0
 8009754:	701a      	strb	r2, [r3, #0]
 8009756:	b01c      	add	sp, #112	; 0x70
 8009758:	f85d eb04 	ldr.w	lr, [sp], #4
 800975c:	b003      	add	sp, #12
 800975e:	4770      	bx	lr
 8009760:	20000028 	.word	0x20000028
 8009764:	ffff0208 	.word	0xffff0208

08009768 <__ssputs_r>:
 8009768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800976c:	688e      	ldr	r6, [r1, #8]
 800976e:	429e      	cmp	r6, r3
 8009770:	4682      	mov	sl, r0
 8009772:	460c      	mov	r4, r1
 8009774:	4690      	mov	r8, r2
 8009776:	4699      	mov	r9, r3
 8009778:	d837      	bhi.n	80097ea <__ssputs_r+0x82>
 800977a:	898a      	ldrh	r2, [r1, #12]
 800977c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009780:	d031      	beq.n	80097e6 <__ssputs_r+0x7e>
 8009782:	6825      	ldr	r5, [r4, #0]
 8009784:	6909      	ldr	r1, [r1, #16]
 8009786:	1a6f      	subs	r7, r5, r1
 8009788:	6965      	ldr	r5, [r4, #20]
 800978a:	2302      	movs	r3, #2
 800978c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009790:	fb95 f5f3 	sdiv	r5, r5, r3
 8009794:	f109 0301 	add.w	r3, r9, #1
 8009798:	443b      	add	r3, r7
 800979a:	429d      	cmp	r5, r3
 800979c:	bf38      	it	cc
 800979e:	461d      	movcc	r5, r3
 80097a0:	0553      	lsls	r3, r2, #21
 80097a2:	d530      	bpl.n	8009806 <__ssputs_r+0x9e>
 80097a4:	4629      	mov	r1, r5
 80097a6:	f000 fb2b 	bl	8009e00 <_malloc_r>
 80097aa:	4606      	mov	r6, r0
 80097ac:	b950      	cbnz	r0, 80097c4 <__ssputs_r+0x5c>
 80097ae:	230c      	movs	r3, #12
 80097b0:	f8ca 3000 	str.w	r3, [sl]
 80097b4:	89a3      	ldrh	r3, [r4, #12]
 80097b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097ba:	81a3      	strh	r3, [r4, #12]
 80097bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80097c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097c4:	463a      	mov	r2, r7
 80097c6:	6921      	ldr	r1, [r4, #16]
 80097c8:	f000 faa8 	bl	8009d1c <memcpy>
 80097cc:	89a3      	ldrh	r3, [r4, #12]
 80097ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80097d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097d6:	81a3      	strh	r3, [r4, #12]
 80097d8:	6126      	str	r6, [r4, #16]
 80097da:	6165      	str	r5, [r4, #20]
 80097dc:	443e      	add	r6, r7
 80097de:	1bed      	subs	r5, r5, r7
 80097e0:	6026      	str	r6, [r4, #0]
 80097e2:	60a5      	str	r5, [r4, #8]
 80097e4:	464e      	mov	r6, r9
 80097e6:	454e      	cmp	r6, r9
 80097e8:	d900      	bls.n	80097ec <__ssputs_r+0x84>
 80097ea:	464e      	mov	r6, r9
 80097ec:	4632      	mov	r2, r6
 80097ee:	4641      	mov	r1, r8
 80097f0:	6820      	ldr	r0, [r4, #0]
 80097f2:	f000 fa9e 	bl	8009d32 <memmove>
 80097f6:	68a3      	ldr	r3, [r4, #8]
 80097f8:	1b9b      	subs	r3, r3, r6
 80097fa:	60a3      	str	r3, [r4, #8]
 80097fc:	6823      	ldr	r3, [r4, #0]
 80097fe:	441e      	add	r6, r3
 8009800:	6026      	str	r6, [r4, #0]
 8009802:	2000      	movs	r0, #0
 8009804:	e7dc      	b.n	80097c0 <__ssputs_r+0x58>
 8009806:	462a      	mov	r2, r5
 8009808:	f000 fb54 	bl	8009eb4 <_realloc_r>
 800980c:	4606      	mov	r6, r0
 800980e:	2800      	cmp	r0, #0
 8009810:	d1e2      	bne.n	80097d8 <__ssputs_r+0x70>
 8009812:	6921      	ldr	r1, [r4, #16]
 8009814:	4650      	mov	r0, sl
 8009816:	f000 faa5 	bl	8009d64 <_free_r>
 800981a:	e7c8      	b.n	80097ae <__ssputs_r+0x46>

0800981c <_svfiprintf_r>:
 800981c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009820:	461d      	mov	r5, r3
 8009822:	898b      	ldrh	r3, [r1, #12]
 8009824:	061f      	lsls	r7, r3, #24
 8009826:	b09d      	sub	sp, #116	; 0x74
 8009828:	4680      	mov	r8, r0
 800982a:	460c      	mov	r4, r1
 800982c:	4616      	mov	r6, r2
 800982e:	d50f      	bpl.n	8009850 <_svfiprintf_r+0x34>
 8009830:	690b      	ldr	r3, [r1, #16]
 8009832:	b96b      	cbnz	r3, 8009850 <_svfiprintf_r+0x34>
 8009834:	2140      	movs	r1, #64	; 0x40
 8009836:	f000 fae3 	bl	8009e00 <_malloc_r>
 800983a:	6020      	str	r0, [r4, #0]
 800983c:	6120      	str	r0, [r4, #16]
 800983e:	b928      	cbnz	r0, 800984c <_svfiprintf_r+0x30>
 8009840:	230c      	movs	r3, #12
 8009842:	f8c8 3000 	str.w	r3, [r8]
 8009846:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800984a:	e0c8      	b.n	80099de <_svfiprintf_r+0x1c2>
 800984c:	2340      	movs	r3, #64	; 0x40
 800984e:	6163      	str	r3, [r4, #20]
 8009850:	2300      	movs	r3, #0
 8009852:	9309      	str	r3, [sp, #36]	; 0x24
 8009854:	2320      	movs	r3, #32
 8009856:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800985a:	2330      	movs	r3, #48	; 0x30
 800985c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009860:	9503      	str	r5, [sp, #12]
 8009862:	f04f 0b01 	mov.w	fp, #1
 8009866:	4637      	mov	r7, r6
 8009868:	463d      	mov	r5, r7
 800986a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800986e:	b10b      	cbz	r3, 8009874 <_svfiprintf_r+0x58>
 8009870:	2b25      	cmp	r3, #37	; 0x25
 8009872:	d13e      	bne.n	80098f2 <_svfiprintf_r+0xd6>
 8009874:	ebb7 0a06 	subs.w	sl, r7, r6
 8009878:	d00b      	beq.n	8009892 <_svfiprintf_r+0x76>
 800987a:	4653      	mov	r3, sl
 800987c:	4632      	mov	r2, r6
 800987e:	4621      	mov	r1, r4
 8009880:	4640      	mov	r0, r8
 8009882:	f7ff ff71 	bl	8009768 <__ssputs_r>
 8009886:	3001      	adds	r0, #1
 8009888:	f000 80a4 	beq.w	80099d4 <_svfiprintf_r+0x1b8>
 800988c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800988e:	4453      	add	r3, sl
 8009890:	9309      	str	r3, [sp, #36]	; 0x24
 8009892:	783b      	ldrb	r3, [r7, #0]
 8009894:	2b00      	cmp	r3, #0
 8009896:	f000 809d 	beq.w	80099d4 <_svfiprintf_r+0x1b8>
 800989a:	2300      	movs	r3, #0
 800989c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80098a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098a4:	9304      	str	r3, [sp, #16]
 80098a6:	9307      	str	r3, [sp, #28]
 80098a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80098ac:	931a      	str	r3, [sp, #104]	; 0x68
 80098ae:	462f      	mov	r7, r5
 80098b0:	2205      	movs	r2, #5
 80098b2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80098b6:	4850      	ldr	r0, [pc, #320]	; (80099f8 <_svfiprintf_r+0x1dc>)
 80098b8:	f7f6 fc92 	bl	80001e0 <memchr>
 80098bc:	9b04      	ldr	r3, [sp, #16]
 80098be:	b9d0      	cbnz	r0, 80098f6 <_svfiprintf_r+0xda>
 80098c0:	06d9      	lsls	r1, r3, #27
 80098c2:	bf44      	itt	mi
 80098c4:	2220      	movmi	r2, #32
 80098c6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80098ca:	071a      	lsls	r2, r3, #28
 80098cc:	bf44      	itt	mi
 80098ce:	222b      	movmi	r2, #43	; 0x2b
 80098d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80098d4:	782a      	ldrb	r2, [r5, #0]
 80098d6:	2a2a      	cmp	r2, #42	; 0x2a
 80098d8:	d015      	beq.n	8009906 <_svfiprintf_r+0xea>
 80098da:	9a07      	ldr	r2, [sp, #28]
 80098dc:	462f      	mov	r7, r5
 80098de:	2000      	movs	r0, #0
 80098e0:	250a      	movs	r5, #10
 80098e2:	4639      	mov	r1, r7
 80098e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098e8:	3b30      	subs	r3, #48	; 0x30
 80098ea:	2b09      	cmp	r3, #9
 80098ec:	d94d      	bls.n	800998a <_svfiprintf_r+0x16e>
 80098ee:	b1b8      	cbz	r0, 8009920 <_svfiprintf_r+0x104>
 80098f0:	e00f      	b.n	8009912 <_svfiprintf_r+0xf6>
 80098f2:	462f      	mov	r7, r5
 80098f4:	e7b8      	b.n	8009868 <_svfiprintf_r+0x4c>
 80098f6:	4a40      	ldr	r2, [pc, #256]	; (80099f8 <_svfiprintf_r+0x1dc>)
 80098f8:	1a80      	subs	r0, r0, r2
 80098fa:	fa0b f000 	lsl.w	r0, fp, r0
 80098fe:	4318      	orrs	r0, r3
 8009900:	9004      	str	r0, [sp, #16]
 8009902:	463d      	mov	r5, r7
 8009904:	e7d3      	b.n	80098ae <_svfiprintf_r+0x92>
 8009906:	9a03      	ldr	r2, [sp, #12]
 8009908:	1d11      	adds	r1, r2, #4
 800990a:	6812      	ldr	r2, [r2, #0]
 800990c:	9103      	str	r1, [sp, #12]
 800990e:	2a00      	cmp	r2, #0
 8009910:	db01      	blt.n	8009916 <_svfiprintf_r+0xfa>
 8009912:	9207      	str	r2, [sp, #28]
 8009914:	e004      	b.n	8009920 <_svfiprintf_r+0x104>
 8009916:	4252      	negs	r2, r2
 8009918:	f043 0302 	orr.w	r3, r3, #2
 800991c:	9207      	str	r2, [sp, #28]
 800991e:	9304      	str	r3, [sp, #16]
 8009920:	783b      	ldrb	r3, [r7, #0]
 8009922:	2b2e      	cmp	r3, #46	; 0x2e
 8009924:	d10c      	bne.n	8009940 <_svfiprintf_r+0x124>
 8009926:	787b      	ldrb	r3, [r7, #1]
 8009928:	2b2a      	cmp	r3, #42	; 0x2a
 800992a:	d133      	bne.n	8009994 <_svfiprintf_r+0x178>
 800992c:	9b03      	ldr	r3, [sp, #12]
 800992e:	1d1a      	adds	r2, r3, #4
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	9203      	str	r2, [sp, #12]
 8009934:	2b00      	cmp	r3, #0
 8009936:	bfb8      	it	lt
 8009938:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800993c:	3702      	adds	r7, #2
 800993e:	9305      	str	r3, [sp, #20]
 8009940:	4d2e      	ldr	r5, [pc, #184]	; (80099fc <_svfiprintf_r+0x1e0>)
 8009942:	7839      	ldrb	r1, [r7, #0]
 8009944:	2203      	movs	r2, #3
 8009946:	4628      	mov	r0, r5
 8009948:	f7f6 fc4a 	bl	80001e0 <memchr>
 800994c:	b138      	cbz	r0, 800995e <_svfiprintf_r+0x142>
 800994e:	2340      	movs	r3, #64	; 0x40
 8009950:	1b40      	subs	r0, r0, r5
 8009952:	fa03 f000 	lsl.w	r0, r3, r0
 8009956:	9b04      	ldr	r3, [sp, #16]
 8009958:	4303      	orrs	r3, r0
 800995a:	3701      	adds	r7, #1
 800995c:	9304      	str	r3, [sp, #16]
 800995e:	7839      	ldrb	r1, [r7, #0]
 8009960:	4827      	ldr	r0, [pc, #156]	; (8009a00 <_svfiprintf_r+0x1e4>)
 8009962:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009966:	2206      	movs	r2, #6
 8009968:	1c7e      	adds	r6, r7, #1
 800996a:	f7f6 fc39 	bl	80001e0 <memchr>
 800996e:	2800      	cmp	r0, #0
 8009970:	d038      	beq.n	80099e4 <_svfiprintf_r+0x1c8>
 8009972:	4b24      	ldr	r3, [pc, #144]	; (8009a04 <_svfiprintf_r+0x1e8>)
 8009974:	bb13      	cbnz	r3, 80099bc <_svfiprintf_r+0x1a0>
 8009976:	9b03      	ldr	r3, [sp, #12]
 8009978:	3307      	adds	r3, #7
 800997a:	f023 0307 	bic.w	r3, r3, #7
 800997e:	3308      	adds	r3, #8
 8009980:	9303      	str	r3, [sp, #12]
 8009982:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009984:	444b      	add	r3, r9
 8009986:	9309      	str	r3, [sp, #36]	; 0x24
 8009988:	e76d      	b.n	8009866 <_svfiprintf_r+0x4a>
 800998a:	fb05 3202 	mla	r2, r5, r2, r3
 800998e:	2001      	movs	r0, #1
 8009990:	460f      	mov	r7, r1
 8009992:	e7a6      	b.n	80098e2 <_svfiprintf_r+0xc6>
 8009994:	2300      	movs	r3, #0
 8009996:	3701      	adds	r7, #1
 8009998:	9305      	str	r3, [sp, #20]
 800999a:	4619      	mov	r1, r3
 800999c:	250a      	movs	r5, #10
 800999e:	4638      	mov	r0, r7
 80099a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099a4:	3a30      	subs	r2, #48	; 0x30
 80099a6:	2a09      	cmp	r2, #9
 80099a8:	d903      	bls.n	80099b2 <_svfiprintf_r+0x196>
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d0c8      	beq.n	8009940 <_svfiprintf_r+0x124>
 80099ae:	9105      	str	r1, [sp, #20]
 80099b0:	e7c6      	b.n	8009940 <_svfiprintf_r+0x124>
 80099b2:	fb05 2101 	mla	r1, r5, r1, r2
 80099b6:	2301      	movs	r3, #1
 80099b8:	4607      	mov	r7, r0
 80099ba:	e7f0      	b.n	800999e <_svfiprintf_r+0x182>
 80099bc:	ab03      	add	r3, sp, #12
 80099be:	9300      	str	r3, [sp, #0]
 80099c0:	4622      	mov	r2, r4
 80099c2:	4b11      	ldr	r3, [pc, #68]	; (8009a08 <_svfiprintf_r+0x1ec>)
 80099c4:	a904      	add	r1, sp, #16
 80099c6:	4640      	mov	r0, r8
 80099c8:	f3af 8000 	nop.w
 80099cc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80099d0:	4681      	mov	r9, r0
 80099d2:	d1d6      	bne.n	8009982 <_svfiprintf_r+0x166>
 80099d4:	89a3      	ldrh	r3, [r4, #12]
 80099d6:	065b      	lsls	r3, r3, #25
 80099d8:	f53f af35 	bmi.w	8009846 <_svfiprintf_r+0x2a>
 80099dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80099de:	b01d      	add	sp, #116	; 0x74
 80099e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e4:	ab03      	add	r3, sp, #12
 80099e6:	9300      	str	r3, [sp, #0]
 80099e8:	4622      	mov	r2, r4
 80099ea:	4b07      	ldr	r3, [pc, #28]	; (8009a08 <_svfiprintf_r+0x1ec>)
 80099ec:	a904      	add	r1, sp, #16
 80099ee:	4640      	mov	r0, r8
 80099f0:	f000 f882 	bl	8009af8 <_printf_i>
 80099f4:	e7ea      	b.n	80099cc <_svfiprintf_r+0x1b0>
 80099f6:	bf00      	nop
 80099f8:	0800b05c 	.word	0x0800b05c
 80099fc:	0800b062 	.word	0x0800b062
 8009a00:	0800b066 	.word	0x0800b066
 8009a04:	00000000 	.word	0x00000000
 8009a08:	08009769 	.word	0x08009769

08009a0c <_printf_common>:
 8009a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a10:	4691      	mov	r9, r2
 8009a12:	461f      	mov	r7, r3
 8009a14:	688a      	ldr	r2, [r1, #8]
 8009a16:	690b      	ldr	r3, [r1, #16]
 8009a18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	bfb8      	it	lt
 8009a20:	4613      	movlt	r3, r2
 8009a22:	f8c9 3000 	str.w	r3, [r9]
 8009a26:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a2a:	4606      	mov	r6, r0
 8009a2c:	460c      	mov	r4, r1
 8009a2e:	b112      	cbz	r2, 8009a36 <_printf_common+0x2a>
 8009a30:	3301      	adds	r3, #1
 8009a32:	f8c9 3000 	str.w	r3, [r9]
 8009a36:	6823      	ldr	r3, [r4, #0]
 8009a38:	0699      	lsls	r1, r3, #26
 8009a3a:	bf42      	ittt	mi
 8009a3c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009a40:	3302      	addmi	r3, #2
 8009a42:	f8c9 3000 	strmi.w	r3, [r9]
 8009a46:	6825      	ldr	r5, [r4, #0]
 8009a48:	f015 0506 	ands.w	r5, r5, #6
 8009a4c:	d107      	bne.n	8009a5e <_printf_common+0x52>
 8009a4e:	f104 0a19 	add.w	sl, r4, #25
 8009a52:	68e3      	ldr	r3, [r4, #12]
 8009a54:	f8d9 2000 	ldr.w	r2, [r9]
 8009a58:	1a9b      	subs	r3, r3, r2
 8009a5a:	42ab      	cmp	r3, r5
 8009a5c:	dc28      	bgt.n	8009ab0 <_printf_common+0xa4>
 8009a5e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009a62:	6822      	ldr	r2, [r4, #0]
 8009a64:	3300      	adds	r3, #0
 8009a66:	bf18      	it	ne
 8009a68:	2301      	movne	r3, #1
 8009a6a:	0692      	lsls	r2, r2, #26
 8009a6c:	d42d      	bmi.n	8009aca <_printf_common+0xbe>
 8009a6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a72:	4639      	mov	r1, r7
 8009a74:	4630      	mov	r0, r6
 8009a76:	47c0      	blx	r8
 8009a78:	3001      	adds	r0, #1
 8009a7a:	d020      	beq.n	8009abe <_printf_common+0xb2>
 8009a7c:	6823      	ldr	r3, [r4, #0]
 8009a7e:	68e5      	ldr	r5, [r4, #12]
 8009a80:	f8d9 2000 	ldr.w	r2, [r9]
 8009a84:	f003 0306 	and.w	r3, r3, #6
 8009a88:	2b04      	cmp	r3, #4
 8009a8a:	bf08      	it	eq
 8009a8c:	1aad      	subeq	r5, r5, r2
 8009a8e:	68a3      	ldr	r3, [r4, #8]
 8009a90:	6922      	ldr	r2, [r4, #16]
 8009a92:	bf0c      	ite	eq
 8009a94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a98:	2500      	movne	r5, #0
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	bfc4      	itt	gt
 8009a9e:	1a9b      	subgt	r3, r3, r2
 8009aa0:	18ed      	addgt	r5, r5, r3
 8009aa2:	f04f 0900 	mov.w	r9, #0
 8009aa6:	341a      	adds	r4, #26
 8009aa8:	454d      	cmp	r5, r9
 8009aaa:	d11a      	bne.n	8009ae2 <_printf_common+0xd6>
 8009aac:	2000      	movs	r0, #0
 8009aae:	e008      	b.n	8009ac2 <_printf_common+0xb6>
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	4652      	mov	r2, sl
 8009ab4:	4639      	mov	r1, r7
 8009ab6:	4630      	mov	r0, r6
 8009ab8:	47c0      	blx	r8
 8009aba:	3001      	adds	r0, #1
 8009abc:	d103      	bne.n	8009ac6 <_printf_common+0xba>
 8009abe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ac6:	3501      	adds	r5, #1
 8009ac8:	e7c3      	b.n	8009a52 <_printf_common+0x46>
 8009aca:	18e1      	adds	r1, r4, r3
 8009acc:	1c5a      	adds	r2, r3, #1
 8009ace:	2030      	movs	r0, #48	; 0x30
 8009ad0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009ad4:	4422      	add	r2, r4
 8009ad6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ada:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ade:	3302      	adds	r3, #2
 8009ae0:	e7c5      	b.n	8009a6e <_printf_common+0x62>
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	4622      	mov	r2, r4
 8009ae6:	4639      	mov	r1, r7
 8009ae8:	4630      	mov	r0, r6
 8009aea:	47c0      	blx	r8
 8009aec:	3001      	adds	r0, #1
 8009aee:	d0e6      	beq.n	8009abe <_printf_common+0xb2>
 8009af0:	f109 0901 	add.w	r9, r9, #1
 8009af4:	e7d8      	b.n	8009aa8 <_printf_common+0x9c>
	...

08009af8 <_printf_i>:
 8009af8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009afc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009b00:	460c      	mov	r4, r1
 8009b02:	7e09      	ldrb	r1, [r1, #24]
 8009b04:	b085      	sub	sp, #20
 8009b06:	296e      	cmp	r1, #110	; 0x6e
 8009b08:	4617      	mov	r7, r2
 8009b0a:	4606      	mov	r6, r0
 8009b0c:	4698      	mov	r8, r3
 8009b0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b10:	f000 80b3 	beq.w	8009c7a <_printf_i+0x182>
 8009b14:	d822      	bhi.n	8009b5c <_printf_i+0x64>
 8009b16:	2963      	cmp	r1, #99	; 0x63
 8009b18:	d036      	beq.n	8009b88 <_printf_i+0x90>
 8009b1a:	d80a      	bhi.n	8009b32 <_printf_i+0x3a>
 8009b1c:	2900      	cmp	r1, #0
 8009b1e:	f000 80b9 	beq.w	8009c94 <_printf_i+0x19c>
 8009b22:	2958      	cmp	r1, #88	; 0x58
 8009b24:	f000 8083 	beq.w	8009c2e <_printf_i+0x136>
 8009b28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b2c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009b30:	e032      	b.n	8009b98 <_printf_i+0xa0>
 8009b32:	2964      	cmp	r1, #100	; 0x64
 8009b34:	d001      	beq.n	8009b3a <_printf_i+0x42>
 8009b36:	2969      	cmp	r1, #105	; 0x69
 8009b38:	d1f6      	bne.n	8009b28 <_printf_i+0x30>
 8009b3a:	6820      	ldr	r0, [r4, #0]
 8009b3c:	6813      	ldr	r3, [r2, #0]
 8009b3e:	0605      	lsls	r5, r0, #24
 8009b40:	f103 0104 	add.w	r1, r3, #4
 8009b44:	d52a      	bpl.n	8009b9c <_printf_i+0xa4>
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	6011      	str	r1, [r2, #0]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	da03      	bge.n	8009b56 <_printf_i+0x5e>
 8009b4e:	222d      	movs	r2, #45	; 0x2d
 8009b50:	425b      	negs	r3, r3
 8009b52:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009b56:	486f      	ldr	r0, [pc, #444]	; (8009d14 <_printf_i+0x21c>)
 8009b58:	220a      	movs	r2, #10
 8009b5a:	e039      	b.n	8009bd0 <_printf_i+0xd8>
 8009b5c:	2973      	cmp	r1, #115	; 0x73
 8009b5e:	f000 809d 	beq.w	8009c9c <_printf_i+0x1a4>
 8009b62:	d808      	bhi.n	8009b76 <_printf_i+0x7e>
 8009b64:	296f      	cmp	r1, #111	; 0x6f
 8009b66:	d020      	beq.n	8009baa <_printf_i+0xb2>
 8009b68:	2970      	cmp	r1, #112	; 0x70
 8009b6a:	d1dd      	bne.n	8009b28 <_printf_i+0x30>
 8009b6c:	6823      	ldr	r3, [r4, #0]
 8009b6e:	f043 0320 	orr.w	r3, r3, #32
 8009b72:	6023      	str	r3, [r4, #0]
 8009b74:	e003      	b.n	8009b7e <_printf_i+0x86>
 8009b76:	2975      	cmp	r1, #117	; 0x75
 8009b78:	d017      	beq.n	8009baa <_printf_i+0xb2>
 8009b7a:	2978      	cmp	r1, #120	; 0x78
 8009b7c:	d1d4      	bne.n	8009b28 <_printf_i+0x30>
 8009b7e:	2378      	movs	r3, #120	; 0x78
 8009b80:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009b84:	4864      	ldr	r0, [pc, #400]	; (8009d18 <_printf_i+0x220>)
 8009b86:	e055      	b.n	8009c34 <_printf_i+0x13c>
 8009b88:	6813      	ldr	r3, [r2, #0]
 8009b8a:	1d19      	adds	r1, r3, #4
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	6011      	str	r1, [r2, #0]
 8009b90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e08c      	b.n	8009cb6 <_printf_i+0x1be>
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	6011      	str	r1, [r2, #0]
 8009ba0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009ba4:	bf18      	it	ne
 8009ba6:	b21b      	sxthne	r3, r3
 8009ba8:	e7cf      	b.n	8009b4a <_printf_i+0x52>
 8009baa:	6813      	ldr	r3, [r2, #0]
 8009bac:	6825      	ldr	r5, [r4, #0]
 8009bae:	1d18      	adds	r0, r3, #4
 8009bb0:	6010      	str	r0, [r2, #0]
 8009bb2:	0628      	lsls	r0, r5, #24
 8009bb4:	d501      	bpl.n	8009bba <_printf_i+0xc2>
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	e002      	b.n	8009bc0 <_printf_i+0xc8>
 8009bba:	0668      	lsls	r0, r5, #25
 8009bbc:	d5fb      	bpl.n	8009bb6 <_printf_i+0xbe>
 8009bbe:	881b      	ldrh	r3, [r3, #0]
 8009bc0:	4854      	ldr	r0, [pc, #336]	; (8009d14 <_printf_i+0x21c>)
 8009bc2:	296f      	cmp	r1, #111	; 0x6f
 8009bc4:	bf14      	ite	ne
 8009bc6:	220a      	movne	r2, #10
 8009bc8:	2208      	moveq	r2, #8
 8009bca:	2100      	movs	r1, #0
 8009bcc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009bd0:	6865      	ldr	r5, [r4, #4]
 8009bd2:	60a5      	str	r5, [r4, #8]
 8009bd4:	2d00      	cmp	r5, #0
 8009bd6:	f2c0 8095 	blt.w	8009d04 <_printf_i+0x20c>
 8009bda:	6821      	ldr	r1, [r4, #0]
 8009bdc:	f021 0104 	bic.w	r1, r1, #4
 8009be0:	6021      	str	r1, [r4, #0]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d13d      	bne.n	8009c62 <_printf_i+0x16a>
 8009be6:	2d00      	cmp	r5, #0
 8009be8:	f040 808e 	bne.w	8009d08 <_printf_i+0x210>
 8009bec:	4665      	mov	r5, ip
 8009bee:	2a08      	cmp	r2, #8
 8009bf0:	d10b      	bne.n	8009c0a <_printf_i+0x112>
 8009bf2:	6823      	ldr	r3, [r4, #0]
 8009bf4:	07db      	lsls	r3, r3, #31
 8009bf6:	d508      	bpl.n	8009c0a <_printf_i+0x112>
 8009bf8:	6923      	ldr	r3, [r4, #16]
 8009bfa:	6862      	ldr	r2, [r4, #4]
 8009bfc:	429a      	cmp	r2, r3
 8009bfe:	bfde      	ittt	le
 8009c00:	2330      	movle	r3, #48	; 0x30
 8009c02:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009c06:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009c0a:	ebac 0305 	sub.w	r3, ip, r5
 8009c0e:	6123      	str	r3, [r4, #16]
 8009c10:	f8cd 8000 	str.w	r8, [sp]
 8009c14:	463b      	mov	r3, r7
 8009c16:	aa03      	add	r2, sp, #12
 8009c18:	4621      	mov	r1, r4
 8009c1a:	4630      	mov	r0, r6
 8009c1c:	f7ff fef6 	bl	8009a0c <_printf_common>
 8009c20:	3001      	adds	r0, #1
 8009c22:	d14d      	bne.n	8009cc0 <_printf_i+0x1c8>
 8009c24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c28:	b005      	add	sp, #20
 8009c2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c2e:	4839      	ldr	r0, [pc, #228]	; (8009d14 <_printf_i+0x21c>)
 8009c30:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009c34:	6813      	ldr	r3, [r2, #0]
 8009c36:	6821      	ldr	r1, [r4, #0]
 8009c38:	1d1d      	adds	r5, r3, #4
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	6015      	str	r5, [r2, #0]
 8009c3e:	060a      	lsls	r2, r1, #24
 8009c40:	d50b      	bpl.n	8009c5a <_printf_i+0x162>
 8009c42:	07ca      	lsls	r2, r1, #31
 8009c44:	bf44      	itt	mi
 8009c46:	f041 0120 	orrmi.w	r1, r1, #32
 8009c4a:	6021      	strmi	r1, [r4, #0]
 8009c4c:	b91b      	cbnz	r3, 8009c56 <_printf_i+0x15e>
 8009c4e:	6822      	ldr	r2, [r4, #0]
 8009c50:	f022 0220 	bic.w	r2, r2, #32
 8009c54:	6022      	str	r2, [r4, #0]
 8009c56:	2210      	movs	r2, #16
 8009c58:	e7b7      	b.n	8009bca <_printf_i+0xd2>
 8009c5a:	064d      	lsls	r5, r1, #25
 8009c5c:	bf48      	it	mi
 8009c5e:	b29b      	uxthmi	r3, r3
 8009c60:	e7ef      	b.n	8009c42 <_printf_i+0x14a>
 8009c62:	4665      	mov	r5, ip
 8009c64:	fbb3 f1f2 	udiv	r1, r3, r2
 8009c68:	fb02 3311 	mls	r3, r2, r1, r3
 8009c6c:	5cc3      	ldrb	r3, [r0, r3]
 8009c6e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009c72:	460b      	mov	r3, r1
 8009c74:	2900      	cmp	r1, #0
 8009c76:	d1f5      	bne.n	8009c64 <_printf_i+0x16c>
 8009c78:	e7b9      	b.n	8009bee <_printf_i+0xf6>
 8009c7a:	6813      	ldr	r3, [r2, #0]
 8009c7c:	6825      	ldr	r5, [r4, #0]
 8009c7e:	6961      	ldr	r1, [r4, #20]
 8009c80:	1d18      	adds	r0, r3, #4
 8009c82:	6010      	str	r0, [r2, #0]
 8009c84:	0628      	lsls	r0, r5, #24
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	d501      	bpl.n	8009c8e <_printf_i+0x196>
 8009c8a:	6019      	str	r1, [r3, #0]
 8009c8c:	e002      	b.n	8009c94 <_printf_i+0x19c>
 8009c8e:	066a      	lsls	r2, r5, #25
 8009c90:	d5fb      	bpl.n	8009c8a <_printf_i+0x192>
 8009c92:	8019      	strh	r1, [r3, #0]
 8009c94:	2300      	movs	r3, #0
 8009c96:	6123      	str	r3, [r4, #16]
 8009c98:	4665      	mov	r5, ip
 8009c9a:	e7b9      	b.n	8009c10 <_printf_i+0x118>
 8009c9c:	6813      	ldr	r3, [r2, #0]
 8009c9e:	1d19      	adds	r1, r3, #4
 8009ca0:	6011      	str	r1, [r2, #0]
 8009ca2:	681d      	ldr	r5, [r3, #0]
 8009ca4:	6862      	ldr	r2, [r4, #4]
 8009ca6:	2100      	movs	r1, #0
 8009ca8:	4628      	mov	r0, r5
 8009caa:	f7f6 fa99 	bl	80001e0 <memchr>
 8009cae:	b108      	cbz	r0, 8009cb4 <_printf_i+0x1bc>
 8009cb0:	1b40      	subs	r0, r0, r5
 8009cb2:	6060      	str	r0, [r4, #4]
 8009cb4:	6863      	ldr	r3, [r4, #4]
 8009cb6:	6123      	str	r3, [r4, #16]
 8009cb8:	2300      	movs	r3, #0
 8009cba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009cbe:	e7a7      	b.n	8009c10 <_printf_i+0x118>
 8009cc0:	6923      	ldr	r3, [r4, #16]
 8009cc2:	462a      	mov	r2, r5
 8009cc4:	4639      	mov	r1, r7
 8009cc6:	4630      	mov	r0, r6
 8009cc8:	47c0      	blx	r8
 8009cca:	3001      	adds	r0, #1
 8009ccc:	d0aa      	beq.n	8009c24 <_printf_i+0x12c>
 8009cce:	6823      	ldr	r3, [r4, #0]
 8009cd0:	079b      	lsls	r3, r3, #30
 8009cd2:	d413      	bmi.n	8009cfc <_printf_i+0x204>
 8009cd4:	68e0      	ldr	r0, [r4, #12]
 8009cd6:	9b03      	ldr	r3, [sp, #12]
 8009cd8:	4298      	cmp	r0, r3
 8009cda:	bfb8      	it	lt
 8009cdc:	4618      	movlt	r0, r3
 8009cde:	e7a3      	b.n	8009c28 <_printf_i+0x130>
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	464a      	mov	r2, r9
 8009ce4:	4639      	mov	r1, r7
 8009ce6:	4630      	mov	r0, r6
 8009ce8:	47c0      	blx	r8
 8009cea:	3001      	adds	r0, #1
 8009cec:	d09a      	beq.n	8009c24 <_printf_i+0x12c>
 8009cee:	3501      	adds	r5, #1
 8009cf0:	68e3      	ldr	r3, [r4, #12]
 8009cf2:	9a03      	ldr	r2, [sp, #12]
 8009cf4:	1a9b      	subs	r3, r3, r2
 8009cf6:	42ab      	cmp	r3, r5
 8009cf8:	dcf2      	bgt.n	8009ce0 <_printf_i+0x1e8>
 8009cfa:	e7eb      	b.n	8009cd4 <_printf_i+0x1dc>
 8009cfc:	2500      	movs	r5, #0
 8009cfe:	f104 0919 	add.w	r9, r4, #25
 8009d02:	e7f5      	b.n	8009cf0 <_printf_i+0x1f8>
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d1ac      	bne.n	8009c62 <_printf_i+0x16a>
 8009d08:	7803      	ldrb	r3, [r0, #0]
 8009d0a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009d0e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009d12:	e76c      	b.n	8009bee <_printf_i+0xf6>
 8009d14:	0800b06d 	.word	0x0800b06d
 8009d18:	0800b07e 	.word	0x0800b07e

08009d1c <memcpy>:
 8009d1c:	b510      	push	{r4, lr}
 8009d1e:	1e43      	subs	r3, r0, #1
 8009d20:	440a      	add	r2, r1
 8009d22:	4291      	cmp	r1, r2
 8009d24:	d100      	bne.n	8009d28 <memcpy+0xc>
 8009d26:	bd10      	pop	{r4, pc}
 8009d28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d30:	e7f7      	b.n	8009d22 <memcpy+0x6>

08009d32 <memmove>:
 8009d32:	4288      	cmp	r0, r1
 8009d34:	b510      	push	{r4, lr}
 8009d36:	eb01 0302 	add.w	r3, r1, r2
 8009d3a:	d807      	bhi.n	8009d4c <memmove+0x1a>
 8009d3c:	1e42      	subs	r2, r0, #1
 8009d3e:	4299      	cmp	r1, r3
 8009d40:	d00a      	beq.n	8009d58 <memmove+0x26>
 8009d42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d46:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009d4a:	e7f8      	b.n	8009d3e <memmove+0xc>
 8009d4c:	4283      	cmp	r3, r0
 8009d4e:	d9f5      	bls.n	8009d3c <memmove+0xa>
 8009d50:	1881      	adds	r1, r0, r2
 8009d52:	1ad2      	subs	r2, r2, r3
 8009d54:	42d3      	cmn	r3, r2
 8009d56:	d100      	bne.n	8009d5a <memmove+0x28>
 8009d58:	bd10      	pop	{r4, pc}
 8009d5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d5e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009d62:	e7f7      	b.n	8009d54 <memmove+0x22>

08009d64 <_free_r>:
 8009d64:	b538      	push	{r3, r4, r5, lr}
 8009d66:	4605      	mov	r5, r0
 8009d68:	2900      	cmp	r1, #0
 8009d6a:	d045      	beq.n	8009df8 <_free_r+0x94>
 8009d6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d70:	1f0c      	subs	r4, r1, #4
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	bfb8      	it	lt
 8009d76:	18e4      	addlt	r4, r4, r3
 8009d78:	f000 f8d2 	bl	8009f20 <__malloc_lock>
 8009d7c:	4a1f      	ldr	r2, [pc, #124]	; (8009dfc <_free_r+0x98>)
 8009d7e:	6813      	ldr	r3, [r2, #0]
 8009d80:	4610      	mov	r0, r2
 8009d82:	b933      	cbnz	r3, 8009d92 <_free_r+0x2e>
 8009d84:	6063      	str	r3, [r4, #4]
 8009d86:	6014      	str	r4, [r2, #0]
 8009d88:	4628      	mov	r0, r5
 8009d8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d8e:	f000 b8c8 	b.w	8009f22 <__malloc_unlock>
 8009d92:	42a3      	cmp	r3, r4
 8009d94:	d90c      	bls.n	8009db0 <_free_r+0x4c>
 8009d96:	6821      	ldr	r1, [r4, #0]
 8009d98:	1862      	adds	r2, r4, r1
 8009d9a:	4293      	cmp	r3, r2
 8009d9c:	bf04      	itt	eq
 8009d9e:	681a      	ldreq	r2, [r3, #0]
 8009da0:	685b      	ldreq	r3, [r3, #4]
 8009da2:	6063      	str	r3, [r4, #4]
 8009da4:	bf04      	itt	eq
 8009da6:	1852      	addeq	r2, r2, r1
 8009da8:	6022      	streq	r2, [r4, #0]
 8009daa:	6004      	str	r4, [r0, #0]
 8009dac:	e7ec      	b.n	8009d88 <_free_r+0x24>
 8009dae:	4613      	mov	r3, r2
 8009db0:	685a      	ldr	r2, [r3, #4]
 8009db2:	b10a      	cbz	r2, 8009db8 <_free_r+0x54>
 8009db4:	42a2      	cmp	r2, r4
 8009db6:	d9fa      	bls.n	8009dae <_free_r+0x4a>
 8009db8:	6819      	ldr	r1, [r3, #0]
 8009dba:	1858      	adds	r0, r3, r1
 8009dbc:	42a0      	cmp	r0, r4
 8009dbe:	d10b      	bne.n	8009dd8 <_free_r+0x74>
 8009dc0:	6820      	ldr	r0, [r4, #0]
 8009dc2:	4401      	add	r1, r0
 8009dc4:	1858      	adds	r0, r3, r1
 8009dc6:	4282      	cmp	r2, r0
 8009dc8:	6019      	str	r1, [r3, #0]
 8009dca:	d1dd      	bne.n	8009d88 <_free_r+0x24>
 8009dcc:	6810      	ldr	r0, [r2, #0]
 8009dce:	6852      	ldr	r2, [r2, #4]
 8009dd0:	605a      	str	r2, [r3, #4]
 8009dd2:	4401      	add	r1, r0
 8009dd4:	6019      	str	r1, [r3, #0]
 8009dd6:	e7d7      	b.n	8009d88 <_free_r+0x24>
 8009dd8:	d902      	bls.n	8009de0 <_free_r+0x7c>
 8009dda:	230c      	movs	r3, #12
 8009ddc:	602b      	str	r3, [r5, #0]
 8009dde:	e7d3      	b.n	8009d88 <_free_r+0x24>
 8009de0:	6820      	ldr	r0, [r4, #0]
 8009de2:	1821      	adds	r1, r4, r0
 8009de4:	428a      	cmp	r2, r1
 8009de6:	bf04      	itt	eq
 8009de8:	6811      	ldreq	r1, [r2, #0]
 8009dea:	6852      	ldreq	r2, [r2, #4]
 8009dec:	6062      	str	r2, [r4, #4]
 8009dee:	bf04      	itt	eq
 8009df0:	1809      	addeq	r1, r1, r0
 8009df2:	6021      	streq	r1, [r4, #0]
 8009df4:	605c      	str	r4, [r3, #4]
 8009df6:	e7c7      	b.n	8009d88 <_free_r+0x24>
 8009df8:	bd38      	pop	{r3, r4, r5, pc}
 8009dfa:	bf00      	nop
 8009dfc:	200000d4 	.word	0x200000d4

08009e00 <_malloc_r>:
 8009e00:	b570      	push	{r4, r5, r6, lr}
 8009e02:	1ccd      	adds	r5, r1, #3
 8009e04:	f025 0503 	bic.w	r5, r5, #3
 8009e08:	3508      	adds	r5, #8
 8009e0a:	2d0c      	cmp	r5, #12
 8009e0c:	bf38      	it	cc
 8009e0e:	250c      	movcc	r5, #12
 8009e10:	2d00      	cmp	r5, #0
 8009e12:	4606      	mov	r6, r0
 8009e14:	db01      	blt.n	8009e1a <_malloc_r+0x1a>
 8009e16:	42a9      	cmp	r1, r5
 8009e18:	d903      	bls.n	8009e22 <_malloc_r+0x22>
 8009e1a:	230c      	movs	r3, #12
 8009e1c:	6033      	str	r3, [r6, #0]
 8009e1e:	2000      	movs	r0, #0
 8009e20:	bd70      	pop	{r4, r5, r6, pc}
 8009e22:	f000 f87d 	bl	8009f20 <__malloc_lock>
 8009e26:	4a21      	ldr	r2, [pc, #132]	; (8009eac <_malloc_r+0xac>)
 8009e28:	6814      	ldr	r4, [r2, #0]
 8009e2a:	4621      	mov	r1, r4
 8009e2c:	b991      	cbnz	r1, 8009e54 <_malloc_r+0x54>
 8009e2e:	4c20      	ldr	r4, [pc, #128]	; (8009eb0 <_malloc_r+0xb0>)
 8009e30:	6823      	ldr	r3, [r4, #0]
 8009e32:	b91b      	cbnz	r3, 8009e3c <_malloc_r+0x3c>
 8009e34:	4630      	mov	r0, r6
 8009e36:	f000 f863 	bl	8009f00 <_sbrk_r>
 8009e3a:	6020      	str	r0, [r4, #0]
 8009e3c:	4629      	mov	r1, r5
 8009e3e:	4630      	mov	r0, r6
 8009e40:	f000 f85e 	bl	8009f00 <_sbrk_r>
 8009e44:	1c43      	adds	r3, r0, #1
 8009e46:	d124      	bne.n	8009e92 <_malloc_r+0x92>
 8009e48:	230c      	movs	r3, #12
 8009e4a:	6033      	str	r3, [r6, #0]
 8009e4c:	4630      	mov	r0, r6
 8009e4e:	f000 f868 	bl	8009f22 <__malloc_unlock>
 8009e52:	e7e4      	b.n	8009e1e <_malloc_r+0x1e>
 8009e54:	680b      	ldr	r3, [r1, #0]
 8009e56:	1b5b      	subs	r3, r3, r5
 8009e58:	d418      	bmi.n	8009e8c <_malloc_r+0x8c>
 8009e5a:	2b0b      	cmp	r3, #11
 8009e5c:	d90f      	bls.n	8009e7e <_malloc_r+0x7e>
 8009e5e:	600b      	str	r3, [r1, #0]
 8009e60:	50cd      	str	r5, [r1, r3]
 8009e62:	18cc      	adds	r4, r1, r3
 8009e64:	4630      	mov	r0, r6
 8009e66:	f000 f85c 	bl	8009f22 <__malloc_unlock>
 8009e6a:	f104 000b 	add.w	r0, r4, #11
 8009e6e:	1d23      	adds	r3, r4, #4
 8009e70:	f020 0007 	bic.w	r0, r0, #7
 8009e74:	1ac3      	subs	r3, r0, r3
 8009e76:	d0d3      	beq.n	8009e20 <_malloc_r+0x20>
 8009e78:	425a      	negs	r2, r3
 8009e7a:	50e2      	str	r2, [r4, r3]
 8009e7c:	e7d0      	b.n	8009e20 <_malloc_r+0x20>
 8009e7e:	428c      	cmp	r4, r1
 8009e80:	684b      	ldr	r3, [r1, #4]
 8009e82:	bf16      	itet	ne
 8009e84:	6063      	strne	r3, [r4, #4]
 8009e86:	6013      	streq	r3, [r2, #0]
 8009e88:	460c      	movne	r4, r1
 8009e8a:	e7eb      	b.n	8009e64 <_malloc_r+0x64>
 8009e8c:	460c      	mov	r4, r1
 8009e8e:	6849      	ldr	r1, [r1, #4]
 8009e90:	e7cc      	b.n	8009e2c <_malloc_r+0x2c>
 8009e92:	1cc4      	adds	r4, r0, #3
 8009e94:	f024 0403 	bic.w	r4, r4, #3
 8009e98:	42a0      	cmp	r0, r4
 8009e9a:	d005      	beq.n	8009ea8 <_malloc_r+0xa8>
 8009e9c:	1a21      	subs	r1, r4, r0
 8009e9e:	4630      	mov	r0, r6
 8009ea0:	f000 f82e 	bl	8009f00 <_sbrk_r>
 8009ea4:	3001      	adds	r0, #1
 8009ea6:	d0cf      	beq.n	8009e48 <_malloc_r+0x48>
 8009ea8:	6025      	str	r5, [r4, #0]
 8009eaa:	e7db      	b.n	8009e64 <_malloc_r+0x64>
 8009eac:	200000d4 	.word	0x200000d4
 8009eb0:	200000d8 	.word	0x200000d8

08009eb4 <_realloc_r>:
 8009eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eb6:	4607      	mov	r7, r0
 8009eb8:	4614      	mov	r4, r2
 8009eba:	460e      	mov	r6, r1
 8009ebc:	b921      	cbnz	r1, 8009ec8 <_realloc_r+0x14>
 8009ebe:	4611      	mov	r1, r2
 8009ec0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009ec4:	f7ff bf9c 	b.w	8009e00 <_malloc_r>
 8009ec8:	b922      	cbnz	r2, 8009ed4 <_realloc_r+0x20>
 8009eca:	f7ff ff4b 	bl	8009d64 <_free_r>
 8009ece:	4625      	mov	r5, r4
 8009ed0:	4628      	mov	r0, r5
 8009ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ed4:	f000 f826 	bl	8009f24 <_malloc_usable_size_r>
 8009ed8:	42a0      	cmp	r0, r4
 8009eda:	d20f      	bcs.n	8009efc <_realloc_r+0x48>
 8009edc:	4621      	mov	r1, r4
 8009ede:	4638      	mov	r0, r7
 8009ee0:	f7ff ff8e 	bl	8009e00 <_malloc_r>
 8009ee4:	4605      	mov	r5, r0
 8009ee6:	2800      	cmp	r0, #0
 8009ee8:	d0f2      	beq.n	8009ed0 <_realloc_r+0x1c>
 8009eea:	4631      	mov	r1, r6
 8009eec:	4622      	mov	r2, r4
 8009eee:	f7ff ff15 	bl	8009d1c <memcpy>
 8009ef2:	4631      	mov	r1, r6
 8009ef4:	4638      	mov	r0, r7
 8009ef6:	f7ff ff35 	bl	8009d64 <_free_r>
 8009efa:	e7e9      	b.n	8009ed0 <_realloc_r+0x1c>
 8009efc:	4635      	mov	r5, r6
 8009efe:	e7e7      	b.n	8009ed0 <_realloc_r+0x1c>

08009f00 <_sbrk_r>:
 8009f00:	b538      	push	{r3, r4, r5, lr}
 8009f02:	4c06      	ldr	r4, [pc, #24]	; (8009f1c <_sbrk_r+0x1c>)
 8009f04:	2300      	movs	r3, #0
 8009f06:	4605      	mov	r5, r0
 8009f08:	4608      	mov	r0, r1
 8009f0a:	6023      	str	r3, [r4, #0]
 8009f0c:	f7ff fb6e 	bl	80095ec <_sbrk>
 8009f10:	1c43      	adds	r3, r0, #1
 8009f12:	d102      	bne.n	8009f1a <_sbrk_r+0x1a>
 8009f14:	6823      	ldr	r3, [r4, #0]
 8009f16:	b103      	cbz	r3, 8009f1a <_sbrk_r+0x1a>
 8009f18:	602b      	str	r3, [r5, #0]
 8009f1a:	bd38      	pop	{r3, r4, r5, pc}
 8009f1c:	200008a4 	.word	0x200008a4

08009f20 <__malloc_lock>:
 8009f20:	4770      	bx	lr

08009f22 <__malloc_unlock>:
 8009f22:	4770      	bx	lr

08009f24 <_malloc_usable_size_r>:
 8009f24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f28:	1f18      	subs	r0, r3, #4
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	bfbc      	itt	lt
 8009f2e:	580b      	ldrlt	r3, [r1, r0]
 8009f30:	18c0      	addlt	r0, r0, r3
 8009f32:	4770      	bx	lr
 8009f34:	0000      	movs	r0, r0
	...

08009f38 <cos>:
 8009f38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009f3a:	ec51 0b10 	vmov	r0, r1, d0
 8009f3e:	4a1e      	ldr	r2, [pc, #120]	; (8009fb8 <cos+0x80>)
 8009f40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009f44:	4293      	cmp	r3, r2
 8009f46:	dc06      	bgt.n	8009f56 <cos+0x1e>
 8009f48:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8009fb0 <cos+0x78>
 8009f4c:	f000 fa2c 	bl	800a3a8 <__kernel_cos>
 8009f50:	ec51 0b10 	vmov	r0, r1, d0
 8009f54:	e007      	b.n	8009f66 <cos+0x2e>
 8009f56:	4a19      	ldr	r2, [pc, #100]	; (8009fbc <cos+0x84>)
 8009f58:	4293      	cmp	r3, r2
 8009f5a:	dd09      	ble.n	8009f70 <cos+0x38>
 8009f5c:	ee10 2a10 	vmov	r2, s0
 8009f60:	460b      	mov	r3, r1
 8009f62:	f7f6 f991 	bl	8000288 <__aeabi_dsub>
 8009f66:	ec41 0b10 	vmov	d0, r0, r1
 8009f6a:	b005      	add	sp, #20
 8009f6c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009f70:	4668      	mov	r0, sp
 8009f72:	f000 f825 	bl	8009fc0 <__ieee754_rem_pio2>
 8009f76:	f000 0003 	and.w	r0, r0, #3
 8009f7a:	2801      	cmp	r0, #1
 8009f7c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009f80:	ed9d 0b00 	vldr	d0, [sp]
 8009f84:	d007      	beq.n	8009f96 <cos+0x5e>
 8009f86:	2802      	cmp	r0, #2
 8009f88:	d00e      	beq.n	8009fa8 <cos+0x70>
 8009f8a:	2800      	cmp	r0, #0
 8009f8c:	d0de      	beq.n	8009f4c <cos+0x14>
 8009f8e:	2001      	movs	r0, #1
 8009f90:	f000 fe12 	bl	800abb8 <__kernel_sin>
 8009f94:	e7dc      	b.n	8009f50 <cos+0x18>
 8009f96:	f000 fe0f 	bl	800abb8 <__kernel_sin>
 8009f9a:	ec53 2b10 	vmov	r2, r3, d0
 8009f9e:	ee10 0a10 	vmov	r0, s0
 8009fa2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009fa6:	e7de      	b.n	8009f66 <cos+0x2e>
 8009fa8:	f000 f9fe 	bl	800a3a8 <__kernel_cos>
 8009fac:	e7f5      	b.n	8009f9a <cos+0x62>
 8009fae:	bf00      	nop
	...
 8009fb8:	3fe921fb 	.word	0x3fe921fb
 8009fbc:	7fefffff 	.word	0x7fefffff

08009fc0 <__ieee754_rem_pio2>:
 8009fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fc4:	ec57 6b10 	vmov	r6, r7, d0
 8009fc8:	4bc3      	ldr	r3, [pc, #780]	; (800a2d8 <__ieee754_rem_pio2+0x318>)
 8009fca:	b08d      	sub	sp, #52	; 0x34
 8009fcc:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8009fd0:	4598      	cmp	r8, r3
 8009fd2:	4604      	mov	r4, r0
 8009fd4:	9704      	str	r7, [sp, #16]
 8009fd6:	dc07      	bgt.n	8009fe8 <__ieee754_rem_pio2+0x28>
 8009fd8:	2200      	movs	r2, #0
 8009fda:	2300      	movs	r3, #0
 8009fdc:	ed84 0b00 	vstr	d0, [r4]
 8009fe0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009fe4:	2500      	movs	r5, #0
 8009fe6:	e027      	b.n	800a038 <__ieee754_rem_pio2+0x78>
 8009fe8:	4bbc      	ldr	r3, [pc, #752]	; (800a2dc <__ieee754_rem_pio2+0x31c>)
 8009fea:	4598      	cmp	r8, r3
 8009fec:	dc75      	bgt.n	800a0da <__ieee754_rem_pio2+0x11a>
 8009fee:	9b04      	ldr	r3, [sp, #16]
 8009ff0:	4dbb      	ldr	r5, [pc, #748]	; (800a2e0 <__ieee754_rem_pio2+0x320>)
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	ee10 0a10 	vmov	r0, s0
 8009ff8:	a3a9      	add	r3, pc, #676	; (adr r3, 800a2a0 <__ieee754_rem_pio2+0x2e0>)
 8009ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ffe:	4639      	mov	r1, r7
 800a000:	dd36      	ble.n	800a070 <__ieee754_rem_pio2+0xb0>
 800a002:	f7f6 f941 	bl	8000288 <__aeabi_dsub>
 800a006:	45a8      	cmp	r8, r5
 800a008:	4606      	mov	r6, r0
 800a00a:	460f      	mov	r7, r1
 800a00c:	d018      	beq.n	800a040 <__ieee754_rem_pio2+0x80>
 800a00e:	a3a6      	add	r3, pc, #664	; (adr r3, 800a2a8 <__ieee754_rem_pio2+0x2e8>)
 800a010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a014:	f7f6 f938 	bl	8000288 <__aeabi_dsub>
 800a018:	4602      	mov	r2, r0
 800a01a:	460b      	mov	r3, r1
 800a01c:	e9c4 2300 	strd	r2, r3, [r4]
 800a020:	4630      	mov	r0, r6
 800a022:	4639      	mov	r1, r7
 800a024:	f7f6 f930 	bl	8000288 <__aeabi_dsub>
 800a028:	a39f      	add	r3, pc, #636	; (adr r3, 800a2a8 <__ieee754_rem_pio2+0x2e8>)
 800a02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02e:	f7f6 f92b 	bl	8000288 <__aeabi_dsub>
 800a032:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a036:	2501      	movs	r5, #1
 800a038:	4628      	mov	r0, r5
 800a03a:	b00d      	add	sp, #52	; 0x34
 800a03c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a040:	a39b      	add	r3, pc, #620	; (adr r3, 800a2b0 <__ieee754_rem_pio2+0x2f0>)
 800a042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a046:	f7f6 f91f 	bl	8000288 <__aeabi_dsub>
 800a04a:	a39b      	add	r3, pc, #620	; (adr r3, 800a2b8 <__ieee754_rem_pio2+0x2f8>)
 800a04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a050:	4606      	mov	r6, r0
 800a052:	460f      	mov	r7, r1
 800a054:	f7f6 f918 	bl	8000288 <__aeabi_dsub>
 800a058:	4602      	mov	r2, r0
 800a05a:	460b      	mov	r3, r1
 800a05c:	e9c4 2300 	strd	r2, r3, [r4]
 800a060:	4630      	mov	r0, r6
 800a062:	4639      	mov	r1, r7
 800a064:	f7f6 f910 	bl	8000288 <__aeabi_dsub>
 800a068:	a393      	add	r3, pc, #588	; (adr r3, 800a2b8 <__ieee754_rem_pio2+0x2f8>)
 800a06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a06e:	e7de      	b.n	800a02e <__ieee754_rem_pio2+0x6e>
 800a070:	f7f6 f90c 	bl	800028c <__adddf3>
 800a074:	45a8      	cmp	r8, r5
 800a076:	4606      	mov	r6, r0
 800a078:	460f      	mov	r7, r1
 800a07a:	d016      	beq.n	800a0aa <__ieee754_rem_pio2+0xea>
 800a07c:	a38a      	add	r3, pc, #552	; (adr r3, 800a2a8 <__ieee754_rem_pio2+0x2e8>)
 800a07e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a082:	f7f6 f903 	bl	800028c <__adddf3>
 800a086:	4602      	mov	r2, r0
 800a088:	460b      	mov	r3, r1
 800a08a:	e9c4 2300 	strd	r2, r3, [r4]
 800a08e:	4630      	mov	r0, r6
 800a090:	4639      	mov	r1, r7
 800a092:	f7f6 f8f9 	bl	8000288 <__aeabi_dsub>
 800a096:	a384      	add	r3, pc, #528	; (adr r3, 800a2a8 <__ieee754_rem_pio2+0x2e8>)
 800a098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a09c:	f7f6 f8f6 	bl	800028c <__adddf3>
 800a0a0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800a0a4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a0a8:	e7c6      	b.n	800a038 <__ieee754_rem_pio2+0x78>
 800a0aa:	a381      	add	r3, pc, #516	; (adr r3, 800a2b0 <__ieee754_rem_pio2+0x2f0>)
 800a0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0b0:	f7f6 f8ec 	bl	800028c <__adddf3>
 800a0b4:	a380      	add	r3, pc, #512	; (adr r3, 800a2b8 <__ieee754_rem_pio2+0x2f8>)
 800a0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ba:	4606      	mov	r6, r0
 800a0bc:	460f      	mov	r7, r1
 800a0be:	f7f6 f8e5 	bl	800028c <__adddf3>
 800a0c2:	4602      	mov	r2, r0
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	e9c4 2300 	strd	r2, r3, [r4]
 800a0ca:	4630      	mov	r0, r6
 800a0cc:	4639      	mov	r1, r7
 800a0ce:	f7f6 f8db 	bl	8000288 <__aeabi_dsub>
 800a0d2:	a379      	add	r3, pc, #484	; (adr r3, 800a2b8 <__ieee754_rem_pio2+0x2f8>)
 800a0d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0d8:	e7e0      	b.n	800a09c <__ieee754_rem_pio2+0xdc>
 800a0da:	4b82      	ldr	r3, [pc, #520]	; (800a2e4 <__ieee754_rem_pio2+0x324>)
 800a0dc:	4598      	cmp	r8, r3
 800a0de:	f300 80d0 	bgt.w	800a282 <__ieee754_rem_pio2+0x2c2>
 800a0e2:	f000 fe23 	bl	800ad2c <fabs>
 800a0e6:	ec57 6b10 	vmov	r6, r7, d0
 800a0ea:	ee10 0a10 	vmov	r0, s0
 800a0ee:	a374      	add	r3, pc, #464	; (adr r3, 800a2c0 <__ieee754_rem_pio2+0x300>)
 800a0f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0f4:	4639      	mov	r1, r7
 800a0f6:	f7f6 fa7f 	bl	80005f8 <__aeabi_dmul>
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	4b7a      	ldr	r3, [pc, #488]	; (800a2e8 <__ieee754_rem_pio2+0x328>)
 800a0fe:	f7f6 f8c5 	bl	800028c <__adddf3>
 800a102:	f7f6 fd13 	bl	8000b2c <__aeabi_d2iz>
 800a106:	4605      	mov	r5, r0
 800a108:	f7f6 fa0c 	bl	8000524 <__aeabi_i2d>
 800a10c:	a364      	add	r3, pc, #400	; (adr r3, 800a2a0 <__ieee754_rem_pio2+0x2e0>)
 800a10e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a112:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a116:	f7f6 fa6f 	bl	80005f8 <__aeabi_dmul>
 800a11a:	4602      	mov	r2, r0
 800a11c:	460b      	mov	r3, r1
 800a11e:	4630      	mov	r0, r6
 800a120:	4639      	mov	r1, r7
 800a122:	f7f6 f8b1 	bl	8000288 <__aeabi_dsub>
 800a126:	a360      	add	r3, pc, #384	; (adr r3, 800a2a8 <__ieee754_rem_pio2+0x2e8>)
 800a128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a12c:	4682      	mov	sl, r0
 800a12e:	468b      	mov	fp, r1
 800a130:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a134:	f7f6 fa60 	bl	80005f8 <__aeabi_dmul>
 800a138:	2d1f      	cmp	r5, #31
 800a13a:	4606      	mov	r6, r0
 800a13c:	460f      	mov	r7, r1
 800a13e:	dc0c      	bgt.n	800a15a <__ieee754_rem_pio2+0x19a>
 800a140:	1e6a      	subs	r2, r5, #1
 800a142:	4b6a      	ldr	r3, [pc, #424]	; (800a2ec <__ieee754_rem_pio2+0x32c>)
 800a144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a148:	4543      	cmp	r3, r8
 800a14a:	d006      	beq.n	800a15a <__ieee754_rem_pio2+0x19a>
 800a14c:	4632      	mov	r2, r6
 800a14e:	463b      	mov	r3, r7
 800a150:	4650      	mov	r0, sl
 800a152:	4659      	mov	r1, fp
 800a154:	f7f6 f898 	bl	8000288 <__aeabi_dsub>
 800a158:	e00e      	b.n	800a178 <__ieee754_rem_pio2+0x1b8>
 800a15a:	4632      	mov	r2, r6
 800a15c:	463b      	mov	r3, r7
 800a15e:	4650      	mov	r0, sl
 800a160:	4659      	mov	r1, fp
 800a162:	f7f6 f891 	bl	8000288 <__aeabi_dsub>
 800a166:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a16a:	9305      	str	r3, [sp, #20]
 800a16c:	9a05      	ldr	r2, [sp, #20]
 800a16e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a172:	1ad3      	subs	r3, r2, r3
 800a174:	2b10      	cmp	r3, #16
 800a176:	dc02      	bgt.n	800a17e <__ieee754_rem_pio2+0x1be>
 800a178:	e9c4 0100 	strd	r0, r1, [r4]
 800a17c:	e039      	b.n	800a1f2 <__ieee754_rem_pio2+0x232>
 800a17e:	a34c      	add	r3, pc, #304	; (adr r3, 800a2b0 <__ieee754_rem_pio2+0x2f0>)
 800a180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a184:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a188:	f7f6 fa36 	bl	80005f8 <__aeabi_dmul>
 800a18c:	4606      	mov	r6, r0
 800a18e:	460f      	mov	r7, r1
 800a190:	4602      	mov	r2, r0
 800a192:	460b      	mov	r3, r1
 800a194:	4650      	mov	r0, sl
 800a196:	4659      	mov	r1, fp
 800a198:	f7f6 f876 	bl	8000288 <__aeabi_dsub>
 800a19c:	4602      	mov	r2, r0
 800a19e:	460b      	mov	r3, r1
 800a1a0:	4680      	mov	r8, r0
 800a1a2:	4689      	mov	r9, r1
 800a1a4:	4650      	mov	r0, sl
 800a1a6:	4659      	mov	r1, fp
 800a1a8:	f7f6 f86e 	bl	8000288 <__aeabi_dsub>
 800a1ac:	4632      	mov	r2, r6
 800a1ae:	463b      	mov	r3, r7
 800a1b0:	f7f6 f86a 	bl	8000288 <__aeabi_dsub>
 800a1b4:	a340      	add	r3, pc, #256	; (adr r3, 800a2b8 <__ieee754_rem_pio2+0x2f8>)
 800a1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ba:	4606      	mov	r6, r0
 800a1bc:	460f      	mov	r7, r1
 800a1be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1c2:	f7f6 fa19 	bl	80005f8 <__aeabi_dmul>
 800a1c6:	4632      	mov	r2, r6
 800a1c8:	463b      	mov	r3, r7
 800a1ca:	f7f6 f85d 	bl	8000288 <__aeabi_dsub>
 800a1ce:	4602      	mov	r2, r0
 800a1d0:	460b      	mov	r3, r1
 800a1d2:	4606      	mov	r6, r0
 800a1d4:	460f      	mov	r7, r1
 800a1d6:	4640      	mov	r0, r8
 800a1d8:	4649      	mov	r1, r9
 800a1da:	f7f6 f855 	bl	8000288 <__aeabi_dsub>
 800a1de:	9a05      	ldr	r2, [sp, #20]
 800a1e0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a1e4:	1ad3      	subs	r3, r2, r3
 800a1e6:	2b31      	cmp	r3, #49	; 0x31
 800a1e8:	dc20      	bgt.n	800a22c <__ieee754_rem_pio2+0x26c>
 800a1ea:	e9c4 0100 	strd	r0, r1, [r4]
 800a1ee:	46c2      	mov	sl, r8
 800a1f0:	46cb      	mov	fp, r9
 800a1f2:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a1f6:	4650      	mov	r0, sl
 800a1f8:	4642      	mov	r2, r8
 800a1fa:	464b      	mov	r3, r9
 800a1fc:	4659      	mov	r1, fp
 800a1fe:	f7f6 f843 	bl	8000288 <__aeabi_dsub>
 800a202:	463b      	mov	r3, r7
 800a204:	4632      	mov	r2, r6
 800a206:	f7f6 f83f 	bl	8000288 <__aeabi_dsub>
 800a20a:	9b04      	ldr	r3, [sp, #16]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a212:	f6bf af11 	bge.w	800a038 <__ieee754_rem_pio2+0x78>
 800a216:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a21a:	6063      	str	r3, [r4, #4]
 800a21c:	f8c4 8000 	str.w	r8, [r4]
 800a220:	60a0      	str	r0, [r4, #8]
 800a222:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a226:	60e3      	str	r3, [r4, #12]
 800a228:	426d      	negs	r5, r5
 800a22a:	e705      	b.n	800a038 <__ieee754_rem_pio2+0x78>
 800a22c:	a326      	add	r3, pc, #152	; (adr r3, 800a2c8 <__ieee754_rem_pio2+0x308>)
 800a22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a232:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a236:	f7f6 f9df 	bl	80005f8 <__aeabi_dmul>
 800a23a:	4606      	mov	r6, r0
 800a23c:	460f      	mov	r7, r1
 800a23e:	4602      	mov	r2, r0
 800a240:	460b      	mov	r3, r1
 800a242:	4640      	mov	r0, r8
 800a244:	4649      	mov	r1, r9
 800a246:	f7f6 f81f 	bl	8000288 <__aeabi_dsub>
 800a24a:	4602      	mov	r2, r0
 800a24c:	460b      	mov	r3, r1
 800a24e:	4682      	mov	sl, r0
 800a250:	468b      	mov	fp, r1
 800a252:	4640      	mov	r0, r8
 800a254:	4649      	mov	r1, r9
 800a256:	f7f6 f817 	bl	8000288 <__aeabi_dsub>
 800a25a:	4632      	mov	r2, r6
 800a25c:	463b      	mov	r3, r7
 800a25e:	f7f6 f813 	bl	8000288 <__aeabi_dsub>
 800a262:	a31b      	add	r3, pc, #108	; (adr r3, 800a2d0 <__ieee754_rem_pio2+0x310>)
 800a264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a268:	4606      	mov	r6, r0
 800a26a:	460f      	mov	r7, r1
 800a26c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a270:	f7f6 f9c2 	bl	80005f8 <__aeabi_dmul>
 800a274:	4632      	mov	r2, r6
 800a276:	463b      	mov	r3, r7
 800a278:	f7f6 f806 	bl	8000288 <__aeabi_dsub>
 800a27c:	4606      	mov	r6, r0
 800a27e:	460f      	mov	r7, r1
 800a280:	e764      	b.n	800a14c <__ieee754_rem_pio2+0x18c>
 800a282:	4b1b      	ldr	r3, [pc, #108]	; (800a2f0 <__ieee754_rem_pio2+0x330>)
 800a284:	4598      	cmp	r8, r3
 800a286:	dd35      	ble.n	800a2f4 <__ieee754_rem_pio2+0x334>
 800a288:	ee10 2a10 	vmov	r2, s0
 800a28c:	463b      	mov	r3, r7
 800a28e:	4630      	mov	r0, r6
 800a290:	4639      	mov	r1, r7
 800a292:	f7f5 fff9 	bl	8000288 <__aeabi_dsub>
 800a296:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a29a:	e9c4 0100 	strd	r0, r1, [r4]
 800a29e:	e6a1      	b.n	8009fe4 <__ieee754_rem_pio2+0x24>
 800a2a0:	54400000 	.word	0x54400000
 800a2a4:	3ff921fb 	.word	0x3ff921fb
 800a2a8:	1a626331 	.word	0x1a626331
 800a2ac:	3dd0b461 	.word	0x3dd0b461
 800a2b0:	1a600000 	.word	0x1a600000
 800a2b4:	3dd0b461 	.word	0x3dd0b461
 800a2b8:	2e037073 	.word	0x2e037073
 800a2bc:	3ba3198a 	.word	0x3ba3198a
 800a2c0:	6dc9c883 	.word	0x6dc9c883
 800a2c4:	3fe45f30 	.word	0x3fe45f30
 800a2c8:	2e000000 	.word	0x2e000000
 800a2cc:	3ba3198a 	.word	0x3ba3198a
 800a2d0:	252049c1 	.word	0x252049c1
 800a2d4:	397b839a 	.word	0x397b839a
 800a2d8:	3fe921fb 	.word	0x3fe921fb
 800a2dc:	4002d97b 	.word	0x4002d97b
 800a2e0:	3ff921fb 	.word	0x3ff921fb
 800a2e4:	413921fb 	.word	0x413921fb
 800a2e8:	3fe00000 	.word	0x3fe00000
 800a2ec:	0800b090 	.word	0x0800b090
 800a2f0:	7fefffff 	.word	0x7fefffff
 800a2f4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800a2f8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800a2fc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800a300:	4630      	mov	r0, r6
 800a302:	460f      	mov	r7, r1
 800a304:	f7f6 fc12 	bl	8000b2c <__aeabi_d2iz>
 800a308:	f7f6 f90c 	bl	8000524 <__aeabi_i2d>
 800a30c:	4602      	mov	r2, r0
 800a30e:	460b      	mov	r3, r1
 800a310:	4630      	mov	r0, r6
 800a312:	4639      	mov	r1, r7
 800a314:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a318:	f7f5 ffb6 	bl	8000288 <__aeabi_dsub>
 800a31c:	2200      	movs	r2, #0
 800a31e:	4b1f      	ldr	r3, [pc, #124]	; (800a39c <__ieee754_rem_pio2+0x3dc>)
 800a320:	f7f6 f96a 	bl	80005f8 <__aeabi_dmul>
 800a324:	460f      	mov	r7, r1
 800a326:	4606      	mov	r6, r0
 800a328:	f7f6 fc00 	bl	8000b2c <__aeabi_d2iz>
 800a32c:	f7f6 f8fa 	bl	8000524 <__aeabi_i2d>
 800a330:	4602      	mov	r2, r0
 800a332:	460b      	mov	r3, r1
 800a334:	4630      	mov	r0, r6
 800a336:	4639      	mov	r1, r7
 800a338:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a33c:	f7f5 ffa4 	bl	8000288 <__aeabi_dsub>
 800a340:	2200      	movs	r2, #0
 800a342:	4b16      	ldr	r3, [pc, #88]	; (800a39c <__ieee754_rem_pio2+0x3dc>)
 800a344:	f7f6 f958 	bl	80005f8 <__aeabi_dmul>
 800a348:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a34c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800a350:	f04f 0803 	mov.w	r8, #3
 800a354:	2600      	movs	r6, #0
 800a356:	2700      	movs	r7, #0
 800a358:	4632      	mov	r2, r6
 800a35a:	463b      	mov	r3, r7
 800a35c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800a360:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800a364:	f7f6 fbb0 	bl	8000ac8 <__aeabi_dcmpeq>
 800a368:	b9b0      	cbnz	r0, 800a398 <__ieee754_rem_pio2+0x3d8>
 800a36a:	4b0d      	ldr	r3, [pc, #52]	; (800a3a0 <__ieee754_rem_pio2+0x3e0>)
 800a36c:	9301      	str	r3, [sp, #4]
 800a36e:	2302      	movs	r3, #2
 800a370:	9300      	str	r3, [sp, #0]
 800a372:	462a      	mov	r2, r5
 800a374:	4643      	mov	r3, r8
 800a376:	4621      	mov	r1, r4
 800a378:	a806      	add	r0, sp, #24
 800a37a:	f000 f8dd 	bl	800a538 <__kernel_rem_pio2>
 800a37e:	9b04      	ldr	r3, [sp, #16]
 800a380:	2b00      	cmp	r3, #0
 800a382:	4605      	mov	r5, r0
 800a384:	f6bf ae58 	bge.w	800a038 <__ieee754_rem_pio2+0x78>
 800a388:	6863      	ldr	r3, [r4, #4]
 800a38a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a38e:	6063      	str	r3, [r4, #4]
 800a390:	68e3      	ldr	r3, [r4, #12]
 800a392:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a396:	e746      	b.n	800a226 <__ieee754_rem_pio2+0x266>
 800a398:	46d0      	mov	r8, sl
 800a39a:	e7dd      	b.n	800a358 <__ieee754_rem_pio2+0x398>
 800a39c:	41700000 	.word	0x41700000
 800a3a0:	0800b110 	.word	0x0800b110
 800a3a4:	00000000 	.word	0x00000000

0800a3a8 <__kernel_cos>:
 800a3a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3ac:	ec59 8b10 	vmov	r8, r9, d0
 800a3b0:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800a3b4:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800a3b8:	ed2d 8b02 	vpush	{d8}
 800a3bc:	eeb0 8a41 	vmov.f32	s16, s2
 800a3c0:	eef0 8a61 	vmov.f32	s17, s3
 800a3c4:	da07      	bge.n	800a3d6 <__kernel_cos+0x2e>
 800a3c6:	ee10 0a10 	vmov	r0, s0
 800a3ca:	4649      	mov	r1, r9
 800a3cc:	f7f6 fbae 	bl	8000b2c <__aeabi_d2iz>
 800a3d0:	2800      	cmp	r0, #0
 800a3d2:	f000 8089 	beq.w	800a4e8 <__kernel_cos+0x140>
 800a3d6:	4642      	mov	r2, r8
 800a3d8:	464b      	mov	r3, r9
 800a3da:	4640      	mov	r0, r8
 800a3dc:	4649      	mov	r1, r9
 800a3de:	f7f6 f90b 	bl	80005f8 <__aeabi_dmul>
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	4b4e      	ldr	r3, [pc, #312]	; (800a520 <__kernel_cos+0x178>)
 800a3e6:	4604      	mov	r4, r0
 800a3e8:	460d      	mov	r5, r1
 800a3ea:	f7f6 f905 	bl	80005f8 <__aeabi_dmul>
 800a3ee:	a340      	add	r3, pc, #256	; (adr r3, 800a4f0 <__kernel_cos+0x148>)
 800a3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f4:	4682      	mov	sl, r0
 800a3f6:	468b      	mov	fp, r1
 800a3f8:	4620      	mov	r0, r4
 800a3fa:	4629      	mov	r1, r5
 800a3fc:	f7f6 f8fc 	bl	80005f8 <__aeabi_dmul>
 800a400:	a33d      	add	r3, pc, #244	; (adr r3, 800a4f8 <__kernel_cos+0x150>)
 800a402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a406:	f7f5 ff41 	bl	800028c <__adddf3>
 800a40a:	4622      	mov	r2, r4
 800a40c:	462b      	mov	r3, r5
 800a40e:	f7f6 f8f3 	bl	80005f8 <__aeabi_dmul>
 800a412:	a33b      	add	r3, pc, #236	; (adr r3, 800a500 <__kernel_cos+0x158>)
 800a414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a418:	f7f5 ff36 	bl	8000288 <__aeabi_dsub>
 800a41c:	4622      	mov	r2, r4
 800a41e:	462b      	mov	r3, r5
 800a420:	f7f6 f8ea 	bl	80005f8 <__aeabi_dmul>
 800a424:	a338      	add	r3, pc, #224	; (adr r3, 800a508 <__kernel_cos+0x160>)
 800a426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a42a:	f7f5 ff2f 	bl	800028c <__adddf3>
 800a42e:	4622      	mov	r2, r4
 800a430:	462b      	mov	r3, r5
 800a432:	f7f6 f8e1 	bl	80005f8 <__aeabi_dmul>
 800a436:	a336      	add	r3, pc, #216	; (adr r3, 800a510 <__kernel_cos+0x168>)
 800a438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a43c:	f7f5 ff24 	bl	8000288 <__aeabi_dsub>
 800a440:	4622      	mov	r2, r4
 800a442:	462b      	mov	r3, r5
 800a444:	f7f6 f8d8 	bl	80005f8 <__aeabi_dmul>
 800a448:	a333      	add	r3, pc, #204	; (adr r3, 800a518 <__kernel_cos+0x170>)
 800a44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a44e:	f7f5 ff1d 	bl	800028c <__adddf3>
 800a452:	4622      	mov	r2, r4
 800a454:	462b      	mov	r3, r5
 800a456:	f7f6 f8cf 	bl	80005f8 <__aeabi_dmul>
 800a45a:	4622      	mov	r2, r4
 800a45c:	462b      	mov	r3, r5
 800a45e:	f7f6 f8cb 	bl	80005f8 <__aeabi_dmul>
 800a462:	ec53 2b18 	vmov	r2, r3, d8
 800a466:	4604      	mov	r4, r0
 800a468:	460d      	mov	r5, r1
 800a46a:	4640      	mov	r0, r8
 800a46c:	4649      	mov	r1, r9
 800a46e:	f7f6 f8c3 	bl	80005f8 <__aeabi_dmul>
 800a472:	460b      	mov	r3, r1
 800a474:	4602      	mov	r2, r0
 800a476:	4629      	mov	r1, r5
 800a478:	4620      	mov	r0, r4
 800a47a:	f7f5 ff05 	bl	8000288 <__aeabi_dsub>
 800a47e:	4b29      	ldr	r3, [pc, #164]	; (800a524 <__kernel_cos+0x17c>)
 800a480:	429e      	cmp	r6, r3
 800a482:	4680      	mov	r8, r0
 800a484:	4689      	mov	r9, r1
 800a486:	dc11      	bgt.n	800a4ac <__kernel_cos+0x104>
 800a488:	4602      	mov	r2, r0
 800a48a:	460b      	mov	r3, r1
 800a48c:	4650      	mov	r0, sl
 800a48e:	4659      	mov	r1, fp
 800a490:	f7f5 fefa 	bl	8000288 <__aeabi_dsub>
 800a494:	460b      	mov	r3, r1
 800a496:	4924      	ldr	r1, [pc, #144]	; (800a528 <__kernel_cos+0x180>)
 800a498:	4602      	mov	r2, r0
 800a49a:	2000      	movs	r0, #0
 800a49c:	f7f5 fef4 	bl	8000288 <__aeabi_dsub>
 800a4a0:	ecbd 8b02 	vpop	{d8}
 800a4a4:	ec41 0b10 	vmov	d0, r0, r1
 800a4a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4ac:	4b1f      	ldr	r3, [pc, #124]	; (800a52c <__kernel_cos+0x184>)
 800a4ae:	491e      	ldr	r1, [pc, #120]	; (800a528 <__kernel_cos+0x180>)
 800a4b0:	429e      	cmp	r6, r3
 800a4b2:	bfcc      	ite	gt
 800a4b4:	4d1e      	ldrgt	r5, [pc, #120]	; (800a530 <__kernel_cos+0x188>)
 800a4b6:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800a4ba:	2400      	movs	r4, #0
 800a4bc:	4622      	mov	r2, r4
 800a4be:	462b      	mov	r3, r5
 800a4c0:	2000      	movs	r0, #0
 800a4c2:	f7f5 fee1 	bl	8000288 <__aeabi_dsub>
 800a4c6:	4622      	mov	r2, r4
 800a4c8:	4606      	mov	r6, r0
 800a4ca:	460f      	mov	r7, r1
 800a4cc:	462b      	mov	r3, r5
 800a4ce:	4650      	mov	r0, sl
 800a4d0:	4659      	mov	r1, fp
 800a4d2:	f7f5 fed9 	bl	8000288 <__aeabi_dsub>
 800a4d6:	4642      	mov	r2, r8
 800a4d8:	464b      	mov	r3, r9
 800a4da:	f7f5 fed5 	bl	8000288 <__aeabi_dsub>
 800a4de:	4602      	mov	r2, r0
 800a4e0:	460b      	mov	r3, r1
 800a4e2:	4630      	mov	r0, r6
 800a4e4:	4639      	mov	r1, r7
 800a4e6:	e7d9      	b.n	800a49c <__kernel_cos+0xf4>
 800a4e8:	2000      	movs	r0, #0
 800a4ea:	490f      	ldr	r1, [pc, #60]	; (800a528 <__kernel_cos+0x180>)
 800a4ec:	e7d8      	b.n	800a4a0 <__kernel_cos+0xf8>
 800a4ee:	bf00      	nop
 800a4f0:	be8838d4 	.word	0xbe8838d4
 800a4f4:	bda8fae9 	.word	0xbda8fae9
 800a4f8:	bdb4b1c4 	.word	0xbdb4b1c4
 800a4fc:	3e21ee9e 	.word	0x3e21ee9e
 800a500:	809c52ad 	.word	0x809c52ad
 800a504:	3e927e4f 	.word	0x3e927e4f
 800a508:	19cb1590 	.word	0x19cb1590
 800a50c:	3efa01a0 	.word	0x3efa01a0
 800a510:	16c15177 	.word	0x16c15177
 800a514:	3f56c16c 	.word	0x3f56c16c
 800a518:	5555554c 	.word	0x5555554c
 800a51c:	3fa55555 	.word	0x3fa55555
 800a520:	3fe00000 	.word	0x3fe00000
 800a524:	3fd33332 	.word	0x3fd33332
 800a528:	3ff00000 	.word	0x3ff00000
 800a52c:	3fe90000 	.word	0x3fe90000
 800a530:	3fd20000 	.word	0x3fd20000
 800a534:	00000000 	.word	0x00000000

0800a538 <__kernel_rem_pio2>:
 800a538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a53c:	ed2d 8b02 	vpush	{d8}
 800a540:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800a544:	1ed4      	subs	r4, r2, #3
 800a546:	9308      	str	r3, [sp, #32]
 800a548:	9101      	str	r1, [sp, #4]
 800a54a:	4bc5      	ldr	r3, [pc, #788]	; (800a860 <__kernel_rem_pio2+0x328>)
 800a54c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800a54e:	9009      	str	r0, [sp, #36]	; 0x24
 800a550:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a554:	9304      	str	r3, [sp, #16]
 800a556:	9b08      	ldr	r3, [sp, #32]
 800a558:	3b01      	subs	r3, #1
 800a55a:	9307      	str	r3, [sp, #28]
 800a55c:	2318      	movs	r3, #24
 800a55e:	fb94 f4f3 	sdiv	r4, r4, r3
 800a562:	f06f 0317 	mvn.w	r3, #23
 800a566:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800a56a:	fb04 3303 	mla	r3, r4, r3, r3
 800a56e:	eb03 0a02 	add.w	sl, r3, r2
 800a572:	9b04      	ldr	r3, [sp, #16]
 800a574:	9a07      	ldr	r2, [sp, #28]
 800a576:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800a850 <__kernel_rem_pio2+0x318>
 800a57a:	eb03 0802 	add.w	r8, r3, r2
 800a57e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800a580:	1aa7      	subs	r7, r4, r2
 800a582:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a586:	ae22      	add	r6, sp, #136	; 0x88
 800a588:	2500      	movs	r5, #0
 800a58a:	4545      	cmp	r5, r8
 800a58c:	dd13      	ble.n	800a5b6 <__kernel_rem_pio2+0x7e>
 800a58e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800a850 <__kernel_rem_pio2+0x318>
 800a592:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800a596:	2600      	movs	r6, #0
 800a598:	9b04      	ldr	r3, [sp, #16]
 800a59a:	429e      	cmp	r6, r3
 800a59c:	dc32      	bgt.n	800a604 <__kernel_rem_pio2+0xcc>
 800a59e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5a0:	9302      	str	r3, [sp, #8]
 800a5a2:	9b08      	ldr	r3, [sp, #32]
 800a5a4:	199d      	adds	r5, r3, r6
 800a5a6:	ab22      	add	r3, sp, #136	; 0x88
 800a5a8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a5ac:	9306      	str	r3, [sp, #24]
 800a5ae:	ec59 8b18 	vmov	r8, r9, d8
 800a5b2:	2700      	movs	r7, #0
 800a5b4:	e01f      	b.n	800a5f6 <__kernel_rem_pio2+0xbe>
 800a5b6:	42ef      	cmn	r7, r5
 800a5b8:	d407      	bmi.n	800a5ca <__kernel_rem_pio2+0x92>
 800a5ba:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a5be:	f7f5 ffb1 	bl	8000524 <__aeabi_i2d>
 800a5c2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a5c6:	3501      	adds	r5, #1
 800a5c8:	e7df      	b.n	800a58a <__kernel_rem_pio2+0x52>
 800a5ca:	ec51 0b18 	vmov	r0, r1, d8
 800a5ce:	e7f8      	b.n	800a5c2 <__kernel_rem_pio2+0x8a>
 800a5d0:	9906      	ldr	r1, [sp, #24]
 800a5d2:	9d02      	ldr	r5, [sp, #8]
 800a5d4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800a5d8:	9106      	str	r1, [sp, #24]
 800a5da:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800a5de:	9502      	str	r5, [sp, #8]
 800a5e0:	f7f6 f80a 	bl	80005f8 <__aeabi_dmul>
 800a5e4:	4602      	mov	r2, r0
 800a5e6:	460b      	mov	r3, r1
 800a5e8:	4640      	mov	r0, r8
 800a5ea:	4649      	mov	r1, r9
 800a5ec:	f7f5 fe4e 	bl	800028c <__adddf3>
 800a5f0:	3701      	adds	r7, #1
 800a5f2:	4680      	mov	r8, r0
 800a5f4:	4689      	mov	r9, r1
 800a5f6:	9b07      	ldr	r3, [sp, #28]
 800a5f8:	429f      	cmp	r7, r3
 800a5fa:	dde9      	ble.n	800a5d0 <__kernel_rem_pio2+0x98>
 800a5fc:	e8eb 8902 	strd	r8, r9, [fp], #8
 800a600:	3601      	adds	r6, #1
 800a602:	e7c9      	b.n	800a598 <__kernel_rem_pio2+0x60>
 800a604:	9b04      	ldr	r3, [sp, #16]
 800a606:	aa0e      	add	r2, sp, #56	; 0x38
 800a608:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a60c:	930c      	str	r3, [sp, #48]	; 0x30
 800a60e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800a610:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a614:	9c04      	ldr	r4, [sp, #16]
 800a616:	930b      	str	r3, [sp, #44]	; 0x2c
 800a618:	ab9a      	add	r3, sp, #616	; 0x268
 800a61a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800a61e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a622:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a626:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800a62a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800a62e:	ab9a      	add	r3, sp, #616	; 0x268
 800a630:	445b      	add	r3, fp
 800a632:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800a636:	2500      	movs	r5, #0
 800a638:	1b63      	subs	r3, r4, r5
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	dc78      	bgt.n	800a730 <__kernel_rem_pio2+0x1f8>
 800a63e:	4650      	mov	r0, sl
 800a640:	ec49 8b10 	vmov	d0, r8, r9
 800a644:	f000 fc00 	bl	800ae48 <scalbn>
 800a648:	ec57 6b10 	vmov	r6, r7, d0
 800a64c:	2200      	movs	r2, #0
 800a64e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a652:	ee10 0a10 	vmov	r0, s0
 800a656:	4639      	mov	r1, r7
 800a658:	f7f5 ffce 	bl	80005f8 <__aeabi_dmul>
 800a65c:	ec41 0b10 	vmov	d0, r0, r1
 800a660:	f000 fb6e 	bl	800ad40 <floor>
 800a664:	2200      	movs	r2, #0
 800a666:	ec51 0b10 	vmov	r0, r1, d0
 800a66a:	4b7e      	ldr	r3, [pc, #504]	; (800a864 <__kernel_rem_pio2+0x32c>)
 800a66c:	f7f5 ffc4 	bl	80005f8 <__aeabi_dmul>
 800a670:	4602      	mov	r2, r0
 800a672:	460b      	mov	r3, r1
 800a674:	4630      	mov	r0, r6
 800a676:	4639      	mov	r1, r7
 800a678:	f7f5 fe06 	bl	8000288 <__aeabi_dsub>
 800a67c:	460f      	mov	r7, r1
 800a67e:	4606      	mov	r6, r0
 800a680:	f7f6 fa54 	bl	8000b2c <__aeabi_d2iz>
 800a684:	9006      	str	r0, [sp, #24]
 800a686:	f7f5 ff4d 	bl	8000524 <__aeabi_i2d>
 800a68a:	4602      	mov	r2, r0
 800a68c:	460b      	mov	r3, r1
 800a68e:	4630      	mov	r0, r6
 800a690:	4639      	mov	r1, r7
 800a692:	f7f5 fdf9 	bl	8000288 <__aeabi_dsub>
 800a696:	f1ba 0f00 	cmp.w	sl, #0
 800a69a:	4606      	mov	r6, r0
 800a69c:	460f      	mov	r7, r1
 800a69e:	dd6c      	ble.n	800a77a <__kernel_rem_pio2+0x242>
 800a6a0:	1e62      	subs	r2, r4, #1
 800a6a2:	ab0e      	add	r3, sp, #56	; 0x38
 800a6a4:	f1ca 0118 	rsb	r1, sl, #24
 800a6a8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a6ac:	9d06      	ldr	r5, [sp, #24]
 800a6ae:	fa40 f301 	asr.w	r3, r0, r1
 800a6b2:	441d      	add	r5, r3
 800a6b4:	408b      	lsls	r3, r1
 800a6b6:	1ac0      	subs	r0, r0, r3
 800a6b8:	ab0e      	add	r3, sp, #56	; 0x38
 800a6ba:	9506      	str	r5, [sp, #24]
 800a6bc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a6c0:	f1ca 0317 	rsb	r3, sl, #23
 800a6c4:	fa40 f303 	asr.w	r3, r0, r3
 800a6c8:	9302      	str	r3, [sp, #8]
 800a6ca:	9b02      	ldr	r3, [sp, #8]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	dd62      	ble.n	800a796 <__kernel_rem_pio2+0x25e>
 800a6d0:	9b06      	ldr	r3, [sp, #24]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	3301      	adds	r3, #1
 800a6d6:	9306      	str	r3, [sp, #24]
 800a6d8:	4615      	mov	r5, r2
 800a6da:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a6de:	4294      	cmp	r4, r2
 800a6e0:	f300 8095 	bgt.w	800a80e <__kernel_rem_pio2+0x2d6>
 800a6e4:	f1ba 0f00 	cmp.w	sl, #0
 800a6e8:	dd07      	ble.n	800a6fa <__kernel_rem_pio2+0x1c2>
 800a6ea:	f1ba 0f01 	cmp.w	sl, #1
 800a6ee:	f000 80a2 	beq.w	800a836 <__kernel_rem_pio2+0x2fe>
 800a6f2:	f1ba 0f02 	cmp.w	sl, #2
 800a6f6:	f000 80c1 	beq.w	800a87c <__kernel_rem_pio2+0x344>
 800a6fa:	9b02      	ldr	r3, [sp, #8]
 800a6fc:	2b02      	cmp	r3, #2
 800a6fe:	d14a      	bne.n	800a796 <__kernel_rem_pio2+0x25e>
 800a700:	4632      	mov	r2, r6
 800a702:	463b      	mov	r3, r7
 800a704:	2000      	movs	r0, #0
 800a706:	4958      	ldr	r1, [pc, #352]	; (800a868 <__kernel_rem_pio2+0x330>)
 800a708:	f7f5 fdbe 	bl	8000288 <__aeabi_dsub>
 800a70c:	4606      	mov	r6, r0
 800a70e:	460f      	mov	r7, r1
 800a710:	2d00      	cmp	r5, #0
 800a712:	d040      	beq.n	800a796 <__kernel_rem_pio2+0x25e>
 800a714:	4650      	mov	r0, sl
 800a716:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800a858 <__kernel_rem_pio2+0x320>
 800a71a:	f000 fb95 	bl	800ae48 <scalbn>
 800a71e:	4630      	mov	r0, r6
 800a720:	4639      	mov	r1, r7
 800a722:	ec53 2b10 	vmov	r2, r3, d0
 800a726:	f7f5 fdaf 	bl	8000288 <__aeabi_dsub>
 800a72a:	4606      	mov	r6, r0
 800a72c:	460f      	mov	r7, r1
 800a72e:	e032      	b.n	800a796 <__kernel_rem_pio2+0x25e>
 800a730:	2200      	movs	r2, #0
 800a732:	4b4e      	ldr	r3, [pc, #312]	; (800a86c <__kernel_rem_pio2+0x334>)
 800a734:	4640      	mov	r0, r8
 800a736:	4649      	mov	r1, r9
 800a738:	f7f5 ff5e 	bl	80005f8 <__aeabi_dmul>
 800a73c:	f7f6 f9f6 	bl	8000b2c <__aeabi_d2iz>
 800a740:	f7f5 fef0 	bl	8000524 <__aeabi_i2d>
 800a744:	2200      	movs	r2, #0
 800a746:	4b4a      	ldr	r3, [pc, #296]	; (800a870 <__kernel_rem_pio2+0x338>)
 800a748:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a74c:	f7f5 ff54 	bl	80005f8 <__aeabi_dmul>
 800a750:	4602      	mov	r2, r0
 800a752:	460b      	mov	r3, r1
 800a754:	4640      	mov	r0, r8
 800a756:	4649      	mov	r1, r9
 800a758:	f7f5 fd96 	bl	8000288 <__aeabi_dsub>
 800a75c:	f7f6 f9e6 	bl	8000b2c <__aeabi_d2iz>
 800a760:	ab0e      	add	r3, sp, #56	; 0x38
 800a762:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800a766:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800a76a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a76e:	f7f5 fd8d 	bl	800028c <__adddf3>
 800a772:	3501      	adds	r5, #1
 800a774:	4680      	mov	r8, r0
 800a776:	4689      	mov	r9, r1
 800a778:	e75e      	b.n	800a638 <__kernel_rem_pio2+0x100>
 800a77a:	d105      	bne.n	800a788 <__kernel_rem_pio2+0x250>
 800a77c:	1e63      	subs	r3, r4, #1
 800a77e:	aa0e      	add	r2, sp, #56	; 0x38
 800a780:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a784:	15c3      	asrs	r3, r0, #23
 800a786:	e79f      	b.n	800a6c8 <__kernel_rem_pio2+0x190>
 800a788:	2200      	movs	r2, #0
 800a78a:	4b3a      	ldr	r3, [pc, #232]	; (800a874 <__kernel_rem_pio2+0x33c>)
 800a78c:	f7f6 f9ba 	bl	8000b04 <__aeabi_dcmpge>
 800a790:	2800      	cmp	r0, #0
 800a792:	d139      	bne.n	800a808 <__kernel_rem_pio2+0x2d0>
 800a794:	9002      	str	r0, [sp, #8]
 800a796:	2200      	movs	r2, #0
 800a798:	2300      	movs	r3, #0
 800a79a:	4630      	mov	r0, r6
 800a79c:	4639      	mov	r1, r7
 800a79e:	f7f6 f993 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7a2:	2800      	cmp	r0, #0
 800a7a4:	f000 80c7 	beq.w	800a936 <__kernel_rem_pio2+0x3fe>
 800a7a8:	1e65      	subs	r5, r4, #1
 800a7aa:	462b      	mov	r3, r5
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	9904      	ldr	r1, [sp, #16]
 800a7b0:	428b      	cmp	r3, r1
 800a7b2:	da6a      	bge.n	800a88a <__kernel_rem_pio2+0x352>
 800a7b4:	2a00      	cmp	r2, #0
 800a7b6:	f000 8088 	beq.w	800a8ca <__kernel_rem_pio2+0x392>
 800a7ba:	ab0e      	add	r3, sp, #56	; 0x38
 800a7bc:	f1aa 0a18 	sub.w	sl, sl, #24
 800a7c0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	f000 80b4 	beq.w	800a932 <__kernel_rem_pio2+0x3fa>
 800a7ca:	4650      	mov	r0, sl
 800a7cc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800a858 <__kernel_rem_pio2+0x320>
 800a7d0:	f000 fb3a 	bl	800ae48 <scalbn>
 800a7d4:	00ec      	lsls	r4, r5, #3
 800a7d6:	ab72      	add	r3, sp, #456	; 0x1c8
 800a7d8:	191e      	adds	r6, r3, r4
 800a7da:	ec59 8b10 	vmov	r8, r9, d0
 800a7de:	f106 0a08 	add.w	sl, r6, #8
 800a7e2:	462f      	mov	r7, r5
 800a7e4:	2f00      	cmp	r7, #0
 800a7e6:	f280 80df 	bge.w	800a9a8 <__kernel_rem_pio2+0x470>
 800a7ea:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800a850 <__kernel_rem_pio2+0x318>
 800a7ee:	f04f 0a00 	mov.w	sl, #0
 800a7f2:	eba5 030a 	sub.w	r3, r5, sl
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	f2c0 810a 	blt.w	800aa10 <__kernel_rem_pio2+0x4d8>
 800a7fc:	f8df b078 	ldr.w	fp, [pc, #120]	; 800a878 <__kernel_rem_pio2+0x340>
 800a800:	ec59 8b18 	vmov	r8, r9, d8
 800a804:	2700      	movs	r7, #0
 800a806:	e0f5      	b.n	800a9f4 <__kernel_rem_pio2+0x4bc>
 800a808:	2302      	movs	r3, #2
 800a80a:	9302      	str	r3, [sp, #8]
 800a80c:	e760      	b.n	800a6d0 <__kernel_rem_pio2+0x198>
 800a80e:	ab0e      	add	r3, sp, #56	; 0x38
 800a810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a814:	b94d      	cbnz	r5, 800a82a <__kernel_rem_pio2+0x2f2>
 800a816:	b12b      	cbz	r3, 800a824 <__kernel_rem_pio2+0x2ec>
 800a818:	a80e      	add	r0, sp, #56	; 0x38
 800a81a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800a81e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a822:	2301      	movs	r3, #1
 800a824:	3201      	adds	r2, #1
 800a826:	461d      	mov	r5, r3
 800a828:	e759      	b.n	800a6de <__kernel_rem_pio2+0x1a6>
 800a82a:	a80e      	add	r0, sp, #56	; 0x38
 800a82c:	1acb      	subs	r3, r1, r3
 800a82e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a832:	462b      	mov	r3, r5
 800a834:	e7f6      	b.n	800a824 <__kernel_rem_pio2+0x2ec>
 800a836:	1e62      	subs	r2, r4, #1
 800a838:	ab0e      	add	r3, sp, #56	; 0x38
 800a83a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a83e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a842:	a90e      	add	r1, sp, #56	; 0x38
 800a844:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a848:	e757      	b.n	800a6fa <__kernel_rem_pio2+0x1c2>
 800a84a:	bf00      	nop
 800a84c:	f3af 8000 	nop.w
	...
 800a85c:	3ff00000 	.word	0x3ff00000
 800a860:	0800b258 	.word	0x0800b258
 800a864:	40200000 	.word	0x40200000
 800a868:	3ff00000 	.word	0x3ff00000
 800a86c:	3e700000 	.word	0x3e700000
 800a870:	41700000 	.word	0x41700000
 800a874:	3fe00000 	.word	0x3fe00000
 800a878:	0800b218 	.word	0x0800b218
 800a87c:	1e62      	subs	r2, r4, #1
 800a87e:	ab0e      	add	r3, sp, #56	; 0x38
 800a880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a884:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a888:	e7db      	b.n	800a842 <__kernel_rem_pio2+0x30a>
 800a88a:	a90e      	add	r1, sp, #56	; 0x38
 800a88c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a890:	3b01      	subs	r3, #1
 800a892:	430a      	orrs	r2, r1
 800a894:	e78b      	b.n	800a7ae <__kernel_rem_pio2+0x276>
 800a896:	3301      	adds	r3, #1
 800a898:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a89c:	2900      	cmp	r1, #0
 800a89e:	d0fa      	beq.n	800a896 <__kernel_rem_pio2+0x35e>
 800a8a0:	9a08      	ldr	r2, [sp, #32]
 800a8a2:	4422      	add	r2, r4
 800a8a4:	00d2      	lsls	r2, r2, #3
 800a8a6:	a922      	add	r1, sp, #136	; 0x88
 800a8a8:	18e3      	adds	r3, r4, r3
 800a8aa:	9206      	str	r2, [sp, #24]
 800a8ac:	440a      	add	r2, r1
 800a8ae:	9302      	str	r3, [sp, #8]
 800a8b0:	f10b 0108 	add.w	r1, fp, #8
 800a8b4:	f102 0308 	add.w	r3, r2, #8
 800a8b8:	1c66      	adds	r6, r4, #1
 800a8ba:	910a      	str	r1, [sp, #40]	; 0x28
 800a8bc:	2500      	movs	r5, #0
 800a8be:	930d      	str	r3, [sp, #52]	; 0x34
 800a8c0:	9b02      	ldr	r3, [sp, #8]
 800a8c2:	42b3      	cmp	r3, r6
 800a8c4:	da04      	bge.n	800a8d0 <__kernel_rem_pio2+0x398>
 800a8c6:	461c      	mov	r4, r3
 800a8c8:	e6a6      	b.n	800a618 <__kernel_rem_pio2+0xe0>
 800a8ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a8cc:	2301      	movs	r3, #1
 800a8ce:	e7e3      	b.n	800a898 <__kernel_rem_pio2+0x360>
 800a8d0:	9b06      	ldr	r3, [sp, #24]
 800a8d2:	18ef      	adds	r7, r5, r3
 800a8d4:	ab22      	add	r3, sp, #136	; 0x88
 800a8d6:	441f      	add	r7, r3
 800a8d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8da:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a8de:	f7f5 fe21 	bl	8000524 <__aeabi_i2d>
 800a8e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8e4:	461c      	mov	r4, r3
 800a8e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8e8:	e9c7 0100 	strd	r0, r1, [r7]
 800a8ec:	eb03 0b05 	add.w	fp, r3, r5
 800a8f0:	2700      	movs	r7, #0
 800a8f2:	f04f 0800 	mov.w	r8, #0
 800a8f6:	f04f 0900 	mov.w	r9, #0
 800a8fa:	9b07      	ldr	r3, [sp, #28]
 800a8fc:	429f      	cmp	r7, r3
 800a8fe:	dd08      	ble.n	800a912 <__kernel_rem_pio2+0x3da>
 800a900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a902:	aa72      	add	r2, sp, #456	; 0x1c8
 800a904:	18eb      	adds	r3, r5, r3
 800a906:	4413      	add	r3, r2
 800a908:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800a90c:	3601      	adds	r6, #1
 800a90e:	3508      	adds	r5, #8
 800a910:	e7d6      	b.n	800a8c0 <__kernel_rem_pio2+0x388>
 800a912:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800a916:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800a91a:	f7f5 fe6d 	bl	80005f8 <__aeabi_dmul>
 800a91e:	4602      	mov	r2, r0
 800a920:	460b      	mov	r3, r1
 800a922:	4640      	mov	r0, r8
 800a924:	4649      	mov	r1, r9
 800a926:	f7f5 fcb1 	bl	800028c <__adddf3>
 800a92a:	3701      	adds	r7, #1
 800a92c:	4680      	mov	r8, r0
 800a92e:	4689      	mov	r9, r1
 800a930:	e7e3      	b.n	800a8fa <__kernel_rem_pio2+0x3c2>
 800a932:	3d01      	subs	r5, #1
 800a934:	e741      	b.n	800a7ba <__kernel_rem_pio2+0x282>
 800a936:	f1ca 0000 	rsb	r0, sl, #0
 800a93a:	ec47 6b10 	vmov	d0, r6, r7
 800a93e:	f000 fa83 	bl	800ae48 <scalbn>
 800a942:	ec57 6b10 	vmov	r6, r7, d0
 800a946:	2200      	movs	r2, #0
 800a948:	4b99      	ldr	r3, [pc, #612]	; (800abb0 <__kernel_rem_pio2+0x678>)
 800a94a:	ee10 0a10 	vmov	r0, s0
 800a94e:	4639      	mov	r1, r7
 800a950:	f7f6 f8d8 	bl	8000b04 <__aeabi_dcmpge>
 800a954:	b1f8      	cbz	r0, 800a996 <__kernel_rem_pio2+0x45e>
 800a956:	2200      	movs	r2, #0
 800a958:	4b96      	ldr	r3, [pc, #600]	; (800abb4 <__kernel_rem_pio2+0x67c>)
 800a95a:	4630      	mov	r0, r6
 800a95c:	4639      	mov	r1, r7
 800a95e:	f7f5 fe4b 	bl	80005f8 <__aeabi_dmul>
 800a962:	f7f6 f8e3 	bl	8000b2c <__aeabi_d2iz>
 800a966:	4680      	mov	r8, r0
 800a968:	f7f5 fddc 	bl	8000524 <__aeabi_i2d>
 800a96c:	2200      	movs	r2, #0
 800a96e:	4b90      	ldr	r3, [pc, #576]	; (800abb0 <__kernel_rem_pio2+0x678>)
 800a970:	f7f5 fe42 	bl	80005f8 <__aeabi_dmul>
 800a974:	460b      	mov	r3, r1
 800a976:	4602      	mov	r2, r0
 800a978:	4639      	mov	r1, r7
 800a97a:	4630      	mov	r0, r6
 800a97c:	f7f5 fc84 	bl	8000288 <__aeabi_dsub>
 800a980:	f7f6 f8d4 	bl	8000b2c <__aeabi_d2iz>
 800a984:	1c65      	adds	r5, r4, #1
 800a986:	ab0e      	add	r3, sp, #56	; 0x38
 800a988:	f10a 0a18 	add.w	sl, sl, #24
 800a98c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a990:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800a994:	e719      	b.n	800a7ca <__kernel_rem_pio2+0x292>
 800a996:	4630      	mov	r0, r6
 800a998:	4639      	mov	r1, r7
 800a99a:	f7f6 f8c7 	bl	8000b2c <__aeabi_d2iz>
 800a99e:	ab0e      	add	r3, sp, #56	; 0x38
 800a9a0:	4625      	mov	r5, r4
 800a9a2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a9a6:	e710      	b.n	800a7ca <__kernel_rem_pio2+0x292>
 800a9a8:	ab0e      	add	r3, sp, #56	; 0x38
 800a9aa:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800a9ae:	f7f5 fdb9 	bl	8000524 <__aeabi_i2d>
 800a9b2:	4642      	mov	r2, r8
 800a9b4:	464b      	mov	r3, r9
 800a9b6:	f7f5 fe1f 	bl	80005f8 <__aeabi_dmul>
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800a9c0:	4b7c      	ldr	r3, [pc, #496]	; (800abb4 <__kernel_rem_pio2+0x67c>)
 800a9c2:	4640      	mov	r0, r8
 800a9c4:	4649      	mov	r1, r9
 800a9c6:	f7f5 fe17 	bl	80005f8 <__aeabi_dmul>
 800a9ca:	3f01      	subs	r7, #1
 800a9cc:	4680      	mov	r8, r0
 800a9ce:	4689      	mov	r9, r1
 800a9d0:	e708      	b.n	800a7e4 <__kernel_rem_pio2+0x2ac>
 800a9d2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800a9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9da:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800a9de:	f7f5 fe0b 	bl	80005f8 <__aeabi_dmul>
 800a9e2:	4602      	mov	r2, r0
 800a9e4:	460b      	mov	r3, r1
 800a9e6:	4640      	mov	r0, r8
 800a9e8:	4649      	mov	r1, r9
 800a9ea:	f7f5 fc4f 	bl	800028c <__adddf3>
 800a9ee:	3701      	adds	r7, #1
 800a9f0:	4680      	mov	r8, r0
 800a9f2:	4689      	mov	r9, r1
 800a9f4:	9b04      	ldr	r3, [sp, #16]
 800a9f6:	429f      	cmp	r7, r3
 800a9f8:	dc01      	bgt.n	800a9fe <__kernel_rem_pio2+0x4c6>
 800a9fa:	45ba      	cmp	sl, r7
 800a9fc:	dae9      	bge.n	800a9d2 <__kernel_rem_pio2+0x49a>
 800a9fe:	ab4a      	add	r3, sp, #296	; 0x128
 800aa00:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800aa04:	e9c3 8900 	strd	r8, r9, [r3]
 800aa08:	f10a 0a01 	add.w	sl, sl, #1
 800aa0c:	3e08      	subs	r6, #8
 800aa0e:	e6f0      	b.n	800a7f2 <__kernel_rem_pio2+0x2ba>
 800aa10:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800aa12:	2b03      	cmp	r3, #3
 800aa14:	d85b      	bhi.n	800aace <__kernel_rem_pio2+0x596>
 800aa16:	e8df f003 	tbb	[pc, r3]
 800aa1a:	264a      	.short	0x264a
 800aa1c:	0226      	.short	0x0226
 800aa1e:	ab9a      	add	r3, sp, #616	; 0x268
 800aa20:	441c      	add	r4, r3
 800aa22:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800aa26:	46a2      	mov	sl, r4
 800aa28:	46ab      	mov	fp, r5
 800aa2a:	f1bb 0f00 	cmp.w	fp, #0
 800aa2e:	dc6c      	bgt.n	800ab0a <__kernel_rem_pio2+0x5d2>
 800aa30:	46a2      	mov	sl, r4
 800aa32:	46ab      	mov	fp, r5
 800aa34:	f1bb 0f01 	cmp.w	fp, #1
 800aa38:	f300 8086 	bgt.w	800ab48 <__kernel_rem_pio2+0x610>
 800aa3c:	2000      	movs	r0, #0
 800aa3e:	2100      	movs	r1, #0
 800aa40:	2d01      	cmp	r5, #1
 800aa42:	f300 80a0 	bgt.w	800ab86 <__kernel_rem_pio2+0x64e>
 800aa46:	9b02      	ldr	r3, [sp, #8]
 800aa48:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800aa4c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	f040 809e 	bne.w	800ab92 <__kernel_rem_pio2+0x65a>
 800aa56:	9b01      	ldr	r3, [sp, #4]
 800aa58:	e9c3 7800 	strd	r7, r8, [r3]
 800aa5c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800aa60:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800aa64:	e033      	b.n	800aace <__kernel_rem_pio2+0x596>
 800aa66:	3408      	adds	r4, #8
 800aa68:	ab4a      	add	r3, sp, #296	; 0x128
 800aa6a:	441c      	add	r4, r3
 800aa6c:	462e      	mov	r6, r5
 800aa6e:	2000      	movs	r0, #0
 800aa70:	2100      	movs	r1, #0
 800aa72:	2e00      	cmp	r6, #0
 800aa74:	da3a      	bge.n	800aaec <__kernel_rem_pio2+0x5b4>
 800aa76:	9b02      	ldr	r3, [sp, #8]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d03d      	beq.n	800aaf8 <__kernel_rem_pio2+0x5c0>
 800aa7c:	4602      	mov	r2, r0
 800aa7e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aa82:	9c01      	ldr	r4, [sp, #4]
 800aa84:	e9c4 2300 	strd	r2, r3, [r4]
 800aa88:	4602      	mov	r2, r0
 800aa8a:	460b      	mov	r3, r1
 800aa8c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800aa90:	f7f5 fbfa 	bl	8000288 <__aeabi_dsub>
 800aa94:	ae4c      	add	r6, sp, #304	; 0x130
 800aa96:	2401      	movs	r4, #1
 800aa98:	42a5      	cmp	r5, r4
 800aa9a:	da30      	bge.n	800aafe <__kernel_rem_pio2+0x5c6>
 800aa9c:	9b02      	ldr	r3, [sp, #8]
 800aa9e:	b113      	cbz	r3, 800aaa6 <__kernel_rem_pio2+0x56e>
 800aaa0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aaa4:	4619      	mov	r1, r3
 800aaa6:	9b01      	ldr	r3, [sp, #4]
 800aaa8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800aaac:	e00f      	b.n	800aace <__kernel_rem_pio2+0x596>
 800aaae:	ab9a      	add	r3, sp, #616	; 0x268
 800aab0:	441c      	add	r4, r3
 800aab2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800aab6:	2000      	movs	r0, #0
 800aab8:	2100      	movs	r1, #0
 800aaba:	2d00      	cmp	r5, #0
 800aabc:	da10      	bge.n	800aae0 <__kernel_rem_pio2+0x5a8>
 800aabe:	9b02      	ldr	r3, [sp, #8]
 800aac0:	b113      	cbz	r3, 800aac8 <__kernel_rem_pio2+0x590>
 800aac2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aac6:	4619      	mov	r1, r3
 800aac8:	9b01      	ldr	r3, [sp, #4]
 800aaca:	e9c3 0100 	strd	r0, r1, [r3]
 800aace:	9b06      	ldr	r3, [sp, #24]
 800aad0:	f003 0007 	and.w	r0, r3, #7
 800aad4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800aad8:	ecbd 8b02 	vpop	{d8}
 800aadc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aae0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800aae4:	f7f5 fbd2 	bl	800028c <__adddf3>
 800aae8:	3d01      	subs	r5, #1
 800aaea:	e7e6      	b.n	800aaba <__kernel_rem_pio2+0x582>
 800aaec:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800aaf0:	f7f5 fbcc 	bl	800028c <__adddf3>
 800aaf4:	3e01      	subs	r6, #1
 800aaf6:	e7bc      	b.n	800aa72 <__kernel_rem_pio2+0x53a>
 800aaf8:	4602      	mov	r2, r0
 800aafa:	460b      	mov	r3, r1
 800aafc:	e7c1      	b.n	800aa82 <__kernel_rem_pio2+0x54a>
 800aafe:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800ab02:	f7f5 fbc3 	bl	800028c <__adddf3>
 800ab06:	3401      	adds	r4, #1
 800ab08:	e7c6      	b.n	800aa98 <__kernel_rem_pio2+0x560>
 800ab0a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800ab0e:	ed3a 7b02 	vldmdb	sl!, {d7}
 800ab12:	4640      	mov	r0, r8
 800ab14:	ec53 2b17 	vmov	r2, r3, d7
 800ab18:	4649      	mov	r1, r9
 800ab1a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ab1e:	f7f5 fbb5 	bl	800028c <__adddf3>
 800ab22:	4602      	mov	r2, r0
 800ab24:	460b      	mov	r3, r1
 800ab26:	4606      	mov	r6, r0
 800ab28:	460f      	mov	r7, r1
 800ab2a:	4640      	mov	r0, r8
 800ab2c:	4649      	mov	r1, r9
 800ab2e:	f7f5 fbab 	bl	8000288 <__aeabi_dsub>
 800ab32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab36:	f7f5 fba9 	bl	800028c <__adddf3>
 800ab3a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800ab3e:	e9ca 0100 	strd	r0, r1, [sl]
 800ab42:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800ab46:	e770      	b.n	800aa2a <__kernel_rem_pio2+0x4f2>
 800ab48:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800ab4c:	ed3a 7b02 	vldmdb	sl!, {d7}
 800ab50:	4630      	mov	r0, r6
 800ab52:	ec53 2b17 	vmov	r2, r3, d7
 800ab56:	4639      	mov	r1, r7
 800ab58:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ab5c:	f7f5 fb96 	bl	800028c <__adddf3>
 800ab60:	4602      	mov	r2, r0
 800ab62:	460b      	mov	r3, r1
 800ab64:	4680      	mov	r8, r0
 800ab66:	4689      	mov	r9, r1
 800ab68:	4630      	mov	r0, r6
 800ab6a:	4639      	mov	r1, r7
 800ab6c:	f7f5 fb8c 	bl	8000288 <__aeabi_dsub>
 800ab70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab74:	f7f5 fb8a 	bl	800028c <__adddf3>
 800ab78:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800ab7c:	e9ca 0100 	strd	r0, r1, [sl]
 800ab80:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800ab84:	e756      	b.n	800aa34 <__kernel_rem_pio2+0x4fc>
 800ab86:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ab8a:	f7f5 fb7f 	bl	800028c <__adddf3>
 800ab8e:	3d01      	subs	r5, #1
 800ab90:	e756      	b.n	800aa40 <__kernel_rem_pio2+0x508>
 800ab92:	9b01      	ldr	r3, [sp, #4]
 800ab94:	9a01      	ldr	r2, [sp, #4]
 800ab96:	601f      	str	r7, [r3, #0]
 800ab98:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800ab9c:	605c      	str	r4, [r3, #4]
 800ab9e:	609d      	str	r5, [r3, #8]
 800aba0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800aba4:	60d3      	str	r3, [r2, #12]
 800aba6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800abaa:	6110      	str	r0, [r2, #16]
 800abac:	6153      	str	r3, [r2, #20]
 800abae:	e78e      	b.n	800aace <__kernel_rem_pio2+0x596>
 800abb0:	41700000 	.word	0x41700000
 800abb4:	3e700000 	.word	0x3e700000

0800abb8 <__kernel_sin>:
 800abb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abbc:	ec55 4b10 	vmov	r4, r5, d0
 800abc0:	b085      	sub	sp, #20
 800abc2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800abc6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800abca:	ed8d 1b00 	vstr	d1, [sp]
 800abce:	9002      	str	r0, [sp, #8]
 800abd0:	da06      	bge.n	800abe0 <__kernel_sin+0x28>
 800abd2:	ee10 0a10 	vmov	r0, s0
 800abd6:	4629      	mov	r1, r5
 800abd8:	f7f5 ffa8 	bl	8000b2c <__aeabi_d2iz>
 800abdc:	2800      	cmp	r0, #0
 800abde:	d051      	beq.n	800ac84 <__kernel_sin+0xcc>
 800abe0:	4622      	mov	r2, r4
 800abe2:	462b      	mov	r3, r5
 800abe4:	4620      	mov	r0, r4
 800abe6:	4629      	mov	r1, r5
 800abe8:	f7f5 fd06 	bl	80005f8 <__aeabi_dmul>
 800abec:	4682      	mov	sl, r0
 800abee:	468b      	mov	fp, r1
 800abf0:	4602      	mov	r2, r0
 800abf2:	460b      	mov	r3, r1
 800abf4:	4620      	mov	r0, r4
 800abf6:	4629      	mov	r1, r5
 800abf8:	f7f5 fcfe 	bl	80005f8 <__aeabi_dmul>
 800abfc:	a341      	add	r3, pc, #260	; (adr r3, 800ad04 <__kernel_sin+0x14c>)
 800abfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac02:	4680      	mov	r8, r0
 800ac04:	4689      	mov	r9, r1
 800ac06:	4650      	mov	r0, sl
 800ac08:	4659      	mov	r1, fp
 800ac0a:	f7f5 fcf5 	bl	80005f8 <__aeabi_dmul>
 800ac0e:	a33f      	add	r3, pc, #252	; (adr r3, 800ad0c <__kernel_sin+0x154>)
 800ac10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac14:	f7f5 fb38 	bl	8000288 <__aeabi_dsub>
 800ac18:	4652      	mov	r2, sl
 800ac1a:	465b      	mov	r3, fp
 800ac1c:	f7f5 fcec 	bl	80005f8 <__aeabi_dmul>
 800ac20:	a33c      	add	r3, pc, #240	; (adr r3, 800ad14 <__kernel_sin+0x15c>)
 800ac22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac26:	f7f5 fb31 	bl	800028c <__adddf3>
 800ac2a:	4652      	mov	r2, sl
 800ac2c:	465b      	mov	r3, fp
 800ac2e:	f7f5 fce3 	bl	80005f8 <__aeabi_dmul>
 800ac32:	a33a      	add	r3, pc, #232	; (adr r3, 800ad1c <__kernel_sin+0x164>)
 800ac34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac38:	f7f5 fb26 	bl	8000288 <__aeabi_dsub>
 800ac3c:	4652      	mov	r2, sl
 800ac3e:	465b      	mov	r3, fp
 800ac40:	f7f5 fcda 	bl	80005f8 <__aeabi_dmul>
 800ac44:	a337      	add	r3, pc, #220	; (adr r3, 800ad24 <__kernel_sin+0x16c>)
 800ac46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac4a:	f7f5 fb1f 	bl	800028c <__adddf3>
 800ac4e:	9b02      	ldr	r3, [sp, #8]
 800ac50:	4606      	mov	r6, r0
 800ac52:	460f      	mov	r7, r1
 800ac54:	b9db      	cbnz	r3, 800ac8e <__kernel_sin+0xd6>
 800ac56:	4602      	mov	r2, r0
 800ac58:	460b      	mov	r3, r1
 800ac5a:	4650      	mov	r0, sl
 800ac5c:	4659      	mov	r1, fp
 800ac5e:	f7f5 fccb 	bl	80005f8 <__aeabi_dmul>
 800ac62:	a325      	add	r3, pc, #148	; (adr r3, 800acf8 <__kernel_sin+0x140>)
 800ac64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac68:	f7f5 fb0e 	bl	8000288 <__aeabi_dsub>
 800ac6c:	4642      	mov	r2, r8
 800ac6e:	464b      	mov	r3, r9
 800ac70:	f7f5 fcc2 	bl	80005f8 <__aeabi_dmul>
 800ac74:	4602      	mov	r2, r0
 800ac76:	460b      	mov	r3, r1
 800ac78:	4620      	mov	r0, r4
 800ac7a:	4629      	mov	r1, r5
 800ac7c:	f7f5 fb06 	bl	800028c <__adddf3>
 800ac80:	4604      	mov	r4, r0
 800ac82:	460d      	mov	r5, r1
 800ac84:	ec45 4b10 	vmov	d0, r4, r5
 800ac88:	b005      	add	sp, #20
 800ac8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac8e:	2200      	movs	r2, #0
 800ac90:	4b1b      	ldr	r3, [pc, #108]	; (800ad00 <__kernel_sin+0x148>)
 800ac92:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ac96:	f7f5 fcaf 	bl	80005f8 <__aeabi_dmul>
 800ac9a:	4632      	mov	r2, r6
 800ac9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aca0:	463b      	mov	r3, r7
 800aca2:	4640      	mov	r0, r8
 800aca4:	4649      	mov	r1, r9
 800aca6:	f7f5 fca7 	bl	80005f8 <__aeabi_dmul>
 800acaa:	4602      	mov	r2, r0
 800acac:	460b      	mov	r3, r1
 800acae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acb2:	f7f5 fae9 	bl	8000288 <__aeabi_dsub>
 800acb6:	4652      	mov	r2, sl
 800acb8:	465b      	mov	r3, fp
 800acba:	f7f5 fc9d 	bl	80005f8 <__aeabi_dmul>
 800acbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800acc2:	f7f5 fae1 	bl	8000288 <__aeabi_dsub>
 800acc6:	a30c      	add	r3, pc, #48	; (adr r3, 800acf8 <__kernel_sin+0x140>)
 800acc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800accc:	4606      	mov	r6, r0
 800acce:	460f      	mov	r7, r1
 800acd0:	4640      	mov	r0, r8
 800acd2:	4649      	mov	r1, r9
 800acd4:	f7f5 fc90 	bl	80005f8 <__aeabi_dmul>
 800acd8:	4602      	mov	r2, r0
 800acda:	460b      	mov	r3, r1
 800acdc:	4630      	mov	r0, r6
 800acde:	4639      	mov	r1, r7
 800ace0:	f7f5 fad4 	bl	800028c <__adddf3>
 800ace4:	4602      	mov	r2, r0
 800ace6:	460b      	mov	r3, r1
 800ace8:	4620      	mov	r0, r4
 800acea:	4629      	mov	r1, r5
 800acec:	f7f5 facc 	bl	8000288 <__aeabi_dsub>
 800acf0:	e7c6      	b.n	800ac80 <__kernel_sin+0xc8>
 800acf2:	bf00      	nop
 800acf4:	f3af 8000 	nop.w
 800acf8:	55555549 	.word	0x55555549
 800acfc:	3fc55555 	.word	0x3fc55555
 800ad00:	3fe00000 	.word	0x3fe00000
 800ad04:	5acfd57c 	.word	0x5acfd57c
 800ad08:	3de5d93a 	.word	0x3de5d93a
 800ad0c:	8a2b9ceb 	.word	0x8a2b9ceb
 800ad10:	3e5ae5e6 	.word	0x3e5ae5e6
 800ad14:	57b1fe7d 	.word	0x57b1fe7d
 800ad18:	3ec71de3 	.word	0x3ec71de3
 800ad1c:	19c161d5 	.word	0x19c161d5
 800ad20:	3f2a01a0 	.word	0x3f2a01a0
 800ad24:	1110f8a6 	.word	0x1110f8a6
 800ad28:	3f811111 	.word	0x3f811111

0800ad2c <fabs>:
 800ad2c:	ec51 0b10 	vmov	r0, r1, d0
 800ad30:	ee10 2a10 	vmov	r2, s0
 800ad34:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ad38:	ec43 2b10 	vmov	d0, r2, r3
 800ad3c:	4770      	bx	lr
	...

0800ad40 <floor>:
 800ad40:	ec51 0b10 	vmov	r0, r1, d0
 800ad44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad48:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ad4c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800ad50:	2e13      	cmp	r6, #19
 800ad52:	460c      	mov	r4, r1
 800ad54:	ee10 5a10 	vmov	r5, s0
 800ad58:	4680      	mov	r8, r0
 800ad5a:	dc34      	bgt.n	800adc6 <floor+0x86>
 800ad5c:	2e00      	cmp	r6, #0
 800ad5e:	da16      	bge.n	800ad8e <floor+0x4e>
 800ad60:	a335      	add	r3, pc, #212	; (adr r3, 800ae38 <floor+0xf8>)
 800ad62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad66:	f7f5 fa91 	bl	800028c <__adddf3>
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	f7f5 fed3 	bl	8000b18 <__aeabi_dcmpgt>
 800ad72:	b148      	cbz	r0, 800ad88 <floor+0x48>
 800ad74:	2c00      	cmp	r4, #0
 800ad76:	da59      	bge.n	800ae2c <floor+0xec>
 800ad78:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800ad7c:	4a30      	ldr	r2, [pc, #192]	; (800ae40 <floor+0x100>)
 800ad7e:	432b      	orrs	r3, r5
 800ad80:	2500      	movs	r5, #0
 800ad82:	42ab      	cmp	r3, r5
 800ad84:	bf18      	it	ne
 800ad86:	4614      	movne	r4, r2
 800ad88:	4621      	mov	r1, r4
 800ad8a:	4628      	mov	r0, r5
 800ad8c:	e025      	b.n	800adda <floor+0x9a>
 800ad8e:	4f2d      	ldr	r7, [pc, #180]	; (800ae44 <floor+0x104>)
 800ad90:	4137      	asrs	r7, r6
 800ad92:	ea01 0307 	and.w	r3, r1, r7
 800ad96:	4303      	orrs	r3, r0
 800ad98:	d01f      	beq.n	800adda <floor+0x9a>
 800ad9a:	a327      	add	r3, pc, #156	; (adr r3, 800ae38 <floor+0xf8>)
 800ad9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ada0:	f7f5 fa74 	bl	800028c <__adddf3>
 800ada4:	2200      	movs	r2, #0
 800ada6:	2300      	movs	r3, #0
 800ada8:	f7f5 feb6 	bl	8000b18 <__aeabi_dcmpgt>
 800adac:	2800      	cmp	r0, #0
 800adae:	d0eb      	beq.n	800ad88 <floor+0x48>
 800adb0:	2c00      	cmp	r4, #0
 800adb2:	bfbe      	ittt	lt
 800adb4:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800adb8:	fa43 f606 	asrlt.w	r6, r3, r6
 800adbc:	19a4      	addlt	r4, r4, r6
 800adbe:	ea24 0407 	bic.w	r4, r4, r7
 800adc2:	2500      	movs	r5, #0
 800adc4:	e7e0      	b.n	800ad88 <floor+0x48>
 800adc6:	2e33      	cmp	r6, #51	; 0x33
 800adc8:	dd0b      	ble.n	800ade2 <floor+0xa2>
 800adca:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800adce:	d104      	bne.n	800adda <floor+0x9a>
 800add0:	ee10 2a10 	vmov	r2, s0
 800add4:	460b      	mov	r3, r1
 800add6:	f7f5 fa59 	bl	800028c <__adddf3>
 800adda:	ec41 0b10 	vmov	d0, r0, r1
 800adde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ade2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800ade6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800adea:	fa23 f707 	lsr.w	r7, r3, r7
 800adee:	4207      	tst	r7, r0
 800adf0:	d0f3      	beq.n	800adda <floor+0x9a>
 800adf2:	a311      	add	r3, pc, #68	; (adr r3, 800ae38 <floor+0xf8>)
 800adf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adf8:	f7f5 fa48 	bl	800028c <__adddf3>
 800adfc:	2200      	movs	r2, #0
 800adfe:	2300      	movs	r3, #0
 800ae00:	f7f5 fe8a 	bl	8000b18 <__aeabi_dcmpgt>
 800ae04:	2800      	cmp	r0, #0
 800ae06:	d0bf      	beq.n	800ad88 <floor+0x48>
 800ae08:	2c00      	cmp	r4, #0
 800ae0a:	da02      	bge.n	800ae12 <floor+0xd2>
 800ae0c:	2e14      	cmp	r6, #20
 800ae0e:	d103      	bne.n	800ae18 <floor+0xd8>
 800ae10:	3401      	adds	r4, #1
 800ae12:	ea25 0507 	bic.w	r5, r5, r7
 800ae16:	e7b7      	b.n	800ad88 <floor+0x48>
 800ae18:	2301      	movs	r3, #1
 800ae1a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ae1e:	fa03 f606 	lsl.w	r6, r3, r6
 800ae22:	4435      	add	r5, r6
 800ae24:	4545      	cmp	r5, r8
 800ae26:	bf38      	it	cc
 800ae28:	18e4      	addcc	r4, r4, r3
 800ae2a:	e7f2      	b.n	800ae12 <floor+0xd2>
 800ae2c:	2500      	movs	r5, #0
 800ae2e:	462c      	mov	r4, r5
 800ae30:	e7aa      	b.n	800ad88 <floor+0x48>
 800ae32:	bf00      	nop
 800ae34:	f3af 8000 	nop.w
 800ae38:	8800759c 	.word	0x8800759c
 800ae3c:	7e37e43c 	.word	0x7e37e43c
 800ae40:	bff00000 	.word	0xbff00000
 800ae44:	000fffff 	.word	0x000fffff

0800ae48 <scalbn>:
 800ae48:	b570      	push	{r4, r5, r6, lr}
 800ae4a:	ec55 4b10 	vmov	r4, r5, d0
 800ae4e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ae52:	4606      	mov	r6, r0
 800ae54:	462b      	mov	r3, r5
 800ae56:	b9aa      	cbnz	r2, 800ae84 <scalbn+0x3c>
 800ae58:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ae5c:	4323      	orrs	r3, r4
 800ae5e:	d03b      	beq.n	800aed8 <scalbn+0x90>
 800ae60:	4b31      	ldr	r3, [pc, #196]	; (800af28 <scalbn+0xe0>)
 800ae62:	4629      	mov	r1, r5
 800ae64:	2200      	movs	r2, #0
 800ae66:	ee10 0a10 	vmov	r0, s0
 800ae6a:	f7f5 fbc5 	bl	80005f8 <__aeabi_dmul>
 800ae6e:	4b2f      	ldr	r3, [pc, #188]	; (800af2c <scalbn+0xe4>)
 800ae70:	429e      	cmp	r6, r3
 800ae72:	4604      	mov	r4, r0
 800ae74:	460d      	mov	r5, r1
 800ae76:	da12      	bge.n	800ae9e <scalbn+0x56>
 800ae78:	a327      	add	r3, pc, #156	; (adr r3, 800af18 <scalbn+0xd0>)
 800ae7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae7e:	f7f5 fbbb 	bl	80005f8 <__aeabi_dmul>
 800ae82:	e009      	b.n	800ae98 <scalbn+0x50>
 800ae84:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800ae88:	428a      	cmp	r2, r1
 800ae8a:	d10c      	bne.n	800aea6 <scalbn+0x5e>
 800ae8c:	ee10 2a10 	vmov	r2, s0
 800ae90:	4620      	mov	r0, r4
 800ae92:	4629      	mov	r1, r5
 800ae94:	f7f5 f9fa 	bl	800028c <__adddf3>
 800ae98:	4604      	mov	r4, r0
 800ae9a:	460d      	mov	r5, r1
 800ae9c:	e01c      	b.n	800aed8 <scalbn+0x90>
 800ae9e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800aea2:	460b      	mov	r3, r1
 800aea4:	3a36      	subs	r2, #54	; 0x36
 800aea6:	4432      	add	r2, r6
 800aea8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800aeac:	428a      	cmp	r2, r1
 800aeae:	dd0b      	ble.n	800aec8 <scalbn+0x80>
 800aeb0:	ec45 4b11 	vmov	d1, r4, r5
 800aeb4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800af20 <scalbn+0xd8>
 800aeb8:	f000 f83c 	bl	800af34 <copysign>
 800aebc:	a318      	add	r3, pc, #96	; (adr r3, 800af20 <scalbn+0xd8>)
 800aebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec2:	ec51 0b10 	vmov	r0, r1, d0
 800aec6:	e7da      	b.n	800ae7e <scalbn+0x36>
 800aec8:	2a00      	cmp	r2, #0
 800aeca:	dd08      	ble.n	800aede <scalbn+0x96>
 800aecc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800aed0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800aed4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800aed8:	ec45 4b10 	vmov	d0, r4, r5
 800aedc:	bd70      	pop	{r4, r5, r6, pc}
 800aede:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800aee2:	da0d      	bge.n	800af00 <scalbn+0xb8>
 800aee4:	f24c 3350 	movw	r3, #50000	; 0xc350
 800aee8:	429e      	cmp	r6, r3
 800aeea:	ec45 4b11 	vmov	d1, r4, r5
 800aeee:	dce1      	bgt.n	800aeb4 <scalbn+0x6c>
 800aef0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800af18 <scalbn+0xd0>
 800aef4:	f000 f81e 	bl	800af34 <copysign>
 800aef8:	a307      	add	r3, pc, #28	; (adr r3, 800af18 <scalbn+0xd0>)
 800aefa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aefe:	e7e0      	b.n	800aec2 <scalbn+0x7a>
 800af00:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800af04:	3236      	adds	r2, #54	; 0x36
 800af06:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800af0a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800af0e:	4620      	mov	r0, r4
 800af10:	4629      	mov	r1, r5
 800af12:	2200      	movs	r2, #0
 800af14:	4b06      	ldr	r3, [pc, #24]	; (800af30 <scalbn+0xe8>)
 800af16:	e7b2      	b.n	800ae7e <scalbn+0x36>
 800af18:	c2f8f359 	.word	0xc2f8f359
 800af1c:	01a56e1f 	.word	0x01a56e1f
 800af20:	8800759c 	.word	0x8800759c
 800af24:	7e37e43c 	.word	0x7e37e43c
 800af28:	43500000 	.word	0x43500000
 800af2c:	ffff3cb0 	.word	0xffff3cb0
 800af30:	3c900000 	.word	0x3c900000

0800af34 <copysign>:
 800af34:	ec51 0b10 	vmov	r0, r1, d0
 800af38:	ee11 0a90 	vmov	r0, s3
 800af3c:	ee10 2a10 	vmov	r2, s0
 800af40:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800af44:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800af48:	ea41 0300 	orr.w	r3, r1, r0
 800af4c:	ec43 2b10 	vmov	d0, r2, r3
 800af50:	4770      	bx	lr
	...

0800af54 <_init>:
 800af54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af56:	bf00      	nop
 800af58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af5a:	bc08      	pop	{r3}
 800af5c:	469e      	mov	lr, r3
 800af5e:	4770      	bx	lr

0800af60 <_fini>:
 800af60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af62:	bf00      	nop
 800af64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af66:	bc08      	pop	{r3}
 800af68:	469e      	mov	lr, r3
 800af6a:	4770      	bx	lr
