vendor_name = ModelSim
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/added_code/LFSR_simulation.vwf
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/added_code/LFSR.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/added_code/Clock_Divider.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/audio_subsystem_w_histogram.qxp
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/audio_subsystem_no_histogram.qxp
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/var_clk_div32.qxp
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/waveform_gen.vhd
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/sincos_lut.vhd
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/sdram1.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/plot_graph.v
source_file = 1, frecGen.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/FFXII_LB_Cursor2.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/FFXII_LB_Cursor.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/Cursor.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/hack_ltm_sincronization.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/ScanCodeToEvent.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/PS2_ScanCodeReader.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/Keyboard_Controller.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.qip
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.qip
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_signal_selector.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.qip
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mouse_pos.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_modulation_selector.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_keyboard_keys.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_div_freq.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.ocp
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_bht_ram.mif
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_dc_tag_ram.mif
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_ic_tag_ram.mif
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_rf_ram_a.mif
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_rf_ram_b.mif
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_sel.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_fifo_used.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_EMPTY.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.sdc
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/db/dds_and_nios_lab.work.audio_subsystem_w_histogram.qxp.txt
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/db/dds_and_nios_lab.work.audio_subsystem_no_histogram.qxp.txt
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/db/dds_and_nios_lab.work.var_clk_div32.qxp.txt
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/scan_events.h
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/s3q0b/Documents/Digital_System_Design/Lab_5/Lab5_template_de1soc/db/dds_and_nios_lab.cbx.xml
design_name = LFSR
instance = comp, \out_random_number[0]~output , out_random_number[0]~output, LFSR, 1
instance = comp, \out_random_number[1]~output , out_random_number[1]~output, LFSR, 1
instance = comp, \out_random_number[2]~output , out_random_number[2]~output, LFSR, 1
instance = comp, \out_random_number[3]~output , out_random_number[3]~output, LFSR, 1
instance = comp, \out_random_number[4]~output , out_random_number[4]~output, LFSR, 1
instance = comp, \clk~input , clk~input, LFSR, 1
instance = comp, \reset~input , reset~input, LFSR, 1
instance = comp, \out_random_number~4 , out_random_number~4, LFSR, 1
instance = comp, \out_random_number[4]~reg0 , out_random_number[4]~reg0, LFSR, 1
instance = comp, \out_random_number~3 , out_random_number~3, LFSR, 1
instance = comp, \out_random_number[3]~reg0 , out_random_number[3]~reg0, LFSR, 1
instance = comp, \out_random_number~2 , out_random_number~2, LFSR, 1
instance = comp, \out_random_number[2]~reg0 , out_random_number[2]~reg0, LFSR, 1
instance = comp, \out_random_number~1 , out_random_number~1, LFSR, 1
instance = comp, \out_random_number[1]~reg0 , out_random_number[1]~reg0, LFSR, 1
instance = comp, \out_random_number~0 , out_random_number~0, LFSR, 1
instance = comp, \out_random_number[0]~reg0 , out_random_number[0]~reg0, LFSR, 1
