###############################################################
#  Generated by:      Cadence Innovus 21.18-s099_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Mon Dec  4 20:00:08 2023
#  Design:            filter_top
#  Command:           report_clock_trees -summary -out_file reports/report_clock_trees.rpt
###############################################################

Clock DAG stats:
================

--------------------------------------------------------
Cell type                 Count    Area      Capacitance
--------------------------------------------------------
Buffers                    10      64.980       0.020
Inverters                   0       0.000       0.000
Integrated Clock Gates      0       0.000       0.000
Discrete Clock Gates        0       0.000       0.000
Clock Logic                 0       0.000       0.000
All                        10      64.980       0.020
--------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular              737
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total                737
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      780.960
Leaf      3382.930
Total     4163.890
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk          0.000
Leaf        1623.125
Total       1623.125
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.020    0.051    0.071
Leaf     0.227    0.253    0.481
Total    0.247    0.304    0.551
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
0.227     0.000       0.000      0.000    0.000
-----------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.030       1       0.017       0.000      0.017    0.017    {1 <= 0.018ns, 0 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}         -
Leaf        0.030      10       0.026       0.004      0.019    0.029    {0 <= 0.018ns, 2 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 2 <= 0.030ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

------------------------------------------
Name         Type      Inst     Inst Area 
                       Count    (um^2)
------------------------------------------
CLKBUFX16    buffer      8        54.720
CLKBUFX12    buffer      2        10.260
------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
                                                                 (Ohms)                                
----------------------------------------------------------------------------------------------------------------------
Clk           0     10    0      0       10       96    453.215    3915.07     64.980    0.304  0.247  Clk
----------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
Clk              0             0             0            0           0          0        737       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0     10    0      0       10        10       96     73.7    453.215    391.507     64.980    0.304  0.247
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        737       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    97.115  161.782  453.215  93.974
Source-sink manhattan distance (um)   94.870  150.406  453.395  96.668
Source-sink resistance (Ohm)         149.123  219.956  391.507  61.202
-----------------------------------------------------------------------

Transition distribution for half-corner default_dc:both.late:
=============================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.030       1       0.017       0.000      0.017    0.017    {1 <= 0.018ns, 0 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}         -
Leaf        0.030      10       0.026       0.004      0.019    0.029    {0 <= 0.018ns, 2 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 2 <= 0.030ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
Clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner          Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
                                   Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
------------------------------------------------------------------------------------------------------------------------------------------------
Clk         default_dc:both.early     0.028          0.028         0.016          0.016      ignored            -      ignored            -
Clk         default_dc:both.late      0.029          0.029         0.017          0.017      auto computed   0.030     auto computed   0.030
------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.000        0.000        -0.054        -0.041       0.000       0.000       0.000       0.000
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner default_dc:both.late

Top Underslews:

-------------------------------------------
Driving node                 Underslew (ns)
-------------------------------------------
Clk                              -0.014
CTS_ccl_a_buf_00002_clone        -0.011
CTS_ccl_a_buf_00002              -0.010
CTS_ccl_a_buf_00003              -0.004
CTS_ccl_a_buf_00005              -0.003
CTS_ccl_a_buf_00006              -0.002
CTS_ccl_a_buf_00007              -0.002
CTS_ccl_a_buf_00001              -0.002
CTS_ccl_a_buf_00009              -0.001
-------------------------------------------

