{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 19:25:11 2014 " "Info: Processing started: Thu Jan 09 19:25:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project4 -c Project4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project4 -c Project4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SIM_CLK " "Info: Assuming node \"SIM_CLK\" is an undefined clock" {  } { { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -280 304 472 -264 "SIM_CLK" "" } } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SIM_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_GEN:inst21\|CLK_1HZ_BFR " "Info: Detected ripple clock \"CLK_GEN:inst21\|CLK_1HZ_BFR\" as buffer" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_GEN:inst21\|CLK_1HZ_BFR" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SIM_CLK register CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[0\] register CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[16\] 47.17 MHz 21.2 ns Internal " "Info: Clock \"SIM_CLK\" has Internal fmax of 47.17 MHz between source register \"CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[0\]\" and destination register \"CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[16\]\" (period= 21.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.200 ns + Longest register register " "Info: + Longest register to register delay is 17.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[0\] 1 REG LC3_C15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_C15; Fanout = 3; REG Node = 'CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[0\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.700 ns) 4.500 ns CLK_GEN:inst21\|Equal0~24 2 COMB LC2_C16 1 " "Info: 2: + IC(2.800 ns) + CELL(1.700 ns) = 4.500 ns; Loc. = LC2_C16; Fanout = 1; COMB Node = 'CLK_GEN:inst21\|Equal0~24'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] CLK_GEN:inst21|Equal0~24 } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 6.500 ns CLK_GEN:inst21\|Equal0~15 3 COMB LC3_C16 1 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 6.500 ns; Loc. = LC3_C16; Fanout = 1; COMB Node = 'CLK_GEN:inst21\|Equal0~15'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { CLK_GEN:inst21|Equal0~24 CLK_GEN:inst21|Equal0~15 } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 12.000 ns CLK_GEN:inst21\|Equal0~3 4 COMB LC1_C18 14 " "Info: 4: + IC(2.800 ns) + CELL(2.700 ns) = 12.000 ns; Loc. = LC1_C18; Fanout = 14; COMB Node = 'CLK_GEN:inst21\|Equal0~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { CLK_GEN:inst21|Equal0~15 CLK_GEN:inst21|Equal0~3 } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.000 ns) 17.200 ns CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[16\] 5 REG LC2_C20 3 " "Info: 5: + IC(3.200 ns) + CELL(2.000 ns) = 17.200 ns; Loc. = LC2_C20; Fanout = 3; REG Node = 'CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[16\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { CLK_GEN:inst21|Equal0~3 CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.400 ns ( 48.84 % ) " "Info: Total cell delay = 8.400 ns ( 48.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.800 ns ( 51.16 % ) " "Info: Total interconnect delay = 8.800 ns ( 51.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] CLK_GEN:inst21|Equal0~24 CLK_GEN:inst21|Equal0~15 CLK_GEN:inst21|Equal0~3 CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] {} CLK_GEN:inst21|Equal0~24 {} CLK_GEN:inst21|Equal0~15 {} CLK_GEN:inst21|Equal0~3 {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] {} } { 0.000ns 2.800ns 0.000ns 2.800ns 3.200ns } { 0.000ns 1.700ns 2.000ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SIM_CLK destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"SIM_CLK\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns SIM_CLK 1 CLK PIN_91 22 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 22; CLK Node = 'SIM_CLK'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIM_CLK } "NODE_NAME" } } { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -280 304 472 -264 "SIM_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[16\] 2 REG LC2_C20 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_C20; Fanout = 3; REG Node = 'CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[16\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SIM_CLK source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"SIM_CLK\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns SIM_CLK 1 CLK PIN_91 22 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 22; CLK Node = 'SIM_CLK'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIM_CLK } "NODE_NAME" } } { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -280 304 472 -264 "SIM_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[0\] 2 REG LC3_C15 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC3_C15; Fanout = 3; REG Node = 'CLK_GEN:inst21\|CLK_1HZ_CNT_BFR\[0\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] CLK_GEN:inst21|Equal0~24 CLK_GEN:inst21|Equal0~15 CLK_GEN:inst21|Equal0~3 CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] {} CLK_GEN:inst21|Equal0~24 {} CLK_GEN:inst21|Equal0~15 {} CLK_GEN:inst21|Equal0~3 {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] {} } { 0.000ns 2.800ns 0.000ns 2.800ns 3.200ns } { 0.000ns 1.700ns 2.000ns 2.700ns 2.000ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[16] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_CNT_BFR[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SIM_CLK SS2\[2\] UP_CNT_TO_FIVE:inst11\|\\P1:COUNT\[4\] 30.500 ns register " "Info: tco from clock \"SIM_CLK\" to destination pin \"SS2\[2\]\" through register \"UP_CNT_TO_FIVE:inst11\|\\P1:COUNT\[4\]\" is 30.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SIM_CLK source 14.300 ns + Longest register " "Info: + Longest clock path from clock \"SIM_CLK\" to source register is 14.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns SIM_CLK 1 CLK PIN_91 22 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 22; CLK Node = 'SIM_CLK'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIM_CLK } "NODE_NAME" } } { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -280 304 472 -264 "SIM_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns CLK_GEN:inst21\|CLK_1HZ_BFR 2 REG LC1_C20 20 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C20; Fanout = 20; REG Node = 'CLK_GEN:inst21\|CLK_1HZ_BFR'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_BFR } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(0.000 ns) 14.300 ns UP_CNT_TO_FIVE:inst11\|\\P1:COUNT\[4\] 3 REG LC8_A40 10 " "Info: 3: + IC(5.900 ns) + CELL(0.000 ns) = 14.300 ns; Loc. = LC8_A40; Fanout = 10; REG Node = 'UP_CNT_TO_FIVE:inst11\|\\P1:COUNT\[4\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { CLK_GEN:inst21|CLK_1HZ_BFR UP_CNT_TO_FIVE:inst11|\P1:COUNT[4] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 30.07 % ) " "Info: Total cell delay = 4.300 ns ( 30.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.000 ns ( 69.93 % ) " "Info: Total interconnect delay = 10.000 ns ( 69.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.300 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_BFR UP_CNT_TO_FIVE:inst11|\P1:COUNT[4] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "14.300 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_BFR {} UP_CNT_TO_FIVE:inst11|\P1:COUNT[4] {} } { 0.000ns 0.000ns 4.100ns 5.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.800 ns + Longest register pin " "Info: + Longest register to pin delay is 14.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UP_CNT_TO_FIVE:inst11\|\\P1:COUNT\[4\] 1 REG LC8_A40 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A40; Fanout = 10; REG Node = 'UP_CNT_TO_FIVE:inst11\|\\P1:COUNT\[4\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UP_CNT_TO_FIVE:inst11|\P1:COUNT[4] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 5.900 ns SEVENSEGTONINE:inst19\|Mux6~0 2 COMB LC3_A46 1 " "Info: 2: + IC(3.200 ns) + CELL(2.700 ns) = 5.900 ns; Loc. = LC3_A46; Fanout = 1; COMB Node = 'SEVENSEGTONINE:inst19\|Mux6~0'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { UP_CNT_TO_FIVE:inst11|\P1:COUNT[4] SEVENSEGTONINE:inst19|Mux6~0 } "NODE_NAME" } } { "SevenSegToNine.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project4/SevenSegToNine.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(5.000 ns) 14.800 ns SS2\[2\] 3 PIN PIN_13 0 " "Info: 3: + IC(3.900 ns) + CELL(5.000 ns) = 14.800 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'SS2\[2\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { SEVENSEGTONINE:inst19|Mux6~0 SS2[2] } "NODE_NAME" } } { "Project4_FLEX.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project4/Project4_FLEX.bdf" { { -24 1048 1224 -8 "SS2\[8..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 52.03 % ) " "Info: Total cell delay = 7.700 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 47.97 % ) " "Info: Total interconnect delay = 7.100 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.800 ns" { UP_CNT_TO_FIVE:inst11|\P1:COUNT[4] SEVENSEGTONINE:inst19|Mux6~0 SS2[2] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "14.800 ns" { UP_CNT_TO_FIVE:inst11|\P1:COUNT[4] {} SEVENSEGTONINE:inst19|Mux6~0 {} SS2[2] {} } { 0.000ns 3.200ns 3.900ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.300 ns" { SIM_CLK CLK_GEN:inst21|CLK_1HZ_BFR UP_CNT_TO_FIVE:inst11|\P1:COUNT[4] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "14.300 ns" { SIM_CLK {} SIM_CLK~out {} CLK_GEN:inst21|CLK_1HZ_BFR {} UP_CNT_TO_FIVE:inst11|\P1:COUNT[4] {} } { 0.000ns 0.000ns 4.100ns 5.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.800 ns" { UP_CNT_TO_FIVE:inst11|\P1:COUNT[4] SEVENSEGTONINE:inst19|Mux6~0 SS2[2] } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "14.800 ns" { UP_CNT_TO_FIVE:inst11|\P1:COUNT[4] {} SEVENSEGTONINE:inst19|Mux6~0 {} SS2[2] {} } { 0.000ns 3.200ns 3.900ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 19:25:11 2014 " "Info: Processing ended: Thu Jan 09 19:25:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
