// SPDX-License-Identifier: BSD-3-Clause
//
// Intel 80960KB CPU core.
//
// Derived from MAME's src/devices/cpu/i960/i960.cpp, which is BSD-3-Clause.
// Copyright (c) Farfetch'd, R. Belmont.
//
// The instruction implementations below are kept as close to upstream as
// possible so that fixes there stay diffable against this file. The differences
// are confined to the ends of the file and to a set of mechanical substitutions:
//
//   MAME                              here
//   --------------------------------  ----------------------------------------
//   m_program.read_dword(a)           m_bus->read32(a)
//   m_program.read_dword_flags(a)     m_bus->read32_flags(a)
//   m_cache.read_dword(a)             m_bus->fetch32(a)
//   uint32_t, int32_t, ...            u32, s32, ...
//   fatalerror(...)                   fatal(...)      throws Fault
//   logerror(...)                     SM2_WARN(...)
//   DWORD_ALIGNED(a)                  dword_aligned(a)
//   util::sext(v, n)                  sign_extend(v, n)
//
// device_start, device_reset, execute_run, execute_set_input and
// state_string_export are replaced by reset(), run(), set_irq_line() and
// state_string(). MAME's save-state and debugger-state registration is dropped.

#include "cpu/i960/i960.h"

#include "core/archive.h"
#include "core/log.h"
#include "cpu/mame_compat.h"

#include <algorithm>
#include <cmath>
#include <cstdarg>
#include <cstdio>
#include <cstring>
#include <limits>

namespace sm2::cpu::i960 {

I960::I960(Bus& bus) : m_bus(&bus)
{
    std::fill(std::begin(m_irq_line_state), std::end(m_irq_line_state),
              static_cast<s8>(kClearLine));
}

void I960::fatal(const char* format, ...)
{
    char    buffer[512];
    va_list args;
    va_start(args, format);
    std::vsnprintf(buffer, sizeof(buffer), format, args);
    va_end(args);

    // Upstream calls fatalerror here, which aborts the process. Throwing lets
    // run() report the failure with full register state and stop the core,
    // leaving the rest of the emulator intact.
    throw Fault(buffer);
}

u32 I960::i960_read_dword_unaligned(u32 address)
{
	if (!dword_aligned(address))
		return m_bus->read8(address) | m_bus->read8(address+1)<<8 | m_bus->read8(address+2)<<16 | m_bus->read8(address+3)<<24;
	else
		return m_bus->read32(address);
}

std::pair<u32, u16> I960::i960_read_dword_unaligned_flags(u32 address)
{
	if (!dword_aligned(address)) {
		auto v = m_bus->read8_flags(address);
		return std::pair<u32, u16>(v.first | m_bus->read8(address+1)<<8 | m_bus->read8(address+2)<<16 | m_bus->read8(address+3)<<24, v.second);
	} else
		return m_bus->read32_flags(address);
}

u16 I960::i960_read_word_unaligned(u32 address)
{
	if (!word_aligned(address))
		return m_bus->read8(address) | m_bus->read8(address+1)<<8;
	else
		return m_bus->read16(address);
}

void I960::i960_write_dword_unaligned(u32 address, u32 data)
{
	if (!dword_aligned(address))
	{
		m_bus->write8(address, data & 0xff);
		m_bus->write8(address+1, (data>>8)&0xff);
		m_bus->write8(address+2, (data>>16)&0xff);
		m_bus->write8(address+3, (data>>24)&0xff);
	}
	else
	{
		m_bus->write32(address, data);
	}
}

u16 I960::i960_write_dword_unaligned_flags(u32 address, u32 data)
{
	if (!dword_aligned(address))
	{
		u16 flags = m_bus->write8_flags(address, data & 0xff);
		m_bus->write8(address+1, (data>>8)&0xff);
		m_bus->write8(address+2, (data>>16)&0xff);
		m_bus->write8(address+3, (data>>24)&0xff);
		return flags;
	}
	else
	{
		return m_bus->write32_flags(address, data);
	}
}

void I960::i960_write_word_unaligned(u32 address, u16 data)
{
	if (!word_aligned(address))
	{
		m_bus->write8(address, data & 0xff);
		m_bus->write8(address+1, (data>>8)&0xff);
	}
	else
	{
		m_bus->write16(address, data);
	}
}

void I960::send_iac(u32 adr)
{
	u32 iac[4];
	iac[0] = m_bus->read32(adr);
	iac[1] = m_bus->read32(adr+4);
	iac[2] = m_bus->read32(adr+8);
	iac[3] = m_bus->read32(adr+12);

	switch(iac[0]>>24) {
	case 0x40:  // generate irq
		SM2_WARN("I960: %x: IAC %08x %08x %08x %08x (generate IRQ)\n", m_PIP, iac[0], iac[1], iac[2], iac[3]);
		break;
	case 0x41:  // test for pending interrupts
		SM2_WARN("I960: %x: IAC %08x %08x %08x %08x (test for pending interrupts)\n", m_PIP, iac[0], iac[1], iac[2], iac[3]);
		check_pending_irqs();
		break;
	case 0x80:  // store SAT & PRCB in memory
		m_bus->write32(iac[1], m_SAT);
		m_bus->write32(iac[1]+4, m_PRCB);
		break;
	case 0x89:  // invalidate internal instruction cache
		SM2_WARN("I960: %x: IAC %08x %08x %08x %08x (invalidate internal instruction cache)\n", m_PIP, iac[0], iac[1], iac[2], iac[3]);
		// we do not emulate the instruction cache, so this is safe to ignore
		break;
	case 0x8f:  // enable/disable breakpoints
		SM2_WARN("I960: %x: IAC %08x %08x %08x %08x (enable/disable breakpoints)\n", m_PIP, iac[0], iac[1], iac[2], iac[3]);
		// processor breakpoints are not emulated, safe to ignore
		break;
	case 0x91:  // stop processor
		SM2_WARN("I960: %x: IAC %08x %08x %08x %08x (stop processor)\n", m_PIP, iac[0], iac[1], iac[2], iac[3]);
		break;
	case 0x92:  // continue initialization
		SM2_WARN("I960: %x: IAC %08x %08x %08x %08x (continue initialization)\n", m_PIP, iac[0], iac[1], iac[2], iac[3]);
		break;
	case 0x93: // reinit
		m_SAT  = iac[1];
		m_PRCB = iac[2];
		m_IP   = iac[3];
		break;
	default:
		fatal("I960: %x: IAC %08x %08x %08x %08x\n", m_PIP, iac[0], iac[1], iac[2], iac[3]);
	}
}

u32 I960::get_ea(u32 opcode)
{
	int abase = (opcode >> 14) & 0x1f;
	if(!(opcode & 0x00001000)) { // MEMA
		u32 offset = opcode & 0x1fff;
		if(!(opcode & 0x2000))
			return offset;
		else
			return m_r[abase]+offset;
	} else {                     // MEMB
		int index = opcode & 0x1f;
		int scale = (opcode >> 7) & 0x7;
		int mode  = (opcode >> 10) & 0xf;
		u32 ret;

		switch(mode) {
		case 0x4:
			return m_r[abase];

		case 0x5:   // address of this instruction + the offset dword + 8
			// which in reality is "address of next instruction + the offset dword"
			ret = fetch_word(m_IP);
			m_IP += 4;
			ret += m_IP;
			return ret;

		case 0x7:
			return m_r[abase] + (m_r[index] << scale);

		case 0xc:
			ret = fetch_word(m_IP);
			m_IP += 4;
			return ret;

		case 0xd:
			ret = fetch_word(m_IP) + m_r[abase];
			m_IP += 4;
			return ret;

		case 0xe:
			ret = fetch_word(m_IP) + (m_r[index] << scale);
			m_IP += 4;
			return ret;

		case 0xf:
			ret = fetch_word(m_IP) + m_r[abase] + (m_r[index] << scale);
			m_IP += 4;
			return ret;

		default:
			fatal("I960: %x: unhandled MEMB mode %x\n", m_PIP, mode);
		}
	}
}

// i960 Extended-real register image: words 0/1 hold the 64-bit fraction with
// an explicit integer bit in bit 63, word 2 holds the sign in bit 15 and the
// 15-bit biased exponent (bias 16383) in bits 14:0, with the upper 16 bits zero.
static void double_to_extended(double val, u32 *words)
{
	const u64 bits = d2u(val);
	const u32 sign = u32(bits >> 63) << 15;
	u64 frac;
	u32 e;

	if(std::isnan(val) || std::isinf(val))
	{
		frac = (1ULL << 63) | ((bits & 0x000fffffffffffffULL) << 11);
		e = 0x7fff;
	}
	else if(val == 0.0)
	{
		frac = 0;
		e = 0;
	}
	else
	{
		int exp2;
		const double m = frexp(fabs(val), &exp2);   // 0.5 <= m < 1, exact for denormals too
		frac = u64(ldexp(m, 64));                   // integer bit lands in bit 63
		e = exp2 - 1 + 16383;
	}

	words[0] = u32(frac);
	words[1] = u32(frac >> 32);
	words[2] = sign | e;
}

static double extended_to_double(const u32 *words)
{
	const u64 frac = words[0] | (u64(words[1]) << 32);
	const u32 e = words[2] & 0x7fff;
	double val;

	if(e == 0x7fff)
	{
		if(!(frac << 1))    // integer bit only: infinity
		{
			val = std::numeric_limits<double>::infinity();
		}
		else                // NaN: keep whatever payload fits, always quiet
		{
			val = u2d(0x7ff8000000000000ULL | ((frac & 0x7fffffffffffffffULL) >> 11));
		}
	}
	else
	{
		// value = fraction * 2^(exponent - bias - 63); e == 0 is a denormal (exponent 1)
		val = ldexp(double(frac), int(e ? e : 1) - 16383 - 63);
	}

	return (words[2] & 0x8000) ? -val : val;
}

u32 I960::get_1_ri(u32 opcode)
{
	if(!(opcode & 0x00000800))
		return m_r[opcode & 0x1f];
	else
		return opcode & 0x1f;
}

u32 I960::get_2_ri(u32 opcode)
{
	if(!(opcode & 0x00001000))
		return m_r[(opcode>>14) & 0x1f];
	else
		return (opcode>>14) & 0x1f;
}

u64 I960::get_2_ri64(u32 opcode)
{
	if(!(opcode & 0x00001000))
		return m_r[(opcode>>14) & 0x1f] | ((u64)m_r[((opcode>>14) & 0x1f)+1]<<32);
	else
		return (opcode>>14) & 0x1f;
}

void I960::set_ri(u32 opcode, u32 val)
{
	if(!(opcode & 0x00002000))
		m_r[(opcode>>19) & 0x1f] = val;
	else {
		fatal("I960: %x: set_ri on literal?\n", m_PIP);
	}
}

void I960::set_ri2(u32 opcode, u32 val, u32 val2)
{
	if(!(opcode & 0x00002000))
	{
		m_r[(opcode>>19) & 0x1f] = val;
		m_r[((opcode>>19) & 0x1f)+1] = val2;
	}
	else {
		fatal("I960: %x: set_ri2 on literal?\n", m_PIP);
	}
}

void I960::set_ri64(u32 opcode, u64 val)
{
	if(!(opcode & 0x00002000)) {
		m_r[(opcode>>19) & 0x1f] = val;
		m_r[((opcode>>19) & 0x1f)+1] = val >> 32;
	} else
		fatal("I960: %x: set_ri64 on literal?\n", m_PIP);
}

double I960::get_1_rif(u32 opcode)
{
	if(!(opcode & 0x00000800))
		return u2f(m_r[opcode & 0x1f]);
	else {
		int idx = opcode & 0x1f;
		if(idx < 4)
			return m_fp[idx];
		if(idx == 0x16)
			return 1.0;
		return 0.0;
	}
}

double I960::get_2_rif(u32 opcode)
{
	if(!(opcode & 0x00001000))
		return u2f(m_r[(opcode>>14) & 0x1f]);
	else {
		int idx = (opcode>>14) & 0x1f;
		if(idx < 4)
			return m_fp[idx];
		if(idx == 0x16)
			return 1.0;
		return 0.0;
	}
}

void I960::set_rif(u32 opcode, double val)
{
	if(!(opcode & 0x00002000))
		m_r[(opcode>>19) & 0x1f] = f2u(val);
	else if(!(opcode & 0x00e00000))
		m_fp[(opcode>>19) & 3] = val;
	else
		fatal("I960: %x: set_rif on literal?\n", m_PIP);
}

double I960::get_1_rifl(u32 opcode)
{
	if(!(opcode & 0x00000800)) {
		u64 v = m_r[opcode & 0x1e];
		v |= ((u64)(m_r[(opcode & 0x1e)+1]))<<32;
		return u2d(v);
	} else {
		int idx = opcode & 0x1f;
		if(idx < 4)
			return m_fp[idx];
		if(idx == 0x16)
			return 1.0;
		return 0.0;
	}
}

double I960::get_2_rifl(u32 opcode)
{
	if(!(opcode & 0x00001000)) {
		u64 v = m_r[(opcode >> 14) & 0x1e];
		v |= ((u64)(m_r[((opcode>>14) & 0x1e)+1]))<<32;
		return u2d(v);
	} else {
		int idx = (opcode>>14) & 0x1f;
		if(idx < 4)
			return m_fp[idx];
		if(idx == 0x16)
			return 1.0;
		return 0.0;
	}
}

void I960::set_rifl(u32 opcode, double val)
{
	if(!(opcode & 0x00002000)) {
		u64 v = d2u(val);
		m_r[(opcode>>19) & 0x1e] = v;
		m_r[((opcode>>19) & 0x1e)+1] = v>>32;
	} else if(!(opcode & 0x00e00000))
		m_fp[(opcode>>19) & 3] = val;
	else
		fatal("I960: %x: set_rifl on literal?\n", m_PIP);
}

u32 I960::get_1_ci(u32 opcode)
{
	if(!(opcode & 0x00002000))
		return m_r[(opcode >> 19) & 0x1f];
	else
		return (opcode >> 19) & 0x1f;
}

u32 I960::get_2_ci(u32 opcode)
{
	return m_r[(opcode >> 14) & 0x1f];
}

u32 I960::get_disp(u32 opcode)
{
	return sign_extend(opcode, 24) - 4;
}

u32 I960::get_disp_s(u32 opcode)
{
	return sign_extend(opcode, 13) - 4;
}

void I960::cmp_s(s32 v1, s32 v2)
{
	m_AC &= ~7;
	if(v1<v2)
		m_AC |= 4;
	else if(v1 == v2)
		m_AC |= 2;
	else
		m_AC |= 1;
}

void I960::cmp_u(u32 v1, u32 v2)
{
	m_AC &= ~7;
	if(v1<v2)
		m_AC |= 4;
	else if(v1 == v2)
		m_AC |= 2;
	else
		m_AC |= 1;
}

void I960::concmp_s(s32 v1, s32 v2)
{
	m_AC &= ~7;
	if(v1 <= v2)
		m_AC |= 2;
	else
		m_AC |= 1;
}

void I960::concmp_u(u32 v1, u32 v2)
{
	m_AC &= ~7;
	if(v1 <= v2)
		m_AC |= 2;
	else
		m_AC |= 1;
}

void I960::cmp_d(double v1, double v2)
{
	m_AC &= ~7;
	if(v1<v2)
		m_AC |= 4;
	else if(v1 == v2)
		m_AC |= 2;
	else if(v1 > v2)
		m_AC |= 1;
}

void I960::bxx(u32 opcode, int mask)
{
	if(m_AC & mask) {
		m_IP += get_disp(opcode);
		m_IP &= ~3;
	}
}

void I960::fxx(u32 opcode, int mask)
{
	if(m_AC & mask) {
		fatal("Taking the fault on a FAULT insn not yet supported\n");
	}
}

void I960::bxx_s(u32 opcode, int mask)
{
	if(m_AC & mask) {
		m_IP += get_disp_s(opcode);
		m_IP &= ~3;
	}
}

void I960::test(u32 opcode, int mask)
{
	if(m_AC & mask)
		m_r[(opcode>>19) & 0x1f] = 1;
	else
		m_r[(opcode>>19) & 0x1f] = 0;
}

double I960::round_to_int(double val)
{
	// apply rounding mode
	switch ((m_AC >> 30) & 3)
	{
	case 0: return round(val);
	case 1: return floor(val);
	case 2: return ceil(val);
	default: return trunc(val);
	}
}


// interrupt dispatch
void I960::take_interrupt(int vector, int lvl)
{
	int int_tab =  m_bus->read32(m_PRCB+20);    // interrupt table
	int int_SP  =  m_bus->read32(m_PRCB+24);    // interrupt stack
	int SP;
	u32 IRQV;

	IRQV = m_bus->read32(int_tab + 36 + (vector-8)*4);

	// start the process
	if(!(m_PC & 0x2000))    // if this is a nested interrupt, don't re-get int_SP
	{
		SP = int_SP;
	}
	else
	{
		SP = m_r[I960_SP];
	}

	SP = (SP + 63) & ~63;
	SP += 64;   // add padding to prevent buffer underflow when saving processor state

	do_call(IRQV, 7, SP);

	// save the processor state
	m_bus->write32(m_r[I960_FP]-16, m_PC);
	m_bus->write32(m_r[I960_FP]-12, m_AC);
	// store the vector
	m_bus->write32(m_r[I960_FP]-8, vector-8);

	m_PC &= ~0x001f0401;    // clear priority (bits 16-20), trace-fault pending (bit 10) and trace enable (bit 0)
	m_PC |= (lvl<<16);      // set CPU level to current IRQ level
	m_PC |= 0x2002;         // set supervisor mode & interrupt flag
}

void I960::check_immediate_irqs()
{
	int cpu_pri = (m_PC >> 16) & 0x1f;

	if ((m_immediate_irq) && ((cpu_pri < m_immediate_pri) || (m_immediate_pri == 31)))
	{
		take_interrupt(m_immediate_vector, m_immediate_pri);
		m_immediate_irq = 0;
	}
}

void I960::check_pending_irqs()
{
	int int_tab = m_bus->read32(m_PRCB + 20);    // interrupt table
	int cpu_pri = (m_PC >> 16) & 0x1f;
	int pending_pri = m_bus->read32(int_tab);    // read pending priorities
	int take = -1;
	static const u32 lvlmask[4] = { 0x000000ff, 0x0000ff00, 0x00ff0000, 0xff000000 };

	for (int lvl = 31; lvl >= 0; lvl--) {
		if ((pending_pri & (1 << lvl)) && ((cpu_pri < lvl) || (lvl == 31))) {
			int word, wordl, wordh;

			// figure out which word contains this level's priorities
			word = ((lvl / 4) * 4) + 4; // (lvl/4) = word address, *4 for byte address, +4 to skip pending priorities
			wordl = (lvl % 4) * 8;
			wordh = (wordl + 8) - 1;

			int vword = m_bus->read32(int_tab + word);

			// take the first vector we find for this level
			for (int irq = wordh; irq >= wordl; irq--) {
				if (vword & (1 << irq)) {
					// clear pending bit
					vword &= ~(1 << irq);
					m_bus->write32(int_tab + word, vword);
					take = irq;
					break;
				}
			}

			// if no vectors were found at our level, it's an error
			if (take == -1) {
				SM2_WARN("i960: ERROR! no vector found for pending level %d\n", lvl);

				// try to recover...
				pending_pri &= ~(1 << lvl);
				m_bus->write32(int_tab, pending_pri);
				return;
			}

			// if no vectors are waiting for this level, clear the level bit
			if (!(vword & lvlmask[lvl % 4])) {
				pending_pri &= ~(1 << lvl);
				m_bus->write32(int_tab, pending_pri);
			}

			take += ((lvl / 4) * 32);

			take_interrupt(take, lvl);
			return;
		}
	}
}

void I960::do_call(u32 adr, int type, u32 stack)
{
	int i;
	u32 FP;

	// call and callx take 9 cycles base
	m_icount -= 9;

	// set the new RIP
	m_r[I960_RIP] = m_IP;
//  osd_printf_debug("CALL (type %d): FP %x, %x => %x, stack %x, rcache_pos %d\n", type, m_r[I960_FP], m_r[I960_RIP], adr, stack, m_rcache_pos);

	// are we out of cache entries?
	if (m_rcache_pos >= I960_RCACHE_SIZE) {
		// flush the current register set to the current frame
		FP = m_r[I960_FP] & ~0x3f;
		for (i = 0; i < 16; i++) {
			m_bus->write32(FP + (i*4), m_r[i]);
		}
	}
	else    // a cache entry is available, use it
	{
		memcpy(&m_rcache[m_rcache_pos][0], m_r, 0x10 * sizeof(u32));
		m_rcache_frame_addr[m_rcache_pos] = m_r[I960_FP] & ~0x3f;
	}
	m_rcache_pos++;

	m_IP = adr;
	m_r[I960_PFP] = m_r[I960_FP] & ~7;
	m_r[I960_PFP] |= type;

	if(type == 7) { // interrupts need special handling
		// set the stack to the passed-in value to properly handle nested interrupts
		// (can't set it externally or the original program's SP will be lost)
		m_r[I960_SP] = stack;
	}

	m_r[I960_FP]  = (m_r[I960_SP] + 63) & ~63;
	m_r[I960_SP]  = m_r[I960_FP] + 64;
}

void I960::do_ret_0()
{
//  int type = m_r[I960_PFP] & 7;

	m_r[I960_FP] = m_r[I960_PFP] & ~0x3f;

	m_rcache_pos--;

	// normal situation: if we're still above rcache size, we're not in cache.
	// abnormal situation (after the app does a FLUSHREG): rcache_pos will be 0
	// coming in, but we must still treat it as a not-in-cache situation.
	if ((m_rcache_pos >= I960_RCACHE_SIZE) || (m_rcache_pos < 0))
	{
		int i;
		for(i=0; i<0x10; i++)
			m_r[i] = m_bus->read32(m_r[I960_FP]+4*i);

		if (m_rcache_pos < 0)
		{
			m_rcache_pos = 0;
		}
	}
	else
	{
		memcpy(m_r, m_rcache[m_rcache_pos], 0x10*sizeof(u32));
	}

//  osd_printf_debug("RET (type %d): FP %x, %x => %x, rcache_pos %d\n", type, m_r[I960_FP], m_IP, m_r[I960_RIP], m_rcache_pos);
	m_IP = m_r[I960_RIP];
}

void I960::do_ret()
{
	u32 x, y;
	m_icount -= 7;
	switch(m_r[I960_PFP] & 7) {
	case 0:
		do_ret_0();
		break;

	case 7:
		x = m_bus->read32(m_r[I960_FP]-16);
		y = m_bus->read32(m_r[I960_FP]-12);
		do_ret_0();
		m_AC = y;
		// #### test supervisor
		m_PC = x;

		// check for another IRQ now that we're back
		check_pending_irqs();
		break;

	default:
		fatal("I960: %x: Unsupported return mode %d\n", m_PIP, m_r[I960_PFP] & 7);
	}
}

// if last opcode was a multi dword burst read opcode save the data here
// i.e. Model 2 FIFO reads with ldl, ldt, ldq
void I960::burst_stall_save(u32 t1, u32 t2, int index, int size, bool iswriteop)
{
	m_stall_state.t1 = t1;
	m_stall_state.t2 = t2;
	m_stall_state.index = index;
	m_stall_state.size = size;
	m_stall_state.iswriteop = iswriteop;
	m_stall_state.burst_mode = true;
}

// resume from a burst stall opcode
void I960::execute_burst_stall_op(u32 opcode)
{
	int i;
	// in case opcode uses an operand call effective address function to fix IP register
	(void)get_ea(opcode);

	// check if our data is ready
	for(i=m_stall_state.index ; i<m_stall_state.size ;i++)
	{
		// count down 1 icount for every op
		m_icount--;

		// Deviation from MAME: the address has to advance across the rest of the
		// burst exactly as it does in the ldl/ldt/ldq/stl/stt/stq loops this
		// resumes, which means honouring the target's BURST capability. MAME's
		// resume loop reuses m_stall_state.t1 for every remaining word. That is
		// correct for a FIFO port -- the case this path was written for, where
		// every word of the burst comes from the same address, which is also why
		// the flag is consulted instead of the address being incremented
		// unconditionally -- but wrong for burst-capable memory, where it
		// collapses the rest of the transfer onto a single location. A stalled
		// ldq against ROM then leaves all of its destination registers holding
		// the same word, and the stq that follows writes that word four times.
		// Sega Touring Car uploads its font through such a copy and ends up with
		// every glyph row quadrupled.
		u16 flags;
		if(m_stall_state.iswriteop == true)
			flags = i960_write_dword_unaligned_flags(m_stall_state.t1, m_r[m_stall_state.t2+i]);
		else
		{
			auto pack = i960_read_dword_unaligned_flags(m_stall_state.t1);
			m_r[m_stall_state.t2+i] = pack.first;
			flags = pack.second;
		}

		// if the host returned stall just save the index and try again on a later moment
		if(m_stalled == true)
		{
			m_stall_state.index = i;
			return;
		}

		if(flags & BURST)
			m_stall_state.t1 += 4;
	}

	// clear stall burst mode
	m_stall_state.burst_mode = false;
	// now that we are done we might as well check if there's an irq too
	check_immediate_irqs();
}

void I960::execute_op(u32 opcode)
{
	u32 t1, t2;
	double t1f, t2f;

	switch(opcode >> 24) {
		case 0x08: // b
			m_icount--;
			m_IP += get_disp(opcode);
			break;

		case 0x09: // call
			do_call(m_IP+get_disp(opcode), 0, m_r[I960_SP]);
			break;

		case 0x0a: // ret
			do_ret();
			break;

		case 0x0b: // bal
			m_icount -= 5;
			m_r[0x1e] = m_IP;
			m_IP += get_disp(opcode);
			break;

		case 0x10: // bno
			m_icount--;
			if(!(m_AC & 7)) {
				m_IP += get_disp(opcode);
			}
			break;

		case 0x11: // bg
			m_icount--;
			bxx(opcode, 1);
			break;

		case 0x12: // be
			m_icount--;
			bxx(opcode, 2);
			break;

		case 0x13: // bge
			m_icount--;
			bxx(opcode, 3);
			break;

		case 0x14: // bl
			m_icount--;
			bxx(opcode, 4);
			break;

		case 0x15: // bne
			m_icount--;
			bxx(opcode, 5);
			break;

		case 0x16: // ble
			m_icount--;
			bxx(opcode, 6);
			break;

		case 0x17: // bo
			m_icount--;
			bxx(opcode, 7);
			break;

		case 0x18: // faultno
			m_icount--;
			if(!(m_AC & 7)) {
				m_IP += get_disp(opcode);
			}
			break;

		case 0x19: // faultg
			m_icount--;
			fxx(opcode, 1);
			break;

		case 0x1a: // faulte
			m_icount--;
			fxx(opcode, 2);
			break;

		case 0x1b: // faultge
			m_icount--;
			fxx(opcode, 3);
			break;

		case 0x1c: // faultl
			m_icount--;
			fxx(opcode, 4);
			break;

		case 0x1d: // faultne
			m_icount--;
			fxx(opcode, 5);
			break;

		case 0x1e: // faultle
			m_icount--;
			fxx(opcode, 6);
			break;

		case 0x1f: // faulto
			m_icount--;
			fxx(opcode, 7);
			break;

		case 0x20: // testno
			m_icount--;
			if(!(m_AC & 7))
				m_r[(opcode>>19) & 0x1f] = 1;
			else
				m_r[(opcode>>19) & 0x1f] = 0;
			break;

		case 0x21: // testg
			m_icount--;
			test(opcode, 1);
			break;

		case 0x22: // teste
			m_icount--;
			test(opcode, 2);
			break;

		case 0x23: // testge
			m_icount--;
			test(opcode, 3);
			break;

		case 0x24: // testl
			m_icount--;
			test(opcode, 4);
			break;

		case 0x25: // testne
			m_icount--;
			test(opcode, 5);
			break;

		case 0x26: // testle
			m_icount--;
			test(opcode, 6);
			break;

		case 0x27: // testo
			m_icount--;
			test(opcode, 7);
			break;

		case 0x30: // bbc
			m_icount -= 4;
			t1 = get_1_ci(opcode) & 0x1f;
			t2 = get_2_ci(opcode);
			if(!(t2 & (1<<t1))) {
				m_AC = (m_AC & ~7) | 2;
				m_IP += get_disp_s(opcode);
			} else
				m_AC &= ~7;
			break;

		case 0x31: // cmp0bg
			m_icount -= 4;
			t1 = get_1_ci(opcode);
			t2 = get_2_ci(opcode);
			cmp_u(t1, t2);
			bxx_s(opcode, 1);
			break;

		case 0x32: // cmpobe
			m_icount -= 4;
			t1 = get_1_ci(opcode);
			t2 = get_2_ci(opcode);
			cmp_u(t1, t2);
			bxx_s(opcode, 2);
			break;

		case 0x33: // cmpobge
			m_icount -= 4;
			t1 = get_1_ci(opcode);
			t2 = get_2_ci(opcode);
			cmp_u(t1, t2);
			bxx_s(opcode, 3);
			break;

		case 0x34: // cmpobl
			m_icount -= 4;
			t1 = get_1_ci(opcode);
			t2 = get_2_ci(opcode);
			cmp_u(t1, t2);
			bxx_s(opcode, 4);
			break;

		case 0x35: // cmpobne
			m_icount -= 4;
			t1 = get_1_ci(opcode);
			t2 = get_2_ci(opcode);
			cmp_u(t1, t2);
			bxx_s(opcode, 5);
			break;

		case 0x36: // cmpoble
			m_icount -= 4;
			t1 = get_1_ci(opcode);
			t2 = get_2_ci(opcode);
			cmp_u(t1, t2);
			bxx_s(opcode, 6);
			break;

		case 0x37: // bbs
			m_icount -= 4;
			t1 = get_1_ci(opcode) & 0x1f;
			t2 = get_2_ci(opcode);
			if(t2 & (1<<t1)) {
				m_AC = (m_AC & ~7) | 2;
				m_IP += get_disp_s(opcode);
			} else
				m_AC &= ~7;
			break;

		case 0x39: // cmpibg
			m_icount -= 4;
			t1 = get_1_ci(opcode);
			t2 = get_2_ci(opcode);
			cmp_s(t1, t2);
			bxx_s(opcode, 1);
			break;

		case 0x3a: // cmpibe
			m_icount -= 4;
			t1 = get_1_ci(opcode);
			t2 = get_2_ci(opcode);
			cmp_s(t1, t2);
			bxx_s(opcode, 2);
			break;

		case 0x3b: // cmpibge
			m_icount -= 4;
			t1 = get_1_ci(opcode);
			t2 = get_2_ci(opcode);
			cmp_s(t1, t2);
			bxx_s(opcode, 3);
			break;

		case 0x3c: // cmpibl
			m_icount -= 4;
			t1 = get_1_ci(opcode);
			t2 = get_2_ci(opcode);
			cmp_s(t1, t2);
			bxx_s(opcode, 4);
			break;

		case 0x3d: // cmpibne
			m_icount -= 4;
			t1 = get_1_ci(opcode);
			t2 = get_2_ci(opcode);
			cmp_s(t1, t2);
			bxx_s(opcode, 5);
			break;

		case 0x3e: // cmpible
			m_icount -= 4;
			t1 = get_1_ci(opcode);
			t2 = get_2_ci(opcode);
			cmp_s(t1, t2);
			bxx_s(opcode, 6);
			break;

		case 0x58:
			switch((opcode >> 7) & 0xf) {
			case 0x0: // notbit
				m_icount -= 2;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2 ^ (1<<(t1 & 31)));
				break;

			case 0x1: // and
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2 & t1);
				break;

			case 0x2: // andnot
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2 & ~t1);
				break;

			case 0x3: // setbit
				m_icount -= 2;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2 | (1<<(t1 & 31)));
				break;

			case 0x4: // notand
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, (~t2) & t1);
				break;

			case 0x6: // xor
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2 ^ t1);
				break;

			case 0x7: // or
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2 | t1);
				break;

			case 0x8: // nor
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, ((~t2) & (~t1)));
				break;

			case 0x9: // xnor
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, ~(t2 ^ t1));
				break;

			case 0xa: // not
				m_icount--;
				t1 = get_1_ri(opcode);
				set_ri(opcode, ~t1);
				break;

			case 0xb: // ornot
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2 | ~t1);
				break;

			case 0xc: // clrbit
				m_icount -= 2;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2 & ~(1<<(t1 & 31)));
				break;

			case 0xd: // notor
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, (~t2) | t1);
				break;

			case 0xe: // nand
				m_icount -= 2;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, ~t2 | ~t1);
				break;

			case 0xf: // alterbit
				m_icount -= 2;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				if(m_AC & 2)
					set_ri(opcode, t2 | (1<<(t1 & 31)));
				else
					set_ri(opcode, t2 & ~(1<<(t1 & 31)));
				break;

			default:
				fatal("I960: %x: Unhandled 58.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x59:
			switch((opcode >> 7) & 0xf) {
			case 0x0: // addo
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2+t1);
				break;

			case 0x1: // addi
				// #### overflow
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2+t1);
				break;

			case 0x2: // subo
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2-t1);
				break;

			case 0x3: // subi
				// #### overflow
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2-t1);
				break;

			case 0x8: // shro
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t1 >= 32 ? 0 : t2>>t1);
				break;

			case 0xa: // shrdi
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				if(t1 >= 32)
					set_ri(opcode, 0);
				else if(((s32)t2) < 0) {
					if(t2 & ((1<<t1)-1))
						set_ri(opcode, (((s32)t2)>>t1)+1);
					else
						set_ri(opcode, ((s32)t2)>>t1);
				} else
					set_ri(opcode, t2>>t1);
				break;

			case 0xb: // shri
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				if(t1 >= 32)
					set_ri(opcode, (s32)t2 < 0 ? -1 : 0);
				else
					set_ri(opcode, ((s32)t2)>>t1);
				break;

			case 0xc: // shlo
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t1 >= 32 ? 0 : t2<<t1);
				break;

			case 0xd: // rotate
				m_icount--;
				t1 = get_1_ri(opcode) & 0x1f;
				t2 = get_2_ri(opcode);
				set_ri(opcode, std::rotl(t2, t1));
				break;

			case 0xe: // shli
				// missing overflow
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				// TODO: on later models, sign is always preserved even upon overflow
				set_ri(opcode, t1 >= 32 ? 0 : t2<<t1);
				break;

			default:
				fatal("I960: %x: Unhandled 59.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x5a:
			switch((opcode >> 7) & 0xf) {
			case 0x0: // cmpo
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				cmp_u(t1, t2);
				break;

			case 0x1: // cmpi
				m_icount--;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				cmp_s(t1, t2);
				break;

			case 0x2: // concmpo
				m_icount--;
				if(!(m_AC & 0x4)) {
					t1 = get_1_ri(opcode);
					t2 = get_2_ri(opcode);
					concmp_u(t1, t2);
				}
				break;

			case 0x3: // concmpi
				m_icount--;
				if(!(m_AC & 0x4)) {
					t1 = get_1_ri(opcode);
					t2 = get_2_ri(opcode);
					concmp_s(t1, t2);
				}
				break;

			case 0x4: // cmpinco
				m_icount -= 2;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				cmp_u(t1, t2);
				set_ri(opcode, t2+1);
				break;

			case 0x5: // cmpinci
				m_icount -= 2;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				cmp_s(t1, t2);
				set_ri(opcode, t2+1);
				break;

			case 0x6: // cmpdeco
				m_icount -= 2;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				cmp_u(t1, t2);
				set_ri(opcode, t2-1);
				break;

			case 0x7: // cmpdeci
				m_icount -= 2;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				cmp_s(t1, t2);
				set_ri(opcode, t2-1);
				break;

			case 0xc: // scanbyte
				m_icount -= 2;
				m_AC &= ~7;     // clear CC
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				if ((t1 & 0xff000000) == (t2 & 0xff000000) ||
					(t1 & 0x00ff0000) == (t2 & 0x00ff0000) ||
					(t1 & 0x0000ff00) == (t2 & 0x0000ff00) ||
					(t1 & 0x000000ff) == (t2 & 0x000000ff))
				{
					m_AC |= 2;
				}
				break;

			case 0xe: // chkbit
				m_icount -= 2;
				t1 = get_1_ri(opcode) & 0x1f;
				t2 = get_2_ri(opcode);
				if(t2 & (1<<t1))
					m_AC = (m_AC & ~7) | 2;
				else
					m_AC &= ~7;
				break;

			default:
				fatal("I960: %x: Unhandled 5a.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x5b:
			switch((opcode >> 7) & 0xf) {
			case 0x0:   // addc
				{
					u64 res;

					m_icount -= 2;
					t1 = get_1_ri(opcode);
					t2 = get_2_ri(opcode);
					res = t2+(t1+((m_AC>>1)&1));
					set_ri(opcode, res&0xffffffff);

					m_AC &= ~0x3;   // clear C and V
					// set carry
					m_AC |= ((res) & (((u64)1) << 32)) ? 0x2 : 0;
					// set overflow
					m_AC |= (((res) ^ (t1)) & ((res) ^ (t2)) & 0x80000000) ? 1: 0;
				}
				break;

			case 0x2:   // subc
				{
					u64 res;

					m_icount -= 2;
					t1 = get_1_ri(opcode);
					t2 = get_2_ri(opcode);
					// dst = src2 - src1 - 1 + C, or src2 + ~src1 + C
					res = (u64)t2 + (u64)(u32)~t1 + ((m_AC>>1)&1);
					set_ri(opcode, res&0xffffffff);

					m_AC &= ~0x7;   // cc = 0CV
					// set carry
					m_AC |= ((res) & (((u64)1) << 32)) ? 0x2 : 0;
					// set overflow
					m_AC |= (((t2) ^ (t1)) & ((t2) ^ (res)) & 0x80000000) ? 1 : 0;
				}
				break;

			default:
				fatal("I960: %x: Unhandled 5b.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x5c:
			switch((opcode >> 7) & 0xf) {
			case 0xc: // mov
				m_icount -= 2;
				t1 = get_1_ri(opcode);
				set_ri(opcode, t1);
				break;

			default:
				fatal("I960: %x: Unhandled 5c.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x5d:
			switch((opcode >> 7) & 0xf) {
			case 0xc: // movl
				m_icount -= 2;
				t2 = (opcode>>19) & 0x1e;
				if(opcode & 0x00000800) { // litteral
					t1 = opcode & 0x1f;
					m_r[t2] = m_r[t2+1] = t1;
				} else
					memcpy(m_r+t2, m_r+(opcode & 0x1f), 2*sizeof(u32));
				break;

			default:
				fatal("I960: %x: Unhandled 5d.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x5e:
			switch((opcode >> 7) & 0xf) {
			case 0xc: // movt
				m_icount -= 3;
				t2 = (opcode>>19) & 0x1c;
				if(opcode & 0x00000800) { // litteral
					t1 = opcode & 0x1f;
					m_r[t2] = m_r[t2+1] = m_r[t2+2]= t1;
				} else
					memcpy(m_r+t2, m_r+(opcode & 0x1f), 3*sizeof(u32));
				break;

			default:
				fatal("I960: %x: Unhandled 5e.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x5f:
			switch((opcode >> 7) & 0xf) {
			case 0xc: // movq
				m_icount -= 4;
				t2 = (opcode>>19) & 0x1c;
				if(opcode & 0x00000800) { // litteral
					t1 = opcode & 0x1f;
					m_r[t2] = m_r[t2+1] = m_r[t2+2] = m_r[t2+3] = t1;
				} else
					memcpy(m_r+t2, m_r+(opcode & 0x1f), 4*sizeof(u32));
				break;

			default:
				fatal("I960: %x: Unhandled 5f.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x60:
			switch((opcode >> 7) & 0xf) {
			case 0x0: // synmov
				m_icount -= 6;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				// interrupt control register
				if(t1 == 0xff000004) {
					m_ICR = m_bus->read32(t2);
				}
				else
					m_bus->write32(t1,    m_bus->read32(t2));
				m_AC = (m_AC & ~7) | 2;
				break;

			case 0x2: // synmovq
				m_icount -= 12;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				if(t1 == 0xff000010)
					send_iac(t2);
				else {
					m_bus->write32(t1,    m_bus->read32(t2));
					m_bus->write32(t1+4,  m_bus->read32(t2+4));
					m_bus->write32(t1+8,  m_bus->read32(t2+8));
					m_bus->write32(t1+12, m_bus->read32(t2+12));
				}
				m_AC = (m_AC & ~7) | 2;
				break;

			default:
				fatal("I960: %x: Unhandled 60.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x64:
			switch((opcode >> 7) & 0xf) {
			case 0x0: // spanbit
				{
					u32 res = 0xffffffff;
					int i;

					m_icount -= 10;

					t1 = get_1_ri(opcode);
					m_AC &= ~7;

					for (i = 31; i >= 0; i--)
					{
						if (!(t1 & (1<<i)))
						{
							m_AC |= 2;
							res = i;
							break;
						}
					}

					set_ri(opcode, res);
				}
				break;

			case 0x1: // scanbit
				{
					u32 res = 0xffffffff;
					int i;

					m_icount -= 10;

					t1 = get_1_ri(opcode);
					m_AC &= ~7;

					for (i = 31; i >= 0; i--)
					{
						if (t1 & (1<<i))
						{
							m_AC |= 2;
							res = i;
							break;
						}
					}

					set_ri(opcode, res);
				}
				break;

			case 0x4: // dmovt
				/*
				    The dmovt instruction moves a 32-bit word from one register to another
				    and tests the least-significant byte of the operand to determine if it is a
				    valid ASCII-coded decimal digit (001100002 through 001110012,
				    corresponding to the decimal digits 0 through 9). For valid digits, the
				    condition code (CC) is set to 000; otherwise the condition code is set to
				    010.
				*/
				m_icount -= 7;
				t1 = get_1_ri(opcode);
				set_ri(opcode, t1);
				m_AC &= 0xfff8;
				if ((t1 & 0xff) < 0x30 || (t1 & 0xff) > 0x39)
					m_AC |= 2;
				break;

			case 0x5: // modac
				m_icount -= 10;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, m_AC);
				m_AC = (m_AC & ~t1) | (t2 & t1);
				break;

			default:
				fatal("I960: %x: Unhandled 64.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x65:
			switch((opcode >> 7) & 0xf) {
			case 0x5: // modpc
				m_icount -= 10;
				t1 = m_PC;
				t2 = get_2_ri(opcode);
				m_PC = (m_PC & ~t2) | (m_r[(opcode>>19) & 0x1f] & t2);
				set_ri(opcode, t1);
				if ((t1 >> 16 & 0x1f) > (m_PC >> 16 & 0x1f))
					check_pending_irqs();
				break;

			default:
				fatal("I960: %x: Unhandled 65.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x66:
			switch((opcode >> 7) & 0xf) {
			case 0x0: // calls
				t1 = get_1_ri(opcode);
				t2 = m_bus->read32(m_SAT + 152);    // get pointer to system procedure table
				t2 = m_bus->read32(t2 + 48 + (t1 * 4));
				if ((t2 & 3) != 0)
				{
					fatal("I960: system calls that jump into supervisor mode aren't yet supported\n");
				}
				do_call(t2, 0, m_r[I960_SP]);
				break;

			case 0xd: // flushreg
				if (m_rcache_pos > 4)
				{
					m_rcache_pos = 4;
				}
				for(t1=0; t1 < m_rcache_pos; t1++)
				{
					int i;

					for (i = 0; i < 0x10; i++)
					{
						m_bus->write32(m_rcache_frame_addr[t1] + (i * sizeof(u32)), m_rcache[t1][i]);
					}
				}
				m_rcache_pos = 0;
				break;

			default:
				fatal("I960: %x: Unhandled 66.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x67:
			switch((opcode >> 7) & 0xf) {
			case 0x0: // emul
				m_icount -= 37;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);

				set_ri64(opcode, mulu_32x32(t1, t2));
				break;

			case 0x1: // ediv
				m_icount -= 37;
				{
					u64 src1, src2;

					src1 = get_1_ri(opcode);
					src2 = get_2_ri64(opcode);

					set_ri2(opcode, src2 % src1, src2 / src1);
				}
				break;

			case 0x4: // cvtir
				m_icount -= 30;
				t1 = get_1_ri(opcode);
				set_rif(opcode, (double)(s32)t1);
				break;

			case 0x5: // cvtilr
				m_icount -= 30;
				t1 = get_1_ri(opcode);
				set_rifl(opcode, (double)(s32)t1);
				break;

			case 0x6: // scalerl
				m_icount -= 30;
				t1 = get_1_ri(opcode);
				t2f = get_2_rifl(opcode);
				set_rifl(opcode, t2f * pow(2.0, (double)(s32)t1));
				break;

			case 0x7: // scaler
				m_icount -= 30;
				t1 = get_1_ri(opcode);
				t2f = get_2_rif(opcode);
			set_rif(opcode, t2f * pow(2.0, (double)(s32)t1));
				break;

			default:
				fatal("I960: %x: Unhandled 67.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x68:
			switch((opcode >> 7) & 0xf) {
			case 0x0: // atanr
				m_icount -= 267;
				t1f = get_1_rif(opcode);
				t2f = get_2_rif(opcode);
				set_rif(opcode, atan2(t2f, t1f));
				break;

			case 0x1: // logepr
				m_icount -= 400;
				t1f = get_1_rif(opcode);
				t2f = get_2_rif(opcode);
				set_rif(opcode, t2f*log2(t1f+1.0));
				break;

			case 0x2: // logr
				m_icount -= 438;
				t1f = get_1_rif(opcode);
				t2f = get_2_rif(opcode);
				set_rif(opcode, t2f*log2(t1f));
				break;

			case 0x3: // remr
				m_icount -= 67; // (67 to 75878 depending on opcodes!!!)
				t1f = get_1_rif(opcode);
				t2f = get_2_rif(opcode);
				set_rif(opcode, fmod(t2f, t1f));
				break;

			case 0x5: // cmpr
				m_icount -= 10;
				t1f = get_1_rif(opcode);
				t2f = get_2_rif(opcode);
				cmp_d(t1f, t2f);
				break;

			case 0x8: // sqrtr
				m_icount -= 104;
				t1f = get_1_rif(opcode);
				set_rif(opcode, sqrt(t1f));
				break;

			case 0x9: // expr
				m_icount -= 334; // checkme
				t1f = get_1_rif(opcode);
				set_rif(opcode, pow(2.0, t1f) - 1.0);
				break;

			case 0xa: // logbnr
				m_icount -= 37;
				t1f = get_1_rif(opcode);
				set_rif(opcode, std::logb(t1f));
				break;

			case 0xb: // roundr
				m_icount -= 69;
				t1f = get_1_rif(opcode);
				set_rif(opcode, round_to_int(t1f));
				break;

			case 0xc: // sinr
				m_icount -= 406;
				t1f = get_1_rif(opcode);
				set_rif(opcode, sin(t1f));
				break;

			case 0xd: // cosr
				m_icount -= 406;
				t1f = get_1_rif(opcode);
				set_rif(opcode, cos(t1f));
				break;

			case 0xe: // tanr
				m_icount -= 293;
				t1f = get_1_rif(opcode);
				set_rif(opcode, tan(t1f));
				break;

			default:
				fatal("I960: %x: Unhandled 68.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x69:
			switch((opcode >> 7) & 0xf) {
			case 0x0: // atanrl
				m_icount -= 350;
				t1f = get_1_rifl(opcode);
				t2f = get_2_rifl(opcode);
				set_rifl(opcode, atan2(t2f, t1f));
				break;

			case 0x2: // logrl
				m_icount -= 438;
				t1f = get_1_rifl(opcode);
				t2f = get_2_rifl(opcode);
				set_rifl(opcode, t2f*log2(t1f));
				break;

			case 0x5: // cmprl
				m_icount -= 12;
				t1f = get_1_rifl(opcode);
				t2f = get_2_rifl(opcode);
				cmp_d(t1f, t2f);
				break;

			case 0x8: // sqrtrl
				m_icount -= 104;
				t1f = get_1_rifl(opcode);
				set_rifl(opcode, sqrt(t1f));
				break;

			case 0x9: // exprl
				m_icount -= 334;
				t1f = get_1_rifl(opcode);
				set_rifl(opcode, pow(2.0, t1f)-1.0);
				break;

			case 0xa: // logbnrl
				m_icount -= 37;
				t1f = get_1_rifl(opcode);
				set_rifl(opcode, std::logb(t1f));
				break;

			case 0xb: // roundrl
				m_icount -= 70;
				t1f = get_1_rifl(opcode);
				set_rifl(opcode, round_to_int(t1f));
				break;

			case 0xc: // sinrl
				m_icount -= 441;
				t1f = get_1_rifl(opcode);
				set_rifl(opcode, sin(t1f));
				break;

			case 0xd: // cosrl
				m_icount -= 441;
				t1f = get_1_rifl(opcode);
				set_rifl(opcode, cos(t1f));
				break;

			case 0xe: // tanrl
				m_icount -= 323;
				t1f = get_1_rifl(opcode);
				set_rifl(opcode, tan(t1f));
				break;

			default:
				fatal("I960: %x: Unhandled 69.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x6c:
			switch((opcode >> 7) & 0xf) {
			case 0x0: // cvtri
				m_icount -= 33;
				t1f = get_1_rif(opcode);
				set_ri(opcode, (s32)round_to_int(t1f));
				break;

			case 0x1: // cvtril
				m_icount -= 35;
				t1f = get_1_rif(opcode);
				set_ri64(opcode, (s64)round_to_int(t1f));
				break;

			case 0x2: // cvtzri
				m_icount -= 43;
				t1f = get_1_rif(opcode);
				set_ri(opcode, (s32)t1f);
				break;

			case 0x3: // cvtzril
				m_icount -= 44;
				t1f = get_1_rif(opcode);
				set_ri64(opcode, (s64)t1f);
				break;

			case 0x9: // movr
				m_icount -= 5;
				t1f = get_1_rif(opcode);
				set_rif(opcode, t1f);
				break;

			default:
				fatal("I960: %x: Unhandled 6c.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x6d:
			switch((opcode >> 7) & 0xf) {
			case 0x9: // movrl
				m_icount -= 6;
				t1f = get_1_rifl(opcode);
				set_rifl(opcode, t1f);
				break;

			default:
				fatal("I960: %x: Unhandled 6d.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x6e:
			switch((opcode >> 7) & 0xf) {
			case 0x1: // movre (undocumented encoding, used by Dead or Alive to save/restore fp0-fp3)
			case 0x9: // movre
				{
					u32 v[3];

					m_icount -= 8;

					// source: three g/l registers (multiple of 4), a floating-point register or a literal
					if(!(opcode & 0x00000800))
					{
						const int src = opcode & 0x1c;
						v[0] = m_r[src];
						v[1] = m_r[src+1];
						v[2] = m_r[src+2] & 0xffff;    // upper 16 bits of the third word are truncated
					}
					else
					{
						const int idx = opcode & 0x1f;
						if(idx < 4)
							double_to_extended(m_fp[idx], v);
						else
							double_to_extended((idx == 0x16) ? 1.0 : 0.0, v);
					}

					// destination: three g/l registers (multiple of 4) or a floating-point register
					if(!(opcode & 0x00002000))
					{
						const int dst = (opcode>>19) & 0x1c;
						m_r[dst] = v[0];
						m_r[dst+1] = v[1];
						m_r[dst+2] = v[2];
					}
					else if(!(opcode & 0x00e00000))
						m_fp[(opcode>>19) & 3] = extended_to_double(v);
					else
						fatal("i960: %x: movre to literal?\n", m_PIP);
				}
				break;
			case 0x2: // cpysre
				m_icount -= 8;
				t1f = get_1_rifl(opcode);
				t2f = get_2_rifl(opcode);

				if (t2f >= 0.0)
					set_rifl(opcode, fabs(t1f));
				else
					set_rifl(opcode, -fabs(t1f));
				break;
			default:
				fatal("I960: %x: Unhandled 6e.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x70:
			switch((opcode >> 7) & 0xf) {
			case 0x1: // mulo
				m_icount -= 18;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2*t1);
				break;

			case 0x8: // remo
				m_icount -= 37;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, t2%t1);
				break;

			case 0xb: // divo
				m_icount -= 37;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				if (t1 == 0)    // HACK!
					set_ri(opcode, 0);
				else
					set_ri(opcode, t2/t1);
				break;

			default:
				fatal("I960: %x: Unhandled 70.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x74:
			switch((opcode >> 7) & 0xf) {
			case 0x1: // muli
				m_icount -= 18;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, ((s32)t2)*((s32)t1));
				break;

			case 0x8: // remi
				m_icount -= 37;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, ((s32)t2)%((s32)t1));
				break;

			case 0x9:{// modi
				s32 src1, src2, dst;
				m_icount -= 37;
				src1 = (s32)get_1_ri(opcode);
				src2 = (s32)get_2_ri(opcode);
				dst = src2 - ((src2/src1)*src1);
				if(((src1 ^ src2) < 0) && (dst != 0))   // operands of opposite sign (the product would overflow)
					dst += src1;
				set_ri(opcode, dst);
				break;
			}

			case 0xb: // divi
				m_icount -= 37;
				t1 = get_1_ri(opcode);
				t2 = get_2_ri(opcode);
				set_ri(opcode, ((s32)t2)/((s32)t1));
				break;

			default:
				fatal("I960: %x: Unhandled 74.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x78:
			switch((opcode >> 7) & 0xf) {
			case 0xb: // divr
				m_icount -= 35;
				t1f = get_1_rif(opcode);
				t2f = get_2_rif(opcode);
				set_rif(opcode, t2f/t1f);
				break;

			case 0xc: // mulr
				m_icount -= 18;
				t1f = get_1_rif(opcode);
				t2f = get_2_rif(opcode);
				set_rif(opcode, t2f*t1f);
				break;

			case 0xd: // subr
				m_icount -= 10;
				t1f = get_1_rif(opcode);
				t2f = get_2_rif(opcode);
				set_rif(opcode, t2f-t1f);
				break;

			case 0xf: // addr
				m_icount -= 10;
				t1f = get_1_rif(opcode);
				t2f = get_2_rif(opcode);
				set_rif(opcode, t2f+t1f);
				break;

			default:
				fatal("I960: %x: Unhandled 78.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x79:
			switch((opcode >> 7) & 0xf) {
			case 0xb: // divrl
				m_icount -= 77;
				t1f = get_1_rifl(opcode);
				t2f = get_2_rifl(opcode);
				set_rifl(opcode, t2f/t1f);
				break;

			case 0xc: // mulrl
				m_icount -= 36;
				t1f = get_1_rifl(opcode);
				t2f = get_2_rifl(opcode);
				set_rifl(opcode, t2f*t1f);
				break;

			case 0xd: // subrl
				m_icount -= 13;
				t1f = get_1_rifl(opcode);
				t2f = get_2_rifl(opcode);
				set_rifl(opcode, t2f-t1f);
				break;

			case 0xf: // addrl
				m_icount -= 13;
				t1f = get_1_rifl(opcode);
				t2f = get_2_rifl(opcode);
				set_rifl(opcode, t2f+t1f);
				break;

			default:
				fatal("I960: %x: Unhandled 79.%x\n", m_PIP, (opcode >> 7) & 0xf);
			}
			break;

		case 0x80: { // ldob
			m_icount -= 4;
			u8 v = m_bus->read8(get_ea(opcode));
			if(!m_stalled)
				m_r[(opcode>>19)&0x1f] = v;
			break;
		}

		case 0x82: // stob
			m_icount -= 2;
			m_bus->write8(get_ea(opcode), m_r[(opcode>>19)&0x1f]);
			break;

		case 0x84: // bx
			m_icount -= 3;
			m_IP = get_ea(opcode);
			break;

		case 0x85: // balx
			m_icount -= 5;
			t1 = get_ea(opcode);
			m_r[(opcode>>19)&0x1f] = m_IP;
			m_IP = t1;
			break;

		case 0x86: // callx
			t1 = get_ea(opcode);
			do_call(t1, 0, m_r[I960_SP]);
			break;

		case 0x88: { // ldos
			m_icount -= 4;
			u16 v = i960_read_word_unaligned(get_ea(opcode));
			if(!m_stalled)
				m_r[(opcode>>19)&0x1f] = v;
			break;
		}

		case 0x8a: // stos
			m_icount -= 2;
			i960_write_word_unaligned(get_ea(opcode), m_r[(opcode>>19)&0x1f]);
			break;

		case 0x8c: // lda
			m_icount--;
			m_r[(opcode>>19)&0x1f] = get_ea(opcode);
			break;

		case 0x90: { // ld
			m_icount -= 4;
			u32 v = i960_read_dword_unaligned(get_ea(opcode));
			if(!m_stalled)
				m_r[(opcode>>19)&0x1f] = v;
			break;
		}

		case 0x92: // st
			m_icount -= 2;
			i960_write_dword_unaligned(get_ea(opcode), m_r[(opcode>>19)&0x1f]);
			break;

		case 0x98:{// ldl
			int i;
			m_icount -= 5;
			t1 = get_ea(opcode);
			t2 = (opcode>>19)&0x1e;
			for(i=0; i<2; i++) {
				auto pack = i960_read_dword_unaligned_flags(t1);
				if(m_stalled)
				{
					burst_stall_save(t1,t2,i,2,false);
					return;
				}
				m_r[t2+i] = pack.first;
				if(pack.second & BURST)
					t1 += 4;
			}
			break;
		}

		case 0x9a:{// stl
			int i;
			m_icount -= 3;
			t1 = get_ea(opcode);
			t2 = (opcode>>19)&0x1e;
			for(i=0; i<2; i++) {
				auto flags = i960_write_dword_unaligned_flags(t1, m_r[t2+i]);
				if(m_stalled)
				{
					burst_stall_save(t1,t2,i,2,true);
					return;
				}
				if(flags & BURST)
					t1 += 4;
			}
			break;
		}

		case 0xa0:{// ldt
			int i;
			m_icount -= 6;
			t1 = get_ea(opcode);
			t2 = (opcode>>19)&0x1c;
			for(i=0; i<3; i++) {
				auto pack = i960_read_dword_unaligned_flags(t1);
				if(m_stalled)
				{
					burst_stall_save(t1,t2,i,3,false);
					return;
				}
				m_r[t2+i] = pack.first;
				if(pack.second & BURST)
					t1 += 4;
			}
			break;
		}

		case 0xa2:{// stt
			int i;
			m_icount -= 4;
			t1 = get_ea(opcode);
			t2 = (opcode>>19)&0x1c;
			for(i=0; i<3; i++) {
				auto flags = i960_write_dword_unaligned_flags(t1, m_r[t2+i]);
				if(m_stalled)
				{
					burst_stall_save(t1,t2,i,3,true);
					return;
				}
				if(flags & BURST)
					t1 += 4;
			}
			break;
		}

		case 0xb0:{// ldq
			int i;
			m_icount -= 7;
			t1 = get_ea(opcode);
			t2 = (opcode>>19)&0x1c;
			for(i=0; i<4; i++) {
				auto pack = i960_read_dword_unaligned_flags(t1);
				if(m_stalled)
				{
					burst_stall_save(t1,t2,i,4,false);
					return;
				}
				m_r[t2+i] = pack.first;
				if(pack.second & BURST)
					t1 += 4;
			}
			break;
		}

		case 0xb2:{// stq
			int i;
			m_icount -= 5;
			t1 = get_ea(opcode);
			t2 = (opcode>>19)&0x1c;
			for(i=0; i<4; i++) {
				auto flags = i960_write_dword_unaligned_flags(t1, m_r[t2+i]);
				if(m_stalled)
				{
					burst_stall_save(t1,t2,i,4,true);
					return;
				}
				if(flags & BURST)
					t1 += 4;
			}
			break;
		}

		case 0xc0: { // ldib
			m_icount -= 4;
			s8 v = m_bus->read8(get_ea(opcode));
			if(!m_stalled)
				m_r[(opcode>>19)&0x1f] = v;
			break;
		}

		case 0xc2: // stib
			m_icount -= 2;
			m_bus->write8(get_ea(opcode), m_r[(opcode>>19)&0x1f]);
			break;

		case 0xc8: { // ldis
			m_icount -= 4;
			s16 v = i960_read_word_unaligned(get_ea(opcode));
			if(!m_stalled)
				m_r[(opcode>>19)&0x1f] = v;
			break;
		}

		case 0xca: // stis
			m_icount -= 2;
			i960_write_word_unaligned(get_ea(opcode), m_r[(opcode>>19)&0x1f]);
			break;

		default:
			fatal("I960: %x: Unhandled %02x\n", m_PIP, opcode >> 24);
	}

}

// ---------------------------------------------------------------------------
// Execution
// ---------------------------------------------------------------------------

s32 I960::run(s32 cycles)
{
    if (m_faulted) {
        // Nothing further can be trusted once an unimplemented condition has
        // been hit, so consume the budget and let the machine keep running its
        // other devices.
        return cycles;
    }
    if (m_halted) {
        // HALT is asserted, which on Model 2 means the coprocessor's input FIFO
        // is full and the CPU is waiting for it to drain. Time still passes.
        return cycles;
    }

    m_icount = cycles;

    try {
        // Interrupt checks are deferred while a burst access is part-way through,
        // because the instruction has saved partial state and must finish first.
        if (!m_stall_state.burst_mode) {
            check_immediate_irqs();
        }

        while (m_icount > 0) {
            if (m_halted) {
                // A bus handler asserted HALT mid-frame. Stop cleanly with the
                // instruction pointer intact.
                break;
            }

            m_PIP = m_IP;

            const u32 opcode = fetch_word(m_IP);
            m_IP += 4;

            if (m_trace_hook != nullptr) {
                m_trace_hook(m_trace_context, m_PIP, opcode);
            }

            m_stalled = false;

            if (m_stall_state.burst_mode) {
                execute_burst_stall_op(opcode);
            } else {
                execute_op(opcode);
            }

            ++m_instruction_count;
        }
    } catch (const Fault& fault) {
        m_faulted       = true;
        m_fault_message = fault.what();
        SM2_ERROR("i960: %s", fault.what());
        SM2_ERROR("i960: %s", state_string().c_str());
        m_icount = 0;
    }

    return cycles - m_icount;
}

// ---------------------------------------------------------------------------
// Interrupts
// ---------------------------------------------------------------------------

void I960::set_irq_line(int line, int state)
{
    if (line < 0 || line > I960_IRQ3) {
        SM2_WARN("i960: interrupt line %d does not exist", line);
        return;
    }
    if (m_irq_line_state[line] == state) {
        return;
    }

    m_irq_line_state[line] = static_cast<s8>(state);

    const int int_tab = m_bus->read32(m_PRCB + 20);  // interrupt table
    const int cpu_pri = (m_PC >> 16) & 0x1f;
    int       vector  = 0;

    // Only the four external lines in "normal" mode are supported. The i960's
    // interrupt hardware is more capable than this, but Sega and Namco both
    // wired the cheapest option, taking each line's vector from a byte of the
    // interrupt control register.
    switch (line) {
        case I960_IRQ0: vector = m_ICR & 0xff;         break;
        case I960_IRQ1: vector = (m_ICR >> 8) & 0xff;  break;
        case I960_IRQ2: vector = (m_ICR >> 16) & 0xff; break;
        case I960_IRQ3: vector = (m_ICR >> 24) & 0xff; break;
        default: break;
    }

    if (vector == 0) {
        SM2_WARN("i960: interrupt line %d is in IAC mode, which is unsupported", line);
        return;
    }

    const int priority = vector / 8;

    if (state == 0) {
        return;
    }

    // Can it be taken right now?
    if (((cpu_pri < priority) || (priority == 31)) && (m_immediate_irq == 0)) {
        m_immediate_irq    = 1;
        m_immediate_vector = vector;
        m_immediate_pri    = priority;
        return;
    }

    // Otherwise queue it in the interrupt table's pending words.
    u32 pend = m_bus->read32(int_tab);
    pend |= (1 << priority);
    m_bus->write32(int_tab, pend);

    const u32 word    = ((vector / 32) * 4) + 4;
    const u32 wordofs = vector % 32;
    pend = m_bus->read32(int_tab + word);
    pend |= (1 << wordofs);
    m_bus->write32(int_tab + word, pend);
}

// ---------------------------------------------------------------------------
// Reset
// ---------------------------------------------------------------------------

void I960::reset()
{
    // The initial memory image: system address table at 0, processor control
    // block at 4, first instruction at 12. The initial frame pointer comes from
    // the control block, which is why a wrongly assembled program ROM shows up
    // immediately as a stack pointer outside RAM.
    m_SAT  = m_bus->read32(0);
    m_PRCB = m_bus->read32(4);
    m_IP   = m_bus->read32(12);

    m_PC  = 0x001f2002;
    m_AC  = 0;
    m_ICR = 0xff000000;

    m_immediate_irq    = 0;
    m_immediate_vector = 0;
    m_immediate_pri    = 0;

    std::memset(m_r, 0, sizeof(m_r));
    std::memset(m_rcache, 0, sizeof(m_rcache));
    std::fill(std::begin(m_rcache_frame_addr), std::end(m_rcache_frame_addr), 0u);
    std::fill(std::begin(m_fp), std::end(m_fp), 0.0);
    std::fill(std::begin(m_irq_line_state), std::end(m_irq_line_state),
              static_cast<s8>(kClearLine));

    m_r[I960_FP] = m_bus->read32(m_PRCB + 24);
    m_r[I960_SP] = m_r[I960_FP] + 64;
    m_rcache_pos = 0;
    m_PIP        = 0;

    m_stall_state = {};
    m_stalled     = false;
    m_halted      = false;
    m_faulted     = false;
    m_fault_message.clear();
    m_instruction_count = 0;

    SM2_INFO("i960 reset: SAT=%08x PRCB=%08x IP=%08x FP=%08x SP=%08x",
             m_SAT, m_PRCB, m_IP, m_r[I960_FP], m_r[I960_SP]);
}

// ---------------------------------------------------------------------------
// Diagnostics
// ---------------------------------------------------------------------------

std::string I960::state_string() const
{
    static const char* const kConditions[8] = {
        "no", "g", "e", "ge", "l", "ne", "le", "o"
    };

    char buffer[512];
    std::snprintf(buffer, sizeof(buffer),
                  "IP=%08x PIP=%08x PC=%08x AC=%08x (%s) "
                  "PFP=%08x SP=%08x RIP=%08x FP=%08x "
                  "g0=%08x g1=%08x g2=%08x g3=%08x",
                  m_IP, m_PIP, m_PC, m_AC, kConditions[m_AC & 7],
                  m_r[I960_PFP], m_r[I960_SP], m_r[I960_RIP], m_r[I960_FP],
                  m_r[I960_G0], m_r[I960_G1], m_r[I960_G2], m_r[I960_G3]);
    return buffer;
}

void I960::serialize(Archive& ar)
{
    ar.raw(m_stall_state);
    ar.raw(m_stalled);
    ar.raw(m_halted);
    ar.raw(m_faulted);
    ar.bytes(m_r, 0x20);
    for (auto& frame : m_rcache) {
        ar.bytes(frame, 0x10);
    }
    ar.bytes(m_rcache_frame_addr, I960_RCACHE_SIZE);
    ar.raw(m_rcache_pos);
    ar.bytes(m_fp, 4);
    ar.raw(m_SAT);
    ar.raw(m_PRCB);
    ar.raw(m_PC);
    ar.raw(m_AC);
    ar.raw(m_IP);
    ar.raw(m_PIP);
    ar.raw(m_ICR);
    ar.raw(m_immediate_irq);
    ar.raw(m_immediate_vector);
    ar.raw(m_immediate_pri);
    ar.bytes(m_irq_line_state, 4);
    ar.raw(m_instruction_count);
}

}  // namespace sm2::cpu::i960
