<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 123</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page123-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce123.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;4-19</p>
<p style="position:absolute;top:47px;left:793px;white-space:nowrap" class="ft01">PAGING</p>
<p style="position:absolute;top:97px;left:69px;white-space:nowrap" class="ft02">4.5 IA-32E&#160;</p>
<p style="position:absolute;top:97px;left:217px;white-space:nowrap" class="ft02">PAGING</p>
<p style="position:absolute;top:133px;left:69px;white-space:nowrap" class="ft07">A logical processor uses&#160;IA-32e paging if CR0.PG&#160;= 1,&#160;CR4.PAE&#160;=&#160;1,&#160;and IA32_EFER.LME&#160;=&#160;1.&#160;With IA-32e&#160;paging,&#160;<br/>linear address are translated using a hierarchy of in-memory paging structures located using the contents of CR3.&#160;<br/>IA-32e&#160;paging translates 48-bit&#160;linear addresses to&#160;52-bit&#160;physical&#160;addresses.</p>
<p style="position:absolute;top:164px;left:593px;white-space:nowrap" class="ft04">1</p>
<p style="position:absolute;top:166px;left:600px;white-space:nowrap" class="ft03">&#160;Although&#160;52&#160;bits&#160;corresponds&#160;to&#160;4&#160;</p>
<p style="position:absolute;top:183px;left:69px;white-space:nowrap" class="ft07">PBytes, linear addresses are limited to&#160;48&#160;bits; at most&#160;256 TBytes of linear-address space may be accessed at any&#160;<br/>given time.<br/>IA-32e paging uses&#160;a hierarchy of paging&#160;structures to&#160;produce&#160;a translation&#160;for&#160;a linear address. CR3 is&#160;used&#160;to&#160;<br/>locate&#160;the first paging-structure, the&#160;PML4&#160;table. Use&#160;of&#160;CR3 with IA-32e paging&#160;depends on&#160;whether&#160;process-<br/>context identifiers&#160;(PCIDs)&#160;have&#160;been&#160;enabled&#160;by&#160;setting&#160;CR4.PCIDE:</p>
<p style="position:absolute;top:278px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:279px;left:95px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-123.html">Table&#160;4-12&#160;</a>illustrates&#160;how CR3&#160;is used with IA-32e&#160;paging&#160;if&#160;CR4.PCIDE&#160;=&#160;0.</p>
<p style="position:absolute;top:651px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:652px;left:95px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-123.html">Table&#160;4-13&#160;</a>illustrates&#160;how CR3&#160;is used with IA-32e&#160;paging&#160;if&#160;CR4.PCIDE&#160;=&#160;1.</p>
<p style="position:absolute;top:961px;left:69px;white-space:nowrap" class="ft07">After software&#160;modifies the&#160;value of CR4.PCIDE,&#160;the logical processor immediately&#160;begins using&#160;CR3 as&#160;specified&#160;<br/>for the new&#160;value.&#160;For example,&#160;if software changes CR4.PCIDE from 1 to 0,&#160;the&#160;current PCID immediately changes&#160;</p>
<p style="position:absolute;top:1038px;left:69px;white-space:nowrap" class="ft03">1.&#160;If&#160;MAXPHYADDR&#160;&lt;&#160;52, bits&#160;in&#160;the range 51:MAXPHYADDR will be&#160;0 in&#160;any physical&#160;address&#160;used&#160;by IA-32e&#160;paging. (The&#160;correspond-</p>
<p style="position:absolute;top:1054px;left:91px;white-space:nowrap" class="ft03">ing bits are&#160;reserved&#160;in&#160;the&#160;paging-structure&#160;entries.)&#160;Se<a href="o_fe12b1e2a880e0ce-109.html">e Section&#160;4.1.4&#160;f</a>or&#160;how to determine MAXPHYADDR.</p>
<p style="position:absolute;top:309px;left:242px;white-space:nowrap" class="ft06">Table&#160;4-12.&#160; Use of&#160;CR3&#160;with&#160;IA-32e&#160;Paging&#160;and&#160;CR4.PCIDE&#160;=&#160;0</p>
<p style="position:absolute;top:343px;left:79px;white-space:nowrap" class="ft03">Bit&#160;</p>
<p style="position:absolute;top:358px;left:79px;white-space:nowrap" class="ft03">Position(s)</p>
<p style="position:absolute;top:343px;left:165px;white-space:nowrap" class="ft03">Contents</p>
<p style="position:absolute;top:387px;left:79px;white-space:nowrap" class="ft03">2:0</p>
<p style="position:absolute;top:387px;left:165px;white-space:nowrap" class="ft03">Ignored</p>
<p style="position:absolute;top:415px;left:79px;white-space:nowrap" class="ft03">3&#160;(PWT)</p>
<p style="position:absolute;top:415px;left:165px;white-space:nowrap" class="ft03">Page-level&#160;write-through;&#160;indirectly&#160;determines&#160;the&#160;memory type&#160;used&#160;to&#160;access the PML4&#160;table&#160;during&#160;linear-</p>
<p style="position:absolute;top:432px;left:165px;white-space:nowrap" class="ft03">address translation&#160;(see<a href="o_fe12b1e2a880e0ce-138.html">&#160;Section 4.9.2)</a></p>
<p style="position:absolute;top:460px;left:79px;white-space:nowrap" class="ft03">4&#160;(PCD)</p>
<p style="position:absolute;top:460px;left:165px;white-space:nowrap" class="ft03">Page-level cache disable;&#160;indirectly determines&#160;the memory&#160;type used&#160;to&#160;access the PML4&#160;table&#160;during linear-address&#160;</p>
<p style="position:absolute;top:476px;left:165px;white-space:nowrap" class="ft03">translation&#160;(see<a href="o_fe12b1e2a880e0ce-138.html">&#160;Section 4.9.2)</a></p>
<p style="position:absolute;top:505px;left:79px;white-space:nowrap" class="ft03">11:5</p>
<p style="position:absolute;top:505px;left:165px;white-space:nowrap" class="ft03">Ignored</p>
<p style="position:absolute;top:534px;left:79px;white-space:nowrap" class="ft03">M–1:12</p>
<p style="position:absolute;top:534px;left:165px;white-space:nowrap" class="ft03">Physical address of&#160;the 4-KByte&#160;aligned&#160;PML4&#160;table used&#160;for linear-address translation</p>
<p style="position:absolute;top:531px;left:657px;white-space:nowrap" class="ft04">1</p>
<p style="position:absolute;top:592px;left:71px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:611px;left:70px;white-space:nowrap" class="ft03">1.&#160;M is&#160;an&#160;abbreviation&#160;for&#160;MAXPHYADDR,&#160;which&#160;is&#160;at&#160;most&#160;52; see<a href="o_fe12b1e2a880e0ce-109.html">&#160;Section&#160;4.1.4.</a></p>
<p style="position:absolute;top:562px;left:79px;white-space:nowrap" class="ft03">63:M</p>
<p style="position:absolute;top:562px;left:165px;white-space:nowrap" class="ft03">Reserved&#160;(must be&#160;0)</p>
<p style="position:absolute;top:682px;left:242px;white-space:nowrap" class="ft06">Table&#160;4-13.&#160; Use of&#160;CR3&#160;with&#160;IA-32e&#160;Paging&#160;and&#160;CR4.PCIDE&#160;=&#160;1</p>
<p style="position:absolute;top:716px;left:79px;white-space:nowrap" class="ft03">Bit&#160;</p>
<p style="position:absolute;top:731px;left:79px;white-space:nowrap" class="ft03">Position(s)</p>
<p style="position:absolute;top:716px;left:166px;white-space:nowrap" class="ft03">Contents</p>
<p style="position:absolute;top:759px;left:79px;white-space:nowrap" class="ft03">11:0</p>
<p style="position:absolute;top:759px;left:166px;white-space:nowrap" class="ft03">PCID&#160;(see<a href="o_fe12b1e2a880e0ce-139.html">&#160;Section&#160;4.10.1)</a></p>
<p style="position:absolute;top:757px;left:309px;white-space:nowrap" class="ft04">1</p>
<p style="position:absolute;top:846px;left:71px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:865px;left:70px;white-space:nowrap" class="ft03">1.<a href="o_fe12b1e2a880e0ce-138.html">&#160;Section&#160;4.9.2</a>&#160;explains&#160;how the processor&#160;determines the memory&#160;type&#160;used to&#160;access the PML4 table&#160;during linear-address&#160;transla-</p>
<p style="position:absolute;top:881px;left:85px;white-space:nowrap" class="ft03">tion with CR4.PCIDE&#160;=&#160;1.</p>
<p style="position:absolute;top:788px;left:79px;white-space:nowrap" class="ft03">M–1:12</p>
<p style="position:absolute;top:788px;left:166px;white-space:nowrap" class="ft03">Physical address of&#160;the&#160;4-KByte aligned PML4&#160;table&#160;used&#160;for linear-address&#160;translation</p>
<p style="position:absolute;top:785px;left:658px;white-space:nowrap" class="ft04">2</p>
<p style="position:absolute;top:901px;left:70px;white-space:nowrap" class="ft03">2.&#160;M&#160;is an&#160;abbreviation&#160;for MAXPHYADDR,&#160;which&#160;is at&#160;most&#160;52; see<a href="o_fe12b1e2a880e0ce-109.html">&#160;Section 4.1.4.</a></p>
<p style="position:absolute;top:816px;left:79px;white-space:nowrap" class="ft03">63:M</p>
<p style="position:absolute;top:816px;left:166px;white-space:nowrap" class="ft03">Reserved&#160;(must be&#160;0)</p>
<p style="position:absolute;top:813px;left:288px;white-space:nowrap" class="ft04">3</p>
<p style="position:absolute;top:920px;left:70px;white-space:nowrap" class="ft03">3.&#160;See&#160;<a href="o_fe12b1e2a880e0ce-145.html">Section&#160;4.10.4.1</a>&#160;for use of&#160;bit&#160;63 of&#160;the&#160;source operand&#160;of&#160;the&#160;MOV to&#160;CR3 instruction.</p>
</div>
</body>
</html>
