{"vcs1":{"timestamp_begin":1747920520.679029830, "rt":11.69, "ut":11.69, "st":0.72}}
{"vcselab":{"timestamp_begin":1747920532.455512368, "rt":0.36, "ut":0.26, "st":0.09}}
{"link":{"timestamp_begin":1747920532.877565668, "rt":0.44, "ut":0.20, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747920520.024850530}
{"VCS_COMP_START_TIME": 1747920520.024850530}
{"VCS_COMP_END_TIME": 1747920533.468121693}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 614764}}
{"vcselab": {"peak_mem": 183884}}
