Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 24 23:54:46 2019
| Host         : DESKTOP-6RNCOV7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_HDMI_wrapper_timing_summary_routed.rpt -pb Testing_HDMI_wrapper_timing_summary_routed.pb -rpx Testing_HDMI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_HDMI_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 614 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.153        0.000                      0                 1117        0.013        0.000                      0                 1117        1.500        0.000                       0                   626  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
sys_clk                                {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clk_out3_Testing_HDMI_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clk_out4_Testing_HDMI_clk_wiz_0_0    {0.000 30.000}       60.000          16.667          
  clkfbout_Testing_HDMI_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                            {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0_1  {0.000 2.000}        4.000           250.000         
  clk_out3_Testing_HDMI_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  clk_out4_Testing_HDMI_clk_wiz_0_0_1  {0.000 30.000}       60.000          16.667          
  clkfbout_Testing_HDMI_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0         30.612        0.000                      0                  146        0.178        0.000                      0                  146       19.500        0.000                       0                    91  
  clk_out2_Testing_HDMI_clk_wiz_0_0          1.630        0.000                      0                   39        0.210        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out3_Testing_HDMI_clk_wiz_0_0          3.778        0.000                      0                  735        0.084        0.000                      0                  735        4.500        0.000                       0                   424  
  clk_out4_Testing_HDMI_clk_wiz_0_0         56.176        0.000                      0                  196        0.252        0.000                      0                  196       29.500        0.000                       0                    70  
  clkfbout_Testing_HDMI_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0_1       30.614        0.000                      0                  146        0.178        0.000                      0                  146       19.500        0.000                       0                    91  
  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.631        0.000                      0                   39        0.210        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out3_Testing_HDMI_clk_wiz_0_0_1        3.778        0.000                      0                  735        0.084        0.000                      0                  735        4.500        0.000                       0                   424  
  clk_out4_Testing_HDMI_clk_wiz_0_0_1       56.179        0.000                      0                  196        0.252        0.000                      0                  196       29.500        0.000                       0                    70  
  clkfbout_Testing_HDMI_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0          3.533        0.000                      0                   24        0.532        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0         30.612        0.000                      0                  146        0.088        0.000                      0                  146  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0          3.533        0.000                      0                   24        0.532        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0          1.153        0.000                      0                   30        0.120        0.000                      0                   30  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.155        0.000                      0                   30        0.122        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.630        0.000                      0                   39        0.147        0.000                      0                   39  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0          4.276        0.000                      0                   78        0.202        0.000                      0                   78  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0          3.778        0.000                      0                  735        0.013        0.000                      0                  735  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0          4.278        0.000                      0                   78        0.205        0.000                      0                   78  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out4_Testing_HDMI_clk_wiz_0_0         56.176        0.000                      0                  196        0.155        0.000                      0                  196  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0_1       30.612        0.000                      0                  146        0.088        0.000                      0                  146  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0_1        3.535        0.000                      0                   24        0.533        0.000                      0                   24  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0_1        3.535        0.000                      0                   24        0.533        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.153        0.000                      0                   30        0.120        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.630        0.000                      0                   39        0.147        0.000                      0                   39  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.155        0.000                      0                   30        0.122        0.000                      0                   30  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0_1        3.778        0.000                      0                  735        0.013        0.000                      0                  735  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.276        0.000                      0                   78        0.202        0.000                      0                   78  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.278        0.000                      0                   78        0.205        0.000                      0                   78  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out4_Testing_HDMI_clk_wiz_0_0_1       56.176        0.000                      0                  196        0.155        0.000                      0                  196  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.612ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.088ns (22.415%)  route 7.227ns (77.585%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          1.218     0.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X103Y89        LUT6 (Prop_lut6_I1_O)        0.295     1.058 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124     2.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.541     2.591    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.117     2.708 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.871     3.579    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X103Y90        LUT6 (Prop_lut6_I1_O)        0.348     3.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.892     4.819    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     4.943 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.873     5.816    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X102Y91        LUT3 (Prop_lut3_I2_O)        0.124     5.940 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.105     7.045    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.150     7.195 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.860     8.055    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X102Y88        LUT3 (Prop_lut3_I2_O)        0.328     8.383 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.383    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.081    38.995    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                 30.612    

Slack (MET) :             30.621ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 2.116ns (22.647%)  route 7.227ns (77.353%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          1.218     0.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X103Y89        LUT6 (Prop_lut6_I1_O)        0.295     1.058 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124     2.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.541     2.591    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.117     2.708 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.871     3.579    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X103Y90        LUT6 (Prop_lut6_I1_O)        0.348     3.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.892     4.819    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     4.943 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.873     5.816    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X102Y91        LUT3 (Prop_lut3_I2_O)        0.124     5.940 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.105     7.045    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.150     7.195 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.860     8.055    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.356     8.411 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.411    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.118    39.032    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.032    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                 30.621    

Slack (MET) :             31.003ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 2.088ns (23.403%)  route 6.834ns (76.597%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          1.218     0.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X103Y89        LUT6 (Prop_lut6_I1_O)        0.295     1.058 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124     2.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.541     2.591    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.117     2.708 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.871     3.579    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X103Y90        LUT6 (Prop_lut6_I1_O)        0.348     3.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.892     4.819    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     4.943 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.873     5.816    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X102Y91        LUT3 (Prop_lut3_I2_O)        0.124     5.940 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.105     7.045    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.150     7.195 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.466     7.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X102Y88        LUT6 (Prop_lut6_I2_O)        0.328     7.989 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.989    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.079    38.993    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 31.003    

Slack (MET) :             31.053ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 1.930ns (21.871%)  route 6.894ns (78.129%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.193     0.795    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     0.919 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6/O
                         net (fo=1, routed)           0.667     1.586    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.710 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.960     2.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.124     2.793 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8/O
                         net (fo=4, routed)           0.945     3.738    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8_n_0
    SLICE_X111Y89        LUT6 (Prop_lut6_I2_O)        0.124     3.862 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.658     4.521    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.124     4.645 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.797     5.442    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.152     5.594 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.865     6.459    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X112Y90        LUT3 (Prop_lut3_I0_O)        0.374     6.833 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.809     7.642    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I3_O)        0.328     7.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     7.970    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.082    
                         clock uncertainty           -0.090    38.992    
    SLICE_X110Y90        FDRE (Setup_fdre_C_D)        0.031    39.023    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.023    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 31.053    

Slack (MET) :             31.058ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 1.958ns (22.091%)  route 6.905ns (77.909%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.193     0.795    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     0.919 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6/O
                         net (fo=1, routed)           0.667     1.586    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.710 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.960     2.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.124     2.793 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8/O
                         net (fo=4, routed)           0.945     3.738    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8_n_0
    SLICE_X111Y89        LUT6 (Prop_lut6_I2_O)        0.124     3.862 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.658     4.521    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.124     4.645 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.797     5.442    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.152     5.594 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.865     6.459    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X112Y90        LUT3 (Prop_lut3_I0_O)        0.374     6.833 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.820     7.653    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X110Y90        LUT4 (Prop_lut4_I0_O)        0.356     8.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.009    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.082    
                         clock uncertainty           -0.090    38.992    
    SLICE_X110Y90        FDRE (Setup_fdre_C_D)        0.075    39.067    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.067    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 31.058    

Slack (MET) :             31.099ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 2.144ns (24.184%)  route 6.722ns (75.816%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.137     6.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.152     7.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.674     7.683    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y88        LUT6 (Prop_lut6_I5_O)        0.326     8.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.009    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.079    39.108    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 31.099    

Slack (MET) :             31.321ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 2.144ns (24.799%)  route 6.502ns (75.201%))
  Logic Levels:           8  (LUT3=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.137     6.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.152     7.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.454     7.463    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.326     7.789 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.789    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.081    39.110    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.110    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                 31.321    

Slack (MET) :             31.365ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 2.137ns (24.738%)  route 6.502ns (75.262%))
  Logic Levels:           8  (LUT3=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.137     6.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.152     7.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.454     7.463    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I0_O)        0.319     7.782 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.782    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.118    39.147    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.147    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                 31.365    

Slack (MET) :             31.539ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 1.700ns (20.388%)  route 6.638ns (79.612%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.193     0.795    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     0.919 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6/O
                         net (fo=1, routed)           0.667     1.586    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.710 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.960     2.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.124     2.793 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8/O
                         net (fo=4, routed)           0.945     3.738    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8_n_0
    SLICE_X111Y89        LUT6 (Prop_lut6_I2_O)        0.124     3.862 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.658     4.521    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.124     4.645 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.797     5.442    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.152     5.594 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.855     6.449    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X112Y90        LUT6 (Prop_lut6_I3_O)        0.348     6.797 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.563     7.360    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I5_O)        0.124     7.484 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     7.484    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.082    
                         clock uncertainty           -0.090    38.992    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)        0.031    39.023    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.023    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 31.539    

Slack (MET) :             31.597ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 1.819ns (22.633%)  route 6.218ns (77.367%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.691     6.411    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X108Y89        LUT4 (Prop_lut4_I3_O)        0.153     6.564 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.616     7.181    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.090    39.030    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)       -0.252    38.778    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 31.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.648%)  route 0.097ns (34.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           0.097    -0.360    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.315    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0_n_0
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X107Y89        FDSE (Hold_fdse_C_D)         0.092    -0.493    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.608    -0.623    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/Q
                         net (fo=6, routed)           0.131    -0.351    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X102Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.251    -0.610    
    SLICE_X102Y94        FDRE (Hold_fdre_C_D)         0.120    -0.490    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          0.073    -0.404    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X104Y91        LUT6 (Prop_lut6_I2_O)        0.098    -0.306 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.121    -0.503    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.412%)  route 0.169ns (47.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.608    -0.623    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/Q
                         net (fo=10, routed)          0.169    -0.314    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]_0
    SLICE_X102Y95        LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.274    -0.587    
    SLICE_X102Y95        FDRE (Hold_fdre_C_D)         0.121    -0.466    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.132%)  route 0.144ns (40.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/Q
                         net (fo=12, routed)          0.144    -0.316    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[1]
    SLICE_X104Y91        LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.271    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1_n_0
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.120    -0.488    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.387%)  route 0.162ns (46.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/Q
                         net (fo=13, routed)          0.162    -0.294    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[1]
    SLICE_X111Y90        LUT4 (Prop_lut4_I0_O)        0.045    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1_n_0
    SLICE_X111Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.274    -0.558    
    SLICE_X111Y90        FDSE (Hold_fdse_C_D)         0.091    -0.467    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/Q
                         net (fo=4, routed)           0.144    -0.311    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]
    SLICE_X110Y90        LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X110Y90        FDRE (Hold_fdre_C_D)         0.092    -0.504    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.606    -0.625    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.355    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]
    SLICE_X102Y88        LUT6 (Prop_lut6_I3_O)        0.099    -0.256 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.256    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.876    -0.864    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X102Y88        FDRE (Hold_fdre_C_D)         0.121    -0.504    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.328    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]
    SLICE_X108Y88        LUT6 (Prop_lut6_I1_O)        0.099    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.121    -0.477    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.510%)  route 0.182ns (46.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.608    -0.623    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y94        FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=5, routed)           0.182    -0.278    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X102Y95        LUT5 (Prop_lut5_I0_O)        0.045    -0.233 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.233    Testing_HDMI_i/HDMI_test_0/inst/DrawArea0
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                         clock pessimism              0.254    -0.607    
    SLICE_X102Y95        FDRE (Hold_fdre_C_D)         0.121    -0.486    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y91    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y90    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.083    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.654    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.083    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.654    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.083    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.654    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.083    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.654    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.580ns (32.681%)  route 1.195ns (67.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.491     0.921    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)       -0.028     2.987    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.987    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.642ns (35.027%)  route 1.191ns (64.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.191     0.853    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.124     0.977 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.977    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.029     3.085    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.085    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.642ns (35.166%)  route 1.184ns (64.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.184     0.846    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.124     0.970 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.970    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.031     3.087    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          3.087    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.670ns (36.005%)  route 1.191ns (63.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.191     0.853    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.152     1.005 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.005    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.075     3.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.670ns (36.145%)  route 1.184ns (63.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.184     0.846    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.152     0.998 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.998    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.075     3.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.742ns (39.643%)  route 1.130ns (60.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           1.130     0.693    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[8]
    SLICE_X106Y90        LUT3 (Prop_lut3_I2_O)        0.323     1.016 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.016    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.633     3.145    
                         clock uncertainty           -0.063     3.081    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.075     3.156    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          3.156    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  2.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[9]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.048    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131    -0.450    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.093    -0.357    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.099    -0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.121    -0.476    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.043    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.131    -0.466    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.164    -0.293    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[3]
    SLICE_X106Y90        LUT3 (Prop_lut3_I2_O)        0.045    -0.248 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.273    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y89        LUT4 (Prop_lut4_I1_O)        0.043    -0.230 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.107    -0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.031%)  route 0.193ns (47.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.193    -0.241    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y91        LUT3 (Prop_lut3_I1_O)        0.045    -0.196 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121    -0.460    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.195    -0.262    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y89        LUT2 (Prop_lut2_I0_O)        0.042    -0.220 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.107    -0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.643%)  route 0.196ns (51.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.196    -0.260    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X107Y90        LUT3 (Prop_lut3_I2_O)        0.045    -0.215 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.107    -0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.259%)  route 0.143ns (38.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.326    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X107Y90        LUT3 (Prop_lut3_I2_O)        0.098    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.273    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y89        LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y19   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 3.186ns (51.225%)  route 3.034ns (48.775%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.367 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.367    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 3.165ns (51.060%)  route 3.034ns (48.940%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.346 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     5.346    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 3.091ns (50.468%)  route 3.034ns (49.532%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.272 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.272    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 3.075ns (50.339%)  route 3.034ns (49.661%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.256 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.256    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 3.072ns (50.314%)  route 3.034ns (49.686%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.253    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 3.051ns (50.143%)  route 3.034ns (49.857%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.232 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.232    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_4
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 2.977ns (49.529%)  route 3.034ns (50.471%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.158 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.158    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_5
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 2.961ns (49.394%)  route 3.034ns (50.606%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_7
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 2.958ns (49.369%)  route 3.034ns (50.631%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.139 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_6
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.588ns (28.938%)  route 3.900ns (71.062%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.378     3.173    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y100       LUT5 (Prop_lut5_I1_O)        0.124     3.297 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[31]_i_1/O
                         net (fo=33, routed)          1.339     4.635    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429     8.654    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  4.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.431ns (79.703%)  route 0.110ns (20.297%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.055 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_7
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.442ns (80.108%)  route 0.110ns (19.892%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.044 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.044    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_5
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.719    -0.512    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X113Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.315    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[26]
    SLICE_X112Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.995    -0.745    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/C
                         clock pessimism              0.246    -0.499    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.075    -0.424    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/Q
                         net (fo=2, routed)           0.066    -0.333    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[8]
    SLICE_X102Y101       LUT6 (Prop_lut6_I0_O)        0.045    -0.288 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184[8]_i_1_n_0
    SLICE_X102Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X102Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X102Y101       FDRE (Hold_fdre_C_D)         0.121    -0.406    Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.467ns (80.970%)  route 0.110ns (19.030%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.019 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.019    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_4
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.467ns (80.970%)  route 0.110ns (19.030%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.019 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.019    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_6
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.417ns (72.118%)  route 0.161ns (27.882%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.161    -0.271    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.111 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.111    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.072 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[8]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.470ns (81.068%)  route 0.110ns (18.932%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.070 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.070    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.016 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.016    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_7
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.428ns (72.639%)  route 0.161ns (27.361%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.161    -0.271    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.111 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.111    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.072 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[10]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.481ns (81.421%)  route 0.110ns (18.579%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.070 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.070    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.005 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_5
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y108   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y108   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y110   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y110   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y110   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y108   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y108   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y111   Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y111   Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y111   Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y108   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y108   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       56.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.176ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.096    59.052    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.528    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         58.528    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.176    

Slack (MET) :             56.176ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.096    59.052    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.528    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         58.528    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.176    

Slack (MET) :             56.176ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.096    59.052    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.528    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]
  -------------------------------------------------------------------
                         required time                         58.528    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.176    

Slack (MET) :             56.176ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.096    59.052    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.528    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                         58.528    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.176    

Slack (MET) :             56.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.215    

Slack (MET) :             56.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.215    

Slack (MET) :             56.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.215    

Slack (MET) :             56.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.215    

Slack (MET) :             56.264ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.766ns (24.784%)  route 2.325ns (75.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.549     2.239    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y96        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                 56.264    

Slack (MET) :             56.264ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.766ns (24.784%)  route 2.325ns (75.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.549     2.239    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y96        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                 56.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.954%)  route 0.125ns (35.046%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X110Y96        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDSE (Prop_fdse_C_Q)         0.141    -0.454 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.062    -0.392    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X111Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.347 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.063    -0.285    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I2_O)        0.045    -0.240 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.240    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X111Y96        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X111Y96        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                         clock pessimism              0.249    -0.582    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.091    -0.491    Testing_HDMI_i/clean_button_3/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.408%)  route 0.123ns (32.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.060    -0.371    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
    SLICE_X113Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.326 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_3/O
                         net (fo=2, routed)           0.063    -0.264    Testing_HDMI_i/clean_button_2/inst/down_press_i_3_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I2_O)        0.045    -0.219 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.219    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X113Y96        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X113Y96        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                         clock pessimism              0.249    -0.582    
    SLICE_X113Y96        FDRE (Hold_fdre_C_D)         0.091    -0.491    Testing_HDMI_i/clean_button_2/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y97        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y97        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X108Y97        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.906    -0.834    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y97        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X108Y97        FDSE (Hold_fdse_C_D)         0.134    -0.461    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y98        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
    SLICE_X108Y98        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X108Y98        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.906    -0.834    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y98        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X108Y98        FDSE (Hold_fdse_C_D)         0.134    -0.461    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDSE (Prop_fdse_C_Q)         0.164    -0.432 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.284    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X108Y95        LUT1 (Prop_lut1_I0_O)        0.045    -0.239 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.175 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.175    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X108Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.905    -0.835    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X108Y95        FDSE (Hold_fdse_C_D)         0.134    -0.462    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y96        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96        FDSE (Prop_fdse_C_Q)         0.164    -0.432 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.284    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.045    -0.239 r  Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.239    Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2_n_0
    SLICE_X108Y96        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.175 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X108Y96        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.905    -0.835    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y96        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X108Y96        FDSE (Hold_fdse_C_D)         0.134    -0.462    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X112Y95        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X112Y95        FDSE (Hold_fdse_C_D)         0.134    -0.461    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X112Y96        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X112Y96        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X112Y96        FDSE (Hold_fdse_C_D)         0.134    -0.461    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X112Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X112Y93        FDSE (Hold_fdse_C_D)         0.134    -0.461    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X112Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X112Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X112Y94        FDSE (Hold_fdse_C_D)         0.134    -0.461    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         60.000      57.845     BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y98    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y98    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y98    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X110Y95    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X110Y95    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X110Y96    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y98    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y98    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y98    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.614ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.088ns (22.415%)  route 7.227ns (77.585%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          1.218     0.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X103Y89        LUT6 (Prop_lut6_I1_O)        0.295     1.058 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124     2.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.541     2.591    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.117     2.708 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.871     3.579    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X103Y90        LUT6 (Prop_lut6_I1_O)        0.348     3.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.892     4.819    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     4.943 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.873     5.816    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X102Y91        LUT3 (Prop_lut3_I2_O)        0.124     5.940 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.105     7.045    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.150     7.195 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.860     8.055    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X102Y88        LUT3 (Prop_lut3_I2_O)        0.328     8.383 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.383    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.088    38.916    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.081    38.997    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                 30.614    

Slack (MET) :             30.623ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 2.116ns (22.647%)  route 7.227ns (77.353%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          1.218     0.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X103Y89        LUT6 (Prop_lut6_I1_O)        0.295     1.058 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124     2.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.541     2.591    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.117     2.708 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.871     3.579    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X103Y90        LUT6 (Prop_lut6_I1_O)        0.348     3.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.892     4.819    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     4.943 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.873     5.816    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X102Y91        LUT3 (Prop_lut3_I2_O)        0.124     5.940 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.105     7.045    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.150     7.195 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.860     8.055    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.356     8.411 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.411    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.088    38.916    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.118    39.034    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.034    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                 30.623    

Slack (MET) :             31.005ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 2.088ns (23.403%)  route 6.834ns (76.597%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          1.218     0.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X103Y89        LUT6 (Prop_lut6_I1_O)        0.295     1.058 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124     2.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.541     2.591    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.117     2.708 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.871     3.579    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X103Y90        LUT6 (Prop_lut6_I1_O)        0.348     3.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.892     4.819    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     4.943 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.873     5.816    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X102Y91        LUT3 (Prop_lut3_I2_O)        0.124     5.940 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.105     7.045    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.150     7.195 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.466     7.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X102Y88        LUT6 (Prop_lut6_I2_O)        0.328     7.989 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.989    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.088    38.916    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.079    38.995    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 31.005    

Slack (MET) :             31.055ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 1.930ns (21.871%)  route 6.894ns (78.129%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.193     0.795    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     0.919 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6/O
                         net (fo=1, routed)           0.667     1.586    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.710 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.960     2.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.124     2.793 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8/O
                         net (fo=4, routed)           0.945     3.738    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8_n_0
    SLICE_X111Y89        LUT6 (Prop_lut6_I2_O)        0.124     3.862 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.658     4.521    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.124     4.645 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.797     5.442    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.152     5.594 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.865     6.459    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X112Y90        LUT3 (Prop_lut3_I0_O)        0.374     6.833 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.809     7.642    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I3_O)        0.328     7.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     7.970    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.082    
                         clock uncertainty           -0.088    38.994    
    SLICE_X110Y90        FDRE (Setup_fdre_C_D)        0.031    39.025    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.025    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 31.055    

Slack (MET) :             31.060ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 1.958ns (22.091%)  route 6.905ns (77.909%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.193     0.795    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     0.919 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6/O
                         net (fo=1, routed)           0.667     1.586    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.710 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.960     2.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.124     2.793 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8/O
                         net (fo=4, routed)           0.945     3.738    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8_n_0
    SLICE_X111Y89        LUT6 (Prop_lut6_I2_O)        0.124     3.862 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.658     4.521    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.124     4.645 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.797     5.442    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.152     5.594 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.865     6.459    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X112Y90        LUT3 (Prop_lut3_I0_O)        0.374     6.833 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.820     7.653    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X110Y90        LUT4 (Prop_lut4_I0_O)        0.356     8.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.009    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.082    
                         clock uncertainty           -0.088    38.994    
    SLICE_X110Y90        FDRE (Setup_fdre_C_D)        0.075    39.069    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.069    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 31.060    

Slack (MET) :             31.101ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 2.144ns (24.184%)  route 6.722ns (75.816%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.137     6.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.152     7.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.674     7.683    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y88        LUT6 (Prop_lut6_I5_O)        0.326     8.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.009    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.088    39.031    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.079    39.110    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.110    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 31.101    

Slack (MET) :             31.322ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 2.144ns (24.799%)  route 6.502ns (75.201%))
  Logic Levels:           8  (LUT3=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.137     6.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.152     7.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.454     7.463    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.326     7.789 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.789    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.088    39.031    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.081    39.112    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.112    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                 31.322    

Slack (MET) :             31.366ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 2.137ns (24.738%)  route 6.502ns (75.262%))
  Logic Levels:           8  (LUT3=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.137     6.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.152     7.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.454     7.463    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I0_O)        0.319     7.782 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.782    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.088    39.031    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.118    39.149    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.149    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                 31.366    

Slack (MET) :             31.541ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 1.700ns (20.388%)  route 6.638ns (79.612%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.193     0.795    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     0.919 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6/O
                         net (fo=1, routed)           0.667     1.586    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.710 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.960     2.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.124     2.793 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8/O
                         net (fo=4, routed)           0.945     3.738    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8_n_0
    SLICE_X111Y89        LUT6 (Prop_lut6_I2_O)        0.124     3.862 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.658     4.521    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.124     4.645 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.797     5.442    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.152     5.594 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.855     6.449    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X112Y90        LUT6 (Prop_lut6_I3_O)        0.348     6.797 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.563     7.360    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I5_O)        0.124     7.484 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     7.484    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.082    
                         clock uncertainty           -0.088    38.994    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)        0.031    39.025    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.025    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 31.541    

Slack (MET) :             31.599ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 1.819ns (22.633%)  route 6.218ns (77.367%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.691     6.411    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X108Y89        LUT4 (Prop_lut4_I3_O)        0.153     6.564 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.616     7.181    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.088    39.032    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)       -0.252    38.780    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 31.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.648%)  route 0.097ns (34.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           0.097    -0.360    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.315    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0_n_0
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X107Y89        FDSE (Hold_fdse_C_D)         0.092    -0.493    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.608    -0.623    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/Q
                         net (fo=6, routed)           0.131    -0.351    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X102Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.251    -0.610    
    SLICE_X102Y94        FDRE (Hold_fdre_C_D)         0.120    -0.490    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          0.073    -0.404    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X104Y91        LUT6 (Prop_lut6_I2_O)        0.098    -0.306 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.121    -0.503    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.412%)  route 0.169ns (47.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.608    -0.623    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/Q
                         net (fo=10, routed)          0.169    -0.314    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]_0
    SLICE_X102Y95        LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.274    -0.587    
    SLICE_X102Y95        FDRE (Hold_fdre_C_D)         0.121    -0.466    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.132%)  route 0.144ns (40.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/Q
                         net (fo=12, routed)          0.144    -0.316    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[1]
    SLICE_X104Y91        LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.271    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1_n_0
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.120    -0.488    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.387%)  route 0.162ns (46.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/Q
                         net (fo=13, routed)          0.162    -0.294    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[1]
    SLICE_X111Y90        LUT4 (Prop_lut4_I0_O)        0.045    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1_n_0
    SLICE_X111Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.274    -0.558    
    SLICE_X111Y90        FDSE (Hold_fdse_C_D)         0.091    -0.467    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/Q
                         net (fo=4, routed)           0.144    -0.311    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]
    SLICE_X110Y90        LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X110Y90        FDRE (Hold_fdre_C_D)         0.092    -0.504    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.606    -0.625    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.355    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]
    SLICE_X102Y88        LUT6 (Prop_lut6_I3_O)        0.099    -0.256 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.256    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.876    -0.864    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X102Y88        FDRE (Hold_fdre_C_D)         0.121    -0.504    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.328    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]
    SLICE_X108Y88        LUT6 (Prop_lut6_I1_O)        0.099    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.121    -0.477    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.510%)  route 0.182ns (46.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.608    -0.623    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y94        FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=5, routed)           0.182    -0.278    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X102Y95        LUT5 (Prop_lut5_I0_O)        0.045    -0.233 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.233    Testing_HDMI_i/HDMI_test_0/inst/DrawArea0
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                         clock pessimism              0.254    -0.607    
    SLICE_X102Y95        FDRE (Hold_fdre_C_D)         0.121    -0.486    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y91    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y90    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.084    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.655    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.655    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.084    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.655    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.655    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.084    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.655    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.655    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.084    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.655    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.655    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.580ns (32.681%)  route 1.195ns (67.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.491     0.921    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.016    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)       -0.028     2.988    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.988    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.642ns (35.027%)  route 1.191ns (64.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.191     0.853    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.124     0.977 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.977    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.057    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.029     3.086    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.086    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.642ns (35.166%)  route 1.184ns (64.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.184     0.846    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.124     0.970 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.970    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.057    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.031     3.088    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          3.088    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.670ns (36.005%)  route 1.191ns (63.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.191     0.853    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.152     1.005 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.005    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.057    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.075     3.132    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          3.132    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.670ns (36.145%)  route 1.184ns (63.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.184     0.846    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.152     0.998 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.998    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.057    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.075     3.132    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          3.132    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.742ns (39.643%)  route 1.130ns (60.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           1.130     0.693    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[8]
    SLICE_X106Y90        LUT3 (Prop_lut3_I2_O)        0.323     1.016 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.016    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.633     3.145    
                         clock uncertainty           -0.063     3.082    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.075     3.157    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          3.157    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  2.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[9]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.048    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131    -0.450    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.093    -0.357    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.099    -0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.121    -0.476    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.043    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.131    -0.466    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.164    -0.293    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[3]
    SLICE_X106Y90        LUT3 (Prop_lut3_I2_O)        0.045    -0.248 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.273    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y89        LUT4 (Prop_lut4_I1_O)        0.043    -0.230 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.107    -0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.031%)  route 0.193ns (47.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.193    -0.241    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y91        LUT3 (Prop_lut3_I1_O)        0.045    -0.196 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121    -0.460    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.195    -0.262    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y89        LUT2 (Prop_lut2_I0_O)        0.042    -0.220 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.107    -0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.643%)  route 0.196ns (51.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.196    -0.260    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X107Y90        LUT3 (Prop_lut3_I2_O)        0.045    -0.215 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.107    -0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.259%)  route 0.143ns (38.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.326    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X107Y90        LUT3 (Prop_lut3_I2_O)        0.098    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.273    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y89        LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y19   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 3.186ns (51.225%)  route 3.034ns (48.775%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.367 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.367    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 3.165ns (51.060%)  route 3.034ns (48.940%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.346 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     5.346    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 3.091ns (50.468%)  route 3.034ns (49.532%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.272 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.272    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 3.075ns (50.339%)  route 3.034ns (49.661%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.256 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.256    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 3.072ns (50.314%)  route 3.034ns (49.686%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.253    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 3.051ns (50.143%)  route 3.034ns (49.857%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.232 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.232    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_4
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 2.977ns (49.529%)  route 3.034ns (50.471%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.158 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.158    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_5
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 2.961ns (49.394%)  route 3.034ns (50.606%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_7
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 2.958ns (49.369%)  route 3.034ns (50.631%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.139 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_6
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.588ns (28.938%)  route 3.900ns (71.062%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.378     3.173    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y100       LUT5 (Prop_lut5_I1_O)        0.124     3.297 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[31]_i_1/O
                         net (fo=33, routed)          1.339     4.635    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429     8.655    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  4.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.431ns (79.703%)  route 0.110ns (20.297%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.055 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_7
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.442ns (80.108%)  route 0.110ns (19.892%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.044 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.044    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_5
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.719    -0.512    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X113Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.315    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[26]
    SLICE_X112Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.995    -0.745    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/C
                         clock pessimism              0.246    -0.499    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.075    -0.424    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/Q
                         net (fo=2, routed)           0.066    -0.333    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[8]
    SLICE_X102Y101       LUT6 (Prop_lut6_I0_O)        0.045    -0.288 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184[8]_i_1_n_0
    SLICE_X102Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X102Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X102Y101       FDRE (Hold_fdre_C_D)         0.121    -0.406    Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.467ns (80.970%)  route 0.110ns (19.030%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.019 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.019    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_4
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.467ns (80.970%)  route 0.110ns (19.030%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.019 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.019    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_6
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.417ns (72.118%)  route 0.161ns (27.882%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.161    -0.271    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.111 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.111    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.072 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[8]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.470ns (81.068%)  route 0.110ns (18.932%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.070 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.070    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.016 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.016    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_7
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.428ns (72.639%)  route 0.161ns (27.361%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.161    -0.271    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.111 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.111    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.072 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[10]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.481ns (81.421%)  route 0.110ns (18.579%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.070 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.070    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.005 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_5
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y108   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y108   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y110   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y110   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y110   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y108   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y108   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y111   Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y111   Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y111   Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y108   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y108   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       56.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.179ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.094    59.055    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.531    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         58.531    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.179    

Slack (MET) :             56.179ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.094    59.055    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.531    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         58.531    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.179    

Slack (MET) :             56.179ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.094    59.055    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.531    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]
  -------------------------------------------------------------------
                         required time                         58.531    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.179    

Slack (MET) :             56.179ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.094    59.055    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.531    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                         58.531    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.179    

Slack (MET) :             56.217ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.094    59.030    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.506    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.506    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.217    

Slack (MET) :             56.217ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.094    59.030    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.506    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.506    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.217    

Slack (MET) :             56.217ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.094    59.030    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.506    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]
  -------------------------------------------------------------------
                         required time                         58.506    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.217    

Slack (MET) :             56.217ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.094    59.030    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.506    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]
  -------------------------------------------------------------------
                         required time                         58.506    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.217    

Slack (MET) :             56.266ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.766ns (24.784%)  route 2.325ns (75.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.549     2.239    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.094    59.030    
    SLICE_X112Y96        FDSE (Setup_fdse_C_S)       -0.524    58.506    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.506    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                 56.266    

Slack (MET) :             56.266ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.766ns (24.784%)  route 2.325ns (75.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.549     2.239    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.094    59.030    
    SLICE_X112Y96        FDSE (Setup_fdse_C_S)       -0.524    58.506    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.506    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                 56.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.954%)  route 0.125ns (35.046%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X110Y96        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDSE (Prop_fdse_C_Q)         0.141    -0.454 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.062    -0.392    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X111Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.347 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.063    -0.285    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I2_O)        0.045    -0.240 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.240    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X111Y96        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X111Y96        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                         clock pessimism              0.249    -0.582    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.091    -0.491    Testing_HDMI_i/clean_button_3/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.408%)  route 0.123ns (32.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.060    -0.371    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
    SLICE_X113Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.326 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_3/O
                         net (fo=2, routed)           0.063    -0.264    Testing_HDMI_i/clean_button_2/inst/down_press_i_3_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I2_O)        0.045    -0.219 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.219    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X113Y96        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X113Y96        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                         clock pessimism              0.249    -0.582    
    SLICE_X113Y96        FDRE (Hold_fdre_C_D)         0.091    -0.491    Testing_HDMI_i/clean_button_2/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y97        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y97        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X108Y97        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.906    -0.834    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y97        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X108Y97        FDSE (Hold_fdse_C_D)         0.134    -0.461    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y98        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
    SLICE_X108Y98        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X108Y98        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.906    -0.834    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y98        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X108Y98        FDSE (Hold_fdse_C_D)         0.134    -0.461    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDSE (Prop_fdse_C_Q)         0.164    -0.432 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.284    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X108Y95        LUT1 (Prop_lut1_I0_O)        0.045    -0.239 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.175 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.175    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X108Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.905    -0.835    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X108Y95        FDSE (Hold_fdse_C_D)         0.134    -0.462    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y96        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96        FDSE (Prop_fdse_C_Q)         0.164    -0.432 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.284    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.045    -0.239 r  Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.239    Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2_n_0
    SLICE_X108Y96        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.175 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X108Y96        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.905    -0.835    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y96        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X108Y96        FDSE (Hold_fdse_C_D)         0.134    -0.462    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X112Y95        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X112Y95        FDSE (Hold_fdse_C_D)         0.134    -0.461    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X112Y96        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X112Y96        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X112Y96        FDSE (Hold_fdse_C_D)         0.134    -0.461    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X112Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X112Y93        FDSE (Hold_fdse_C_D)         0.134    -0.461    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X112Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X112Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X112Y94        FDSE (Hold_fdse_C_D)         0.134    -0.461    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         60.000      57.845     BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y98    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y98    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y98    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X110Y95    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X110Y95    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X110Y96    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y98    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y98    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y98    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X108Y96    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.393ns  (logic 1.583ns (29.354%)  route 3.810ns (70.646%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.900    34.732    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.285    38.266    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                         -34.732    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.399ns  (logic 1.583ns (29.322%)  route 3.816ns (70.678%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.906    34.738    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.271    38.280    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -34.738    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.293ns  (logic 1.583ns (29.906%)  route 3.710ns (70.094%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.800    34.633    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X103Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.210    38.477    
    SLICE_X103Y89        FDRE (Setup_fdre_C_D)       -0.271    38.206    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         38.206    
                         arrival time                         -34.633    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.266ns  (logic 1.583ns (30.060%)  route 3.683ns (69.940%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.773    34.606    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.210    38.477    
    SLICE_X103Y90        FDRE (Setup_fdre_C_D)       -0.285    38.192    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                         -34.606    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.266ns  (logic 1.583ns (30.060%)  route 3.683ns (69.940%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.773    34.606    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.210    38.477    
    SLICE_X103Y90        FDRE (Setup_fdre_C_D)       -0.271    38.206    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.206    
                         arrival time                         -34.606    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.296ns  (logic 1.583ns (29.888%)  route 3.713ns (70.112%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.804    34.636    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X109Y89        FDRE (Setup_fdre_C_D)       -0.285    38.266    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                         -34.636    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.314ns  (logic 1.583ns (29.787%)  route 3.731ns (70.213%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.822    34.654    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X109Y89        FDRE (Setup_fdre_C_D)       -0.262    38.289    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                         -34.654    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.204ns  (logic 1.583ns (30.422%)  route 3.621ns (69.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.711    34.543    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.265    38.286    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                         -34.543    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.350ns  (logic 1.591ns (29.739%)  route 3.759ns (70.261%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 f  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.329    33.840 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.849    34.690    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[6]
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                         clock pessimism              0.249    38.762    
                         clock uncertainty           -0.210    38.552    
    SLICE_X109Y91        FDRE (Setup_fdre_C_D)       -0.061    38.491    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                         -34.690    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.322ns  (logic 1.591ns (29.897%)  route 3.731ns (70.103%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 f  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.329    33.840 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.821    34.661    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.249    38.760    
                         clock uncertainty           -0.210    38.550    
    SLICE_X107Y88        FDRE (Setup_fdre_C_D)       -0.081    38.469    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                         -34.661    
  -------------------------------------------------------------------
                         slack                                  3.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.257ns (26.390%)  route 0.717ns (73.610%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I2_O)        0.048     0.249 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.185     0.434    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X104Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.879    -0.861    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.210    -0.084    
    SLICE_X104Y93        FDRE (Hold_fdre_C_D)        -0.014    -0.098    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.254ns (24.106%)  route 0.800ns (75.894%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.268     0.514    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.210    -0.085    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.063    -0.022    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.254ns (24.106%)  route 0.800ns (75.894%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.268     0.514    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.210    -0.085    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.063    -0.022    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.254ns (23.258%)  route 0.838ns (76.742%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.306     0.552    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[1]
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y91        FDRE (Hold_fdre_C_D)         0.070     0.011    Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.254ns (23.983%)  route 0.805ns (76.017%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.233     0.273    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.318 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.201     0.519    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.210    -0.085    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.060    -0.025    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.254ns (22.126%)  route 0.894ns (77.874%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.362     0.608    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[7]
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y91        FDRE (Hold_fdre_C_D)         0.072     0.013    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.254ns (22.780%)  route 0.861ns (77.220%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.233     0.273    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.318 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.257     0.575    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.210    -0.085    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.052    -0.033    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.257ns (23.405%)  route 0.841ns (76.595%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I2_O)        0.048     0.249 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.309     0.558    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X107Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.905    -0.835    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.567    -0.268    
                         clock uncertainty            0.210    -0.058    
    SLICE_X107Y93        FDRE (Hold_fdre_C_D)        -0.003    -0.061    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.254ns (21.551%)  route 0.925ns (78.449%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.233     0.273    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.318 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.321     0.639    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[5]
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.070     0.011    Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.254ns (21.538%)  route 0.925ns (78.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.394     0.639    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[1]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.070     0.010    Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.629    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.612ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.088ns (22.415%)  route 7.227ns (77.585%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          1.218     0.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X103Y89        LUT6 (Prop_lut6_I1_O)        0.295     1.058 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124     2.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.541     2.591    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.117     2.708 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.871     3.579    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X103Y90        LUT6 (Prop_lut6_I1_O)        0.348     3.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.892     4.819    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     4.943 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.873     5.816    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X102Y91        LUT3 (Prop_lut3_I2_O)        0.124     5.940 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.105     7.045    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.150     7.195 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.860     8.055    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X102Y88        LUT3 (Prop_lut3_I2_O)        0.328     8.383 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.383    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.081    38.995    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                 30.612    

Slack (MET) :             30.621ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 2.116ns (22.647%)  route 7.227ns (77.353%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          1.218     0.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X103Y89        LUT6 (Prop_lut6_I1_O)        0.295     1.058 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124     2.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.541     2.591    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.117     2.708 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.871     3.579    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X103Y90        LUT6 (Prop_lut6_I1_O)        0.348     3.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.892     4.819    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     4.943 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.873     5.816    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X102Y91        LUT3 (Prop_lut3_I2_O)        0.124     5.940 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.105     7.045    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.150     7.195 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.860     8.055    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.356     8.411 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.411    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.118    39.032    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.032    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                 30.621    

Slack (MET) :             31.003ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 2.088ns (23.403%)  route 6.834ns (76.597%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          1.218     0.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X103Y89        LUT6 (Prop_lut6_I1_O)        0.295     1.058 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124     2.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.541     2.591    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.117     2.708 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.871     3.579    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X103Y90        LUT6 (Prop_lut6_I1_O)        0.348     3.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.892     4.819    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     4.943 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.873     5.816    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X102Y91        LUT3 (Prop_lut3_I2_O)        0.124     5.940 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.105     7.045    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.150     7.195 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.466     7.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X102Y88        LUT6 (Prop_lut6_I2_O)        0.328     7.989 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.989    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.079    38.993    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 31.003    

Slack (MET) :             31.053ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 1.930ns (21.871%)  route 6.894ns (78.129%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.193     0.795    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     0.919 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6/O
                         net (fo=1, routed)           0.667     1.586    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.710 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.960     2.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.124     2.793 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8/O
                         net (fo=4, routed)           0.945     3.738    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8_n_0
    SLICE_X111Y89        LUT6 (Prop_lut6_I2_O)        0.124     3.862 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.658     4.521    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.124     4.645 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.797     5.442    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.152     5.594 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.865     6.459    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X112Y90        LUT3 (Prop_lut3_I0_O)        0.374     6.833 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.809     7.642    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I3_O)        0.328     7.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     7.970    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.082    
                         clock uncertainty           -0.090    38.992    
    SLICE_X110Y90        FDRE (Setup_fdre_C_D)        0.031    39.023    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.023    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 31.053    

Slack (MET) :             31.058ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 1.958ns (22.091%)  route 6.905ns (77.909%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.193     0.795    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     0.919 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6/O
                         net (fo=1, routed)           0.667     1.586    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.710 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.960     2.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.124     2.793 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8/O
                         net (fo=4, routed)           0.945     3.738    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8_n_0
    SLICE_X111Y89        LUT6 (Prop_lut6_I2_O)        0.124     3.862 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.658     4.521    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.124     4.645 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.797     5.442    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.152     5.594 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.865     6.459    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X112Y90        LUT3 (Prop_lut3_I0_O)        0.374     6.833 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.820     7.653    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X110Y90        LUT4 (Prop_lut4_I0_O)        0.356     8.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.009    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.082    
                         clock uncertainty           -0.090    38.992    
    SLICE_X110Y90        FDRE (Setup_fdre_C_D)        0.075    39.067    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.067    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 31.058    

Slack (MET) :             31.099ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 2.144ns (24.184%)  route 6.722ns (75.816%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.137     6.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.152     7.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.674     7.683    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y88        LUT6 (Prop_lut6_I5_O)        0.326     8.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.009    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.079    39.108    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 31.099    

Slack (MET) :             31.321ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 2.144ns (24.799%)  route 6.502ns (75.201%))
  Logic Levels:           8  (LUT3=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.137     6.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.152     7.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.454     7.463    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.326     7.789 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.789    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.081    39.110    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.110    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                 31.321    

Slack (MET) :             31.365ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 2.137ns (24.738%)  route 6.502ns (75.262%))
  Logic Levels:           8  (LUT3=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.137     6.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.152     7.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.454     7.463    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I0_O)        0.319     7.782 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.782    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.118    39.147    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.147    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                 31.365    

Slack (MET) :             31.539ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 1.700ns (20.388%)  route 6.638ns (79.612%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.193     0.795    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     0.919 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6/O
                         net (fo=1, routed)           0.667     1.586    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.710 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.960     2.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.124     2.793 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8/O
                         net (fo=4, routed)           0.945     3.738    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8_n_0
    SLICE_X111Y89        LUT6 (Prop_lut6_I2_O)        0.124     3.862 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.658     4.521    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.124     4.645 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.797     5.442    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.152     5.594 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.855     6.449    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X112Y90        LUT6 (Prop_lut6_I3_O)        0.348     6.797 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.563     7.360    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I5_O)        0.124     7.484 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     7.484    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.082    
                         clock uncertainty           -0.090    38.992    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)        0.031    39.023    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.023    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 31.539    

Slack (MET) :             31.597ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 1.819ns (22.633%)  route 6.218ns (77.367%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.691     6.411    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X108Y89        LUT4 (Prop_lut4_I3_O)        0.153     6.564 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.616     7.181    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.090    39.030    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)       -0.252    38.778    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 31.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.648%)  route 0.097ns (34.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           0.097    -0.360    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.315    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0_n_0
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.090    -0.495    
    SLICE_X107Y89        FDSE (Hold_fdse_C_D)         0.092    -0.403    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.608    -0.623    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/Q
                         net (fo=6, routed)           0.131    -0.351    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X102Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.251    -0.610    
                         clock uncertainty            0.090    -0.520    
    SLICE_X102Y94        FDRE (Hold_fdre_C_D)         0.120    -0.400    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          0.073    -0.404    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X104Y91        LUT6 (Prop_lut6_I2_O)        0.098    -0.306 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.237    -0.624    
                         clock uncertainty            0.090    -0.534    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.121    -0.413    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.412%)  route 0.169ns (47.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.608    -0.623    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/Q
                         net (fo=10, routed)          0.169    -0.314    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]_0
    SLICE_X102Y95        LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.090    -0.497    
    SLICE_X102Y95        FDRE (Hold_fdre_C_D)         0.121    -0.376    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.132%)  route 0.144ns (40.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/Q
                         net (fo=12, routed)          0.144    -0.316    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[1]
    SLICE_X104Y91        LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.271    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1_n_0
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.090    -0.518    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.120    -0.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.387%)  route 0.162ns (46.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/Q
                         net (fo=13, routed)          0.162    -0.294    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[1]
    SLICE_X111Y90        LUT4 (Prop_lut4_I0_O)        0.045    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1_n_0
    SLICE_X111Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.274    -0.558    
                         clock uncertainty            0.090    -0.468    
    SLICE_X111Y90        FDSE (Hold_fdse_C_D)         0.091    -0.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/Q
                         net (fo=4, routed)           0.144    -0.311    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]
    SLICE_X110Y90        LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.090    -0.506    
    SLICE_X110Y90        FDRE (Hold_fdre_C_D)         0.092    -0.414    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.606    -0.625    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.355    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]
    SLICE_X102Y88        LUT6 (Prop_lut6_I3_O)        0.099    -0.256 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.256    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.876    -0.864    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.090    -0.535    
    SLICE_X102Y88        FDRE (Hold_fdre_C_D)         0.121    -0.414    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.328    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]
    SLICE_X108Y88        LUT6 (Prop_lut6_I1_O)        0.099    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.090    -0.508    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.121    -0.387    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.510%)  route 0.182ns (46.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.608    -0.623    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y94        FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=5, routed)           0.182    -0.278    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X102Y95        LUT5 (Prop_lut5_I0_O)        0.045    -0.233 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.233    Testing_HDMI_i/HDMI_test_0/inst/DrawArea0
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.090    -0.517    
    SLICE_X102Y95        FDRE (Hold_fdre_C_D)         0.121    -0.396    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.393ns  (logic 1.583ns (29.354%)  route 3.810ns (70.646%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.900    34.732    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.285    38.266    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                         -34.732    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.399ns  (logic 1.583ns (29.322%)  route 3.816ns (70.678%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.906    34.738    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.271    38.280    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -34.738    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.293ns  (logic 1.583ns (29.906%)  route 3.710ns (70.094%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.800    34.633    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X103Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.210    38.477    
    SLICE_X103Y89        FDRE (Setup_fdre_C_D)       -0.271    38.206    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         38.206    
                         arrival time                         -34.633    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.266ns  (logic 1.583ns (30.060%)  route 3.683ns (69.940%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.773    34.606    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.210    38.477    
    SLICE_X103Y90        FDRE (Setup_fdre_C_D)       -0.285    38.192    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                         -34.606    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.266ns  (logic 1.583ns (30.060%)  route 3.683ns (69.940%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.773    34.606    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.210    38.477    
    SLICE_X103Y90        FDRE (Setup_fdre_C_D)       -0.271    38.206    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.206    
                         arrival time                         -34.606    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.296ns  (logic 1.583ns (29.888%)  route 3.713ns (70.112%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.804    34.636    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X109Y89        FDRE (Setup_fdre_C_D)       -0.285    38.266    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                         -34.636    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.314ns  (logic 1.583ns (29.787%)  route 3.731ns (70.213%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.822    34.654    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X109Y89        FDRE (Setup_fdre_C_D)       -0.262    38.289    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                         -34.654    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.204ns  (logic 1.583ns (30.422%)  route 3.621ns (69.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.711    34.543    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.265    38.286    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                         -34.543    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.350ns  (logic 1.591ns (29.739%)  route 3.759ns (70.261%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 f  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.329    33.840 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.849    34.690    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[6]
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                         clock pessimism              0.249    38.762    
                         clock uncertainty           -0.210    38.552    
    SLICE_X109Y91        FDRE (Setup_fdre_C_D)       -0.061    38.491    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                         -34.690    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.322ns  (logic 1.591ns (29.897%)  route 3.731ns (70.103%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 f  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.329    33.840 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.821    34.661    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.249    38.760    
                         clock uncertainty           -0.210    38.550    
    SLICE_X107Y88        FDRE (Setup_fdre_C_D)       -0.081    38.469    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                         -34.661    
  -------------------------------------------------------------------
                         slack                                  3.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.257ns (26.390%)  route 0.717ns (73.610%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I2_O)        0.048     0.249 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.185     0.434    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X104Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.879    -0.861    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.210    -0.084    
    SLICE_X104Y93        FDRE (Hold_fdre_C_D)        -0.014    -0.098    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.254ns (24.106%)  route 0.800ns (75.894%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.268     0.514    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.210    -0.085    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.063    -0.022    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.254ns (24.106%)  route 0.800ns (75.894%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.268     0.514    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.210    -0.085    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.063    -0.022    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.254ns (23.258%)  route 0.838ns (76.742%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.306     0.552    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[1]
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y91        FDRE (Hold_fdre_C_D)         0.070     0.011    Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.254ns (23.983%)  route 0.805ns (76.017%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.233     0.273    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.318 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.201     0.519    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.210    -0.085    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.060    -0.025    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.254ns (22.126%)  route 0.894ns (77.874%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.362     0.608    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[7]
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y91        FDRE (Hold_fdre_C_D)         0.072     0.013    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.254ns (22.780%)  route 0.861ns (77.220%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.233     0.273    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.318 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.257     0.575    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.210    -0.085    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.052    -0.033    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.257ns (23.405%)  route 0.841ns (76.595%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I2_O)        0.048     0.249 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.309     0.558    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X107Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.905    -0.835    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.567    -0.268    
                         clock uncertainty            0.210    -0.058    
    SLICE_X107Y93        FDRE (Hold_fdre_C_D)        -0.003    -0.061    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.254ns (21.551%)  route 0.925ns (78.449%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.233     0.273    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.318 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.321     0.639    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[5]
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.070     0.011    Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.254ns (21.538%)  route 0.925ns (78.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.394     0.639    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[1]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.070     0.010    Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.629    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.642ns (27.542%)  route 1.689ns (72.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDSE (Prop_fdse_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.689     1.352    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_5
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.124     1.476 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.476    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.210     2.552    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.077     2.629    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.629    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.602ns (26.079%)  route 1.706ns (73.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.864    -0.852    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.706     1.310    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.146     1.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.456    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.210     2.552    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.118     2.670    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.746ns (31.949%)  route 1.589ns (68.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X105Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.589     1.075    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.327     1.402 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.402    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.075     2.626    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.606ns (27.195%)  route 1.622ns (72.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.622     1.223    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_7
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.150     1.373 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.373    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.075     2.626    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.672ns (29.510%)  route 1.605ns (70.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.605     1.190    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.154     1.344 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.344    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.075     2.626    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.642ns (28.809%)  route 1.586ns (71.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.586     1.172    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_7
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.124     1.296 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.296    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.031     2.582    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.580ns (26.537%)  route 1.606ns (73.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.864    -0.852    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.606     1.209    Testing_HDMI_i/HDMI_test_0/inst/TMDS[1]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124     1.333 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.333    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.210     2.552    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.079     2.631    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.609ns (27.525%)  route 1.604ns (72.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDSE (Prop_fdse_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.604     1.206    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.153     1.359 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.359    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.210     2.552    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.118     2.670    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.773ns (35.240%)  route 1.421ns (64.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.478    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.421     0.965    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.295     1.260 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.260    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.031     2.582    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.642ns (29.367%)  route 1.544ns (70.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.544     1.130    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.124     1.254 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.254    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.031     2.582    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                  1.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.185ns (24.196%)  route 0.580ns (75.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.580     0.124    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.044     0.168 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.168    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.107     0.048    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.184ns (23.291%)  route 0.606ns (76.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.606     0.151    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.043     0.194 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.194    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.131     0.072    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.207ns (25.908%)  route 0.592ns (74.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.592     0.158    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.043     0.201 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.201    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131     0.072    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.189ns (24.277%)  route 0.590ns (75.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDSE (Prop_fdse_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.590     0.133    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.048     0.181 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.181    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.107     0.048    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.279%)  route 0.586ns (73.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.586     0.152    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.197 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.120     0.061    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.225%)  route 0.615ns (76.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X105Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.615     0.131    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.091     0.032    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.078%)  route 0.620ns (76.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.620     0.165    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.045     0.210 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.210    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     0.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.957%)  route 0.596ns (74.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.596     0.136    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.181 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.181    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.092     0.033    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.225ns (27.516%)  route 0.593ns (72.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDSE (Prop_fdse_C_Q)         0.128    -0.468 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.593     0.124    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.097     0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.131     0.072    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.227ns (28.100%)  route 0.581ns (71.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.581     0.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.099     0.211 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.211    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     0.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.642ns (27.542%)  route 1.689ns (72.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDSE (Prop_fdse_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.689     1.352    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_5
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.124     1.476 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.476    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.208     2.554    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.077     2.631    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.602ns (26.079%)  route 1.706ns (73.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.864    -0.852    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.706     1.310    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.146     1.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.456    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.208     2.554    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.118     2.672    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.746ns (31.949%)  route 1.589ns (68.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X105Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.589     1.075    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.327     1.402 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.402    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.606ns (27.195%)  route 1.622ns (72.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.622     1.223    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_7
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.150     1.373 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.373    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.672ns (29.510%)  route 1.605ns (70.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.605     1.190    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.154     1.344 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.344    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.642ns (28.809%)  route 1.586ns (71.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.586     1.172    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_7
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.124     1.296 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.296    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.031     2.584    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.584    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.580ns (26.537%)  route 1.606ns (73.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.864    -0.852    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.606     1.209    Testing_HDMI_i/HDMI_test_0/inst/TMDS[1]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124     1.333 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.333    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.208     2.554    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.079     2.633    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.609ns (27.525%)  route 1.604ns (72.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDSE (Prop_fdse_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.604     1.206    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.153     1.359 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.359    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.208     2.554    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.118     2.672    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.773ns (35.240%)  route 1.421ns (64.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.478    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.421     0.965    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.295     1.260 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.260    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.031     2.584    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.584    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.642ns (29.367%)  route 1.544ns (70.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.544     1.130    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.124     1.254 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.254    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.031     2.584    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.584    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                  1.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.185ns (24.196%)  route 0.580ns (75.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.580     0.124    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.044     0.168 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.168    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.107     0.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.184ns (23.291%)  route 0.606ns (76.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.606     0.151    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.043     0.194 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.194    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.131     0.070    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.207ns (25.908%)  route 0.592ns (74.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.592     0.158    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.043     0.201 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.201    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131     0.070    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.189ns (24.277%)  route 0.590ns (75.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDSE (Prop_fdse_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.590     0.133    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.048     0.181 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.181    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.107     0.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.279%)  route 0.586ns (73.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.586     0.152    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.197 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.120     0.059    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.225%)  route 0.615ns (76.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X105Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.615     0.131    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.091     0.030    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.078%)  route 0.620ns (76.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.620     0.165    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.045     0.210 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.210    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     0.060    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.957%)  route 0.596ns (74.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.596     0.136    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.181 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.181    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.092     0.031    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.225ns (27.516%)  route 0.593ns (72.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDSE (Prop_fdse_C_Q)         0.128    -0.468 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.593     0.124    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.097     0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.131     0.070    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.227ns (28.100%)  route 0.581ns (71.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.581     0.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.099     0.211 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.211    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     0.060    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.083    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.654    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.083    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.654    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.083    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.654    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.083    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.654    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.580ns (32.681%)  route 1.195ns (67.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.491     0.921    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)       -0.028     2.987    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.987    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.642ns (35.027%)  route 1.191ns (64.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.191     0.853    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.124     0.977 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.977    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.029     3.085    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.085    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.642ns (35.166%)  route 1.184ns (64.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.184     0.846    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.124     0.970 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.970    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.031     3.087    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          3.087    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.670ns (36.005%)  route 1.191ns (63.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.191     0.853    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.152     1.005 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.005    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.075     3.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.670ns (36.145%)  route 1.184ns (63.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.184     0.846    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.152     0.998 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.998    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.075     3.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.742ns (39.643%)  route 1.130ns (60.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           1.130     0.693    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[8]
    SLICE_X106Y90        LUT3 (Prop_lut3_I2_O)        0.323     1.016 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.016    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.633     3.145    
                         clock uncertainty           -0.063     3.081    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.075     3.156    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          3.156    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  2.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[9]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.048    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.063    -0.518    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131    -0.387    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.093    -0.357    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.099    -0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.121    -0.413    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.043    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.131    -0.403    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.164    -0.293    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[3]
    SLICE_X106Y90        LUT3 (Prop_lut3_I2_O)        0.045    -0.248 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.092    -0.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.273    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y89        LUT4 (Prop_lut4_I1_O)        0.043    -0.230 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.107    -0.427    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.031%)  route 0.193ns (47.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.193    -0.241    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y91        LUT3 (Prop_lut3_I1_O)        0.045    -0.196 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.063    -0.518    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121    -0.397    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.195    -0.262    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y89        LUT2 (Prop_lut2_I0_O)        0.042    -0.220 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.107    -0.427    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.643%)  route 0.196ns (51.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.196    -0.260    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X107Y90        LUT3 (Prop_lut3_I2_O)        0.045    -0.215 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.107    -0.427    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.259%)  route 0.143ns (38.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.326    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X107Y90        LUT3 (Prop_lut3_I2_O)        0.098    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.092    -0.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.273    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y89        LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.092    -0.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.704ns (13.393%)  route 4.553ns (86.607%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.767     4.279    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X103Y101       LUT6 (Prop_lut6_I4_O)        0.124     4.403 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[9]_i_1/O
                         net (fo=1, routed)           0.000     4.403    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[9]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784     8.615    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]/C
                         clock pessimism              0.249     8.864    
                         clock uncertainty           -0.216     8.648    
    SLICE_X103Y101       FDRE (Setup_fdre_C_D)        0.031     8.679    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.704ns (14.188%)  route 4.258ns (85.812%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.473     3.985    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X105Y98        LUT6 (Prop_lut6_I4_O)        0.124     4.109 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1/O
                         net (fo=1, routed)           0.000     4.109    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1_n_0
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.029     8.502    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.704ns (14.108%)  route 4.286ns (85.892%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.501     4.013    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X104Y98        LUT6 (Prop_lut6_I4_O)        0.124     4.137 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1/O
                         net (fo=1, routed)           0.000     4.137    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1_n_0
    SLICE_X104Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X104Y98        FDRE (Setup_fdre_C_D)        0.077     8.550    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.178ns (41.943%)  route 3.015ns (58.057%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     4.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.783    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -4.340    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.157ns (41.707%)  route 3.015ns (58.293%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.319 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     4.319    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.783    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.704ns (13.833%)  route 4.385ns (86.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.600     4.112    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X104Y100       LUT6 (Prop_lut6_I5_O)        0.124     4.236 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160[0]_i_1/O
                         net (fo=1, routed)           0.000     4.236    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160[0]_i_1_n_0
    SLICE_X104Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784     8.615    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]/C
                         clock pessimism              0.249     8.864    
                         clock uncertainty           -0.216     8.648    
    SLICE_X104Y100       FDRE (Setup_fdre_C_D)        0.077     8.725    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.083ns (40.861%)  route 3.015ns (59.139%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.245 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     4.245    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.783    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.067ns (40.675%)  route 3.015ns (59.325%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.229 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     4.229    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.783    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.064ns (40.640%)  route 3.015ns (59.360%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     8.783    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -4.226    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.704ns (14.542%)  route 4.137ns (85.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.351     3.864    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X104Y99        LUT6 (Prop_lut6_I4_O)        0.124     3.988 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[4]_i_1/O
                         net (fo=1, routed)           0.000     3.988    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[4]_i_1_n_0
    SLICE_X104Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X104Y99        FDRE (Setup_fdre_C_D)        0.077     8.550    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  4.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.256ns (30.001%)  route 0.597ns (69.999%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.257 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.257    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[0]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.292ns (32.835%)  route 0.597ns (67.165%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.293 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.293    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[1]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.332ns (35.726%)  route 0.597ns (64.274%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.333 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.333    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[2]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.431ns (41.886%)  route 0.598ns (58.114%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.433 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.433    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[8]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.216     0.036    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.352ns (37.080%)  route 0.597ns (62.920%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.353 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.353    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[3]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.442ns (42.500%)  route 0.598ns (57.500%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.444 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.444    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[10]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.216     0.036    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.467ns (43.850%)  route 0.598ns (56.150%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.469 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.469    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[11]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.216     0.036    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.467ns (43.850%)  route 0.598ns (56.150%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.469 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.469    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[9]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.216     0.036    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.470ns (44.008%)  route 0.598ns (55.992%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.418 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.472 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.472    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[12]
    SLICE_X107Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.216     0.036    
    SLICE_X107Y101       FDRE (Hold_fdre_C_D)         0.105     0.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.392ns (39.624%)  route 0.597ns (60.376%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.393 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.393    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[4]
    SLICE_X107Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.105     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 3.186ns (51.225%)  route 3.034ns (48.775%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.367 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.367    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 3.165ns (51.060%)  route 3.034ns (48.940%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.346 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     5.346    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 3.091ns (50.468%)  route 3.034ns (49.532%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.272 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.272    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 3.075ns (50.339%)  route 3.034ns (49.661%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.256 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.256    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 3.072ns (50.314%)  route 3.034ns (49.686%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.253    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 3.051ns (50.143%)  route 3.034ns (49.857%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.232 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.232    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_4
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 2.977ns (49.529%)  route 3.034ns (50.471%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.158 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.158    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_5
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 2.961ns (49.394%)  route 3.034ns (50.606%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_7
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 2.958ns (49.369%)  route 3.034ns (50.631%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.139 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_6
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.588ns (28.938%)  route 3.900ns (71.062%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.378     3.173    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y100       LUT5 (Prop_lut5_I1_O)        0.124     3.297 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[31]_i_1/O
                         net (fo=33, routed)          1.339     4.635    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429     8.654    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  4.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.431ns (79.703%)  route 0.110ns (20.297%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.055 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_7
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.442ns (80.108%)  route 0.110ns (19.892%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.044 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.044    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_5
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.719    -0.512    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X113Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.315    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[26]
    SLICE_X112Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.995    -0.745    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/C
                         clock pessimism              0.246    -0.499    
                         clock uncertainty            0.072    -0.427    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.075    -0.352    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/Q
                         net (fo=2, routed)           0.066    -0.333    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[8]
    SLICE_X102Y101       LUT6 (Prop_lut6_I0_O)        0.045    -0.288 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184[8]_i_1_n_0
    SLICE_X102Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X102Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.072    -0.455    
    SLICE_X102Y101       FDRE (Hold_fdre_C_D)         0.121    -0.334    Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.467ns (80.970%)  route 0.110ns (19.030%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.019 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.019    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_4
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.467ns (80.970%)  route 0.110ns (19.030%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.019 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.019    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_6
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.417ns (72.118%)  route 0.161ns (27.882%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.161    -0.271    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.111 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.111    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.072 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[8]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.470ns (81.068%)  route 0.110ns (18.932%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.070 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.070    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.016 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.016    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_7
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.428ns (72.639%)  route 0.161ns (27.361%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.161    -0.271    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.111 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.111    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.072 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[10]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.481ns (81.421%)  route 0.110ns (18.579%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.070 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.070    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.005 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_5
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.704ns (13.393%)  route 4.553ns (86.607%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.767     4.279    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X103Y101       LUT6 (Prop_lut6_I4_O)        0.124     4.403 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[9]_i_1/O
                         net (fo=1, routed)           0.000     4.403    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[9]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784     8.615    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]/C
                         clock pessimism              0.249     8.864    
                         clock uncertainty           -0.214     8.650    
    SLICE_X103Y101       FDRE (Setup_fdre_C_D)        0.031     8.681    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.704ns (14.188%)  route 4.258ns (85.812%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.473     3.985    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X105Y98        LUT6 (Prop_lut6_I4_O)        0.124     4.109 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1/O
                         net (fo=1, routed)           0.000     4.109    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1_n_0
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.029     8.505    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.704ns (14.108%)  route 4.286ns (85.892%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.501     4.013    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X104Y98        LUT6 (Prop_lut6_I4_O)        0.124     4.137 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1/O
                         net (fo=1, routed)           0.000     4.137    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1_n_0
    SLICE_X104Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X104Y98        FDRE (Setup_fdre_C_D)        0.077     8.553    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.178ns (41.943%)  route 3.015ns (58.057%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     4.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.785    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -4.340    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.157ns (41.707%)  route 3.015ns (58.293%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.319 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     4.319    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.785    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.704ns (13.833%)  route 4.385ns (86.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.600     4.112    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X104Y100       LUT6 (Prop_lut6_I5_O)        0.124     4.236 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160[0]_i_1/O
                         net (fo=1, routed)           0.000     4.236    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160[0]_i_1_n_0
    SLICE_X104Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784     8.615    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]/C
                         clock pessimism              0.249     8.864    
                         clock uncertainty           -0.214     8.650    
    SLICE_X104Y100       FDRE (Setup_fdre_C_D)        0.077     8.727    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.083ns (40.861%)  route 3.015ns (59.139%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.245 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     4.245    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.785    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.067ns (40.675%)  route 3.015ns (59.325%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.229 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     4.229    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.785    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.064ns (40.640%)  route 3.015ns (59.360%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     8.785    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -4.226    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.704ns (14.542%)  route 4.137ns (85.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.351     3.864    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X104Y99        LUT6 (Prop_lut6_I4_O)        0.124     3.988 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[4]_i_1/O
                         net (fo=1, routed)           0.000     3.988    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[4]_i_1_n_0
    SLICE_X104Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X104Y99        FDRE (Setup_fdre_C_D)        0.077     8.553    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  4.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.256ns (30.001%)  route 0.597ns (69.999%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.257 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.257    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[0]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.052    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.292ns (32.835%)  route 0.597ns (67.165%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.293 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.293    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[1]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.052    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.332ns (35.726%)  route 0.597ns (64.274%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.333 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.333    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[2]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.052    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.431ns (41.886%)  route 0.598ns (58.114%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.433 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.433    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[8]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.214     0.033    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.138    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.352ns (37.080%)  route 0.597ns (62.920%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.353 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.353    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[3]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.052    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.442ns (42.500%)  route 0.598ns (57.500%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.444 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.444    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[10]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.214     0.033    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.138    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.467ns (43.850%)  route 0.598ns (56.150%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.469 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.469    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[11]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.214     0.033    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.138    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.467ns (43.850%)  route 0.598ns (56.150%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.469 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.469    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[9]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.214     0.033    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.138    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.470ns (44.008%)  route 0.598ns (55.992%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.418 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.472 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.472    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[12]
    SLICE_X107Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.214     0.033    
    SLICE_X107Y101       FDRE (Hold_fdre_C_D)         0.105     0.138    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.392ns (39.624%)  route 0.597ns (60.376%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.393 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.393    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[4]
    SLICE_X107Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.105     0.052    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       56.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.176ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.096    59.052    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.528    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         58.528    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.176    

Slack (MET) :             56.176ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.096    59.052    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.528    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         58.528    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.176    

Slack (MET) :             56.176ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.096    59.052    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.528    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]
  -------------------------------------------------------------------
                         required time                         58.528    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.176    

Slack (MET) :             56.176ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.096    59.052    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.528    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                         58.528    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.176    

Slack (MET) :             56.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.215    

Slack (MET) :             56.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.215    

Slack (MET) :             56.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.215    

Slack (MET) :             56.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.215    

Slack (MET) :             56.264ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.766ns (24.784%)  route 2.325ns (75.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.549     2.239    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y96        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                 56.264    

Slack (MET) :             56.264ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.766ns (24.784%)  route 2.325ns (75.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.549     2.239    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y96        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                 56.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.954%)  route 0.125ns (35.046%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X110Y96        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDSE (Prop_fdse_C_Q)         0.141    -0.454 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.062    -0.392    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X111Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.347 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.063    -0.285    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I2_O)        0.045    -0.240 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.240    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X111Y96        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X111Y96        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                         clock pessimism              0.249    -0.582    
                         clock uncertainty            0.096    -0.486    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.091    -0.395    Testing_HDMI_i/clean_button_3/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.408%)  route 0.123ns (32.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.060    -0.371    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
    SLICE_X113Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.326 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_3/O
                         net (fo=2, routed)           0.063    -0.264    Testing_HDMI_i/clean_button_2/inst/down_press_i_3_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I2_O)        0.045    -0.219 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.219    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X113Y96        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X113Y96        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                         clock pessimism              0.249    -0.582    
                         clock uncertainty            0.096    -0.486    
    SLICE_X113Y96        FDRE (Hold_fdre_C_D)         0.091    -0.395    Testing_HDMI_i/clean_button_2/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y97        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y97        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X108Y97        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.906    -0.834    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y97        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.096    -0.499    
    SLICE_X108Y97        FDSE (Hold_fdse_C_D)         0.134    -0.365    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y98        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
    SLICE_X108Y98        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X108Y98        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.906    -0.834    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y98        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.096    -0.499    
    SLICE_X108Y98        FDSE (Hold_fdse_C_D)         0.134    -0.365    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDSE (Prop_fdse_C_Q)         0.164    -0.432 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.284    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X108Y95        LUT1 (Prop_lut1_I0_O)        0.045    -0.239 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.175 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.175    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X108Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.905    -0.835    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.096    -0.500    
    SLICE_X108Y95        FDSE (Hold_fdse_C_D)         0.134    -0.366    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y96        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96        FDSE (Prop_fdse_C_Q)         0.164    -0.432 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.284    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.045    -0.239 r  Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.239    Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2_n_0
    SLICE_X108Y96        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.175 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X108Y96        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.905    -0.835    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y96        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.096    -0.500    
    SLICE_X108Y96        FDSE (Hold_fdse_C_D)         0.134    -0.366    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X112Y95        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.096    -0.499    
    SLICE_X112Y95        FDSE (Hold_fdse_C_D)         0.134    -0.365    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X112Y96        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X112Y96        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.096    -0.499    
    SLICE_X112Y96        FDSE (Hold_fdse_C_D)         0.134    -0.365    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X112Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.096    -0.499    
    SLICE_X112Y93        FDSE (Hold_fdse_C_D)         0.134    -0.365    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X112Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X112Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.096    -0.499    
    SLICE_X112Y94        FDSE (Hold_fdse_C_D)         0.134    -0.365    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.612ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.088ns (22.415%)  route 7.227ns (77.585%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          1.218     0.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X103Y89        LUT6 (Prop_lut6_I1_O)        0.295     1.058 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124     2.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.541     2.591    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.117     2.708 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.871     3.579    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X103Y90        LUT6 (Prop_lut6_I1_O)        0.348     3.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.892     4.819    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     4.943 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.873     5.816    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X102Y91        LUT3 (Prop_lut3_I2_O)        0.124     5.940 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.105     7.045    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.150     7.195 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.860     8.055    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X102Y88        LUT3 (Prop_lut3_I2_O)        0.328     8.383 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.383    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.081    38.995    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                 30.612    

Slack (MET) :             30.621ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 2.116ns (22.647%)  route 7.227ns (77.353%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          1.218     0.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X103Y89        LUT6 (Prop_lut6_I1_O)        0.295     1.058 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124     2.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.541     2.591    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.117     2.708 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.871     3.579    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X103Y90        LUT6 (Prop_lut6_I1_O)        0.348     3.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.892     4.819    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     4.943 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.873     5.816    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X102Y91        LUT3 (Prop_lut3_I2_O)        0.124     5.940 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.105     7.045    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.150     7.195 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.860     8.055    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.356     8.411 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.411    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.118    39.032    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.032    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                 30.621    

Slack (MET) :             31.003ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 2.088ns (23.403%)  route 6.834ns (76.597%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          1.218     0.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X103Y89        LUT6 (Prop_lut6_I1_O)        0.295     1.058 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           0.867     1.926    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_3_n_0
    SLICE_X102Y89        LUT6 (Prop_lut6_I0_O)        0.124     2.050 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.541     2.591    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.117     2.708 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.871     3.579    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X103Y90        LUT6 (Prop_lut6_I1_O)        0.348     3.927 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.892     4.819    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     4.943 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           0.873     5.816    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X102Y91        LUT3 (Prop_lut3_I2_O)        0.124     5.940 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.105     7.045    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.150     7.195 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.466     7.661    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X102Y88        LUT6 (Prop_lut6_I2_O)        0.328     7.989 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.989    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.079    38.993    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 31.003    

Slack (MET) :             31.053ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 1.930ns (21.871%)  route 6.894ns (78.129%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.193     0.795    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     0.919 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6/O
                         net (fo=1, routed)           0.667     1.586    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.710 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.960     2.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.124     2.793 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8/O
                         net (fo=4, routed)           0.945     3.738    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8_n_0
    SLICE_X111Y89        LUT6 (Prop_lut6_I2_O)        0.124     3.862 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.658     4.521    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.124     4.645 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.797     5.442    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.152     5.594 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.865     6.459    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X112Y90        LUT3 (Prop_lut3_I0_O)        0.374     6.833 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.809     7.642    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I3_O)        0.328     7.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     7.970    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.082    
                         clock uncertainty           -0.090    38.992    
    SLICE_X110Y90        FDRE (Setup_fdre_C_D)        0.031    39.023    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.023    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 31.053    

Slack (MET) :             31.058ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 1.958ns (22.091%)  route 6.905ns (77.909%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.193     0.795    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     0.919 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6/O
                         net (fo=1, routed)           0.667     1.586    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.710 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.960     2.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.124     2.793 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8/O
                         net (fo=4, routed)           0.945     3.738    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8_n_0
    SLICE_X111Y89        LUT6 (Prop_lut6_I2_O)        0.124     3.862 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.658     4.521    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.124     4.645 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.797     5.442    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.152     5.594 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.865     6.459    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X112Y90        LUT3 (Prop_lut3_I0_O)        0.374     6.833 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.820     7.653    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X110Y90        LUT4 (Prop_lut4_I0_O)        0.356     8.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.009    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.082    
                         clock uncertainty           -0.090    38.992    
    SLICE_X110Y90        FDRE (Setup_fdre_C_D)        0.075    39.067    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.067    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 31.058    

Slack (MET) :             31.099ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 2.144ns (24.184%)  route 6.722ns (75.816%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.137     6.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.152     7.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.674     7.683    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y88        LUT6 (Prop_lut6_I5_O)        0.326     8.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.009    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.079    39.108    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 31.099    

Slack (MET) :             31.321ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 2.144ns (24.799%)  route 6.502ns (75.201%))
  Logic Levels:           8  (LUT3=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.137     6.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.152     7.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.454     7.463    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.326     7.789 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.789    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.081    39.110    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.110    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                 31.321    

Slack (MET) :             31.365ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 2.137ns (24.738%)  route 6.502ns (75.262%))
  Logic Levels:           8  (LUT3=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.137     6.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.152     7.009 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.454     7.463    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y88        LUT5 (Prop_lut5_I0_O)        0.319     7.782 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.782    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.118    39.147    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.147    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                 31.365    

Slack (MET) :             31.539ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 1.700ns (20.388%)  route 6.638ns (79.612%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/Q
                         net (fo=11, routed)          1.193     0.795    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[5]
    SLICE_X109Y91        LUT6 (Prop_lut6_I4_O)        0.124     0.919 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6/O
                         net (fo=1, routed)           0.667     1.586    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_6_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.710 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.960     2.669    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.124     2.793 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8/O
                         net (fo=4, routed)           0.945     3.738    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_8_n_0
    SLICE_X111Y89        LUT6 (Prop_lut6_I2_O)        0.124     3.862 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.658     4.521    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.124     4.645 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.797     5.442    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.152     5.594 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.855     6.449    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X112Y90        LUT6 (Prop_lut6_I3_O)        0.348     6.797 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.563     7.360    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I5_O)        0.124     7.484 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     7.484    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.082    
                         clock uncertainty           -0.090    38.992    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)        0.031    39.023    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.023    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 31.539    

Slack (MET) :             31.597ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 1.819ns (22.633%)  route 6.218ns (77.367%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.661     0.261    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X107Y89        LUT3 (Prop_lut3_I1_O)        0.152     0.413 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.805     1.218    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I2_O)        0.332     1.550 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.985     2.534    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     2.686 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1/O
                         net (fo=4, routed)           0.840     3.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_14__1_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I1_O)        0.326     3.852 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.790     4.642    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X109Y88        LUT5 (Prop_lut5_I0_O)        0.124     4.766 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.830     5.596    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X109Y89        LUT3 (Prop_lut3_I1_O)        0.124     5.720 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.691     6.411    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X108Y89        LUT4 (Prop_lut4_I3_O)        0.153     6.564 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.616     7.181    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.090    39.030    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)       -0.252    38.778    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 31.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.648%)  route 0.097ns (34.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           0.097    -0.360    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X107Y89        LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.315    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0_n_0
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.090    -0.495    
    SLICE_X107Y89        FDSE (Hold_fdse_C_D)         0.092    -0.403    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.608    -0.623    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/Q
                         net (fo=6, routed)           0.131    -0.351    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X102Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.251    -0.610    
                         clock uncertainty            0.090    -0.520    
    SLICE_X102Y94        FDRE (Hold_fdre_C_D)         0.120    -0.400    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/Q
                         net (fo=11, routed)          0.073    -0.404    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[5]
    SLICE_X104Y91        LUT6 (Prop_lut6_I2_O)        0.098    -0.306 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.237    -0.624    
                         clock uncertainty            0.090    -0.534    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.121    -0.413    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.412%)  route 0.169ns (47.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.608    -0.623    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/Q
                         net (fo=10, routed)          0.169    -0.314    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]_0
    SLICE_X102Y95        LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.090    -0.497    
    SLICE_X102Y95        FDRE (Hold_fdre_C_D)         0.121    -0.376    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.132%)  route 0.144ns (40.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/Q
                         net (fo=12, routed)          0.144    -0.316    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[1]
    SLICE_X104Y91        LUT6 (Prop_lut6_I0_O)        0.045    -0.271 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.271    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[2]_i_1__1_n_0
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.090    -0.518    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.120    -0.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.387%)  route 0.162ns (46.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/Q
                         net (fo=13, routed)          0.162    -0.294    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[1]
    SLICE_X111Y90        LUT4 (Prop_lut4_I0_O)        0.045    -0.249 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[2]_i_1_n_0
    SLICE_X111Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.274    -0.558    
                         clock uncertainty            0.090    -0.468    
    SLICE_X111Y90        FDSE (Hold_fdse_C_D)         0.091    -0.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/Q
                         net (fo=4, routed)           0.144    -0.311    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]
    SLICE_X110Y90        LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.090    -0.506    
    SLICE_X110Y90        FDRE (Hold_fdre_C_D)         0.092    -0.414    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.606    -0.625    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.355    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]
    SLICE_X102Y88        LUT6 (Prop_lut6_I3_O)        0.099    -0.256 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.256    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.876    -0.864    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.090    -0.535    
    SLICE_X102Y88        FDRE (Hold_fdre_C_D)         0.121    -0.414    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.328    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]
    SLICE_X108Y88        LUT6 (Prop_lut6_I1_O)        0.099    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.090    -0.508    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.121    -0.387    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.510%)  route 0.182ns (46.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.608    -0.623    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y94        FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=5, routed)           0.182    -0.278    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X102Y95        LUT5 (Prop_lut5_I0_O)        0.045    -0.233 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.233    Testing_HDMI_i/HDMI_test_0/inst/DrawArea0
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X102Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.090    -0.517    
    SLICE_X102Y95        FDRE (Hold_fdre_C_D)         0.121    -0.396    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.393ns  (logic 1.583ns (29.354%)  route 3.810ns (70.646%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.900    34.732    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.285    38.268    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                         -34.732    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.399ns  (logic 1.583ns (29.322%)  route 3.816ns (70.678%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.906    34.738    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.271    38.282    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                         -34.738    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.293ns  (logic 1.583ns (29.906%)  route 3.710ns (70.094%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.800    34.633    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X103Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.208    38.479    
    SLICE_X103Y89        FDRE (Setup_fdre_C_D)       -0.271    38.208    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                         -34.633    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.266ns  (logic 1.583ns (30.060%)  route 3.683ns (69.940%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.773    34.606    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.208    38.479    
    SLICE_X103Y90        FDRE (Setup_fdre_C_D)       -0.285    38.194    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.194    
                         arrival time                         -34.606    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.266ns  (logic 1.583ns (30.060%)  route 3.683ns (69.940%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.773    34.606    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.208    38.479    
    SLICE_X103Y90        FDRE (Setup_fdre_C_D)       -0.271    38.208    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                         -34.606    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.296ns  (logic 1.583ns (29.888%)  route 3.713ns (70.112%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.804    34.636    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X109Y89        FDRE (Setup_fdre_C_D)       -0.285    38.268    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                         -34.636    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.314ns  (logic 1.583ns (29.787%)  route 3.731ns (70.213%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.822    34.654    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X109Y89        FDRE (Setup_fdre_C_D)       -0.262    38.291    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                         -34.654    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.204ns  (logic 1.583ns (30.422%)  route 3.621ns (69.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.711    34.543    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.265    38.288    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                         -34.543    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.350ns  (logic 1.591ns (29.739%)  route 3.759ns (70.261%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 f  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.329    33.840 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.849    34.690    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[6]
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                         clock pessimism              0.249    38.762    
                         clock uncertainty           -0.208    38.554    
    SLICE_X109Y91        FDRE (Setup_fdre_C_D)       -0.061    38.493    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                         -34.690    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.322ns  (logic 1.591ns (29.897%)  route 3.731ns (70.103%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 f  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.329    33.840 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.821    34.661    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.249    38.760    
                         clock uncertainty           -0.208    38.552    
    SLICE_X107Y88        FDRE (Setup_fdre_C_D)       -0.081    38.471    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                         -34.661    
  -------------------------------------------------------------------
                         slack                                  3.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.257ns (26.390%)  route 0.717ns (73.610%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I2_O)        0.048     0.249 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.185     0.434    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X104Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.879    -0.861    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.208    -0.086    
    SLICE_X104Y93        FDRE (Hold_fdre_C_D)        -0.014    -0.100    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.254ns (24.106%)  route 0.800ns (75.894%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.268     0.514    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.208    -0.087    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.063    -0.024    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.254ns (24.106%)  route 0.800ns (75.894%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.268     0.514    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.208    -0.087    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.063    -0.024    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.254ns (23.258%)  route 0.838ns (76.742%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.306     0.552    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[1]
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y91        FDRE (Hold_fdre_C_D)         0.070     0.009    Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.254ns (23.983%)  route 0.805ns (76.017%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.233     0.273    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.318 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.201     0.519    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.208    -0.087    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.060    -0.027    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.254ns (22.126%)  route 0.894ns (77.874%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.362     0.608    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[7]
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y91        FDRE (Hold_fdre_C_D)         0.072     0.011    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.254ns (22.780%)  route 0.861ns (77.220%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.233     0.273    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.318 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.257     0.575    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.208    -0.087    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.052    -0.035    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.257ns (23.405%)  route 0.841ns (76.595%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I2_O)        0.048     0.249 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.309     0.558    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X107Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.905    -0.835    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.567    -0.268    
                         clock uncertainty            0.208    -0.060    
    SLICE_X107Y93        FDRE (Hold_fdre_C_D)        -0.003    -0.063    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.254ns (21.551%)  route 0.925ns (78.449%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.233     0.273    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.318 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.321     0.639    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[5]
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.070     0.009    Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.254ns (21.538%)  route 0.925ns (78.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.394     0.639    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[1]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.070     0.008    Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.631    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.393ns  (logic 1.583ns (29.354%)  route 3.810ns (70.646%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.900    34.732    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.285    38.268    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                         -34.732    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.399ns  (logic 1.583ns (29.322%)  route 3.816ns (70.678%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.906    34.738    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.271    38.282    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                         -34.738    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.293ns  (logic 1.583ns (29.906%)  route 3.710ns (70.094%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.800    34.633    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X103Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.208    38.479    
    SLICE_X103Y89        FDRE (Setup_fdre_C_D)       -0.271    38.208    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                         -34.633    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.266ns  (logic 1.583ns (30.060%)  route 3.683ns (69.940%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.773    34.606    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.208    38.479    
    SLICE_X103Y90        FDRE (Setup_fdre_C_D)       -0.285    38.194    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.194    
                         arrival time                         -34.606    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.266ns  (logic 1.583ns (30.060%)  route 3.683ns (69.940%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.773    34.606    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.208    38.479    
    SLICE_X103Y90        FDRE (Setup_fdre_C_D)       -0.271    38.208    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                         -34.606    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.296ns  (logic 1.583ns (29.888%)  route 3.713ns (70.112%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.804    34.636    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X109Y89        FDRE (Setup_fdre_C_D)       -0.285    38.268    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                         -34.636    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.314ns  (logic 1.583ns (29.787%)  route 3.731ns (70.213%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.822    34.654    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X109Y89        FDRE (Setup_fdre_C_D)       -0.262    38.291    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                         -34.654    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.204ns  (logic 1.583ns (30.422%)  route 3.621ns (69.578%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.321    33.832 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.711    34.543    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.265    38.288    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                         -34.543    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.350ns  (logic 1.591ns (29.739%)  route 3.759ns (70.261%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 f  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.329    33.840 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.849    34.690    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[6]
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                         clock pessimism              0.249    38.762    
                         clock uncertainty           -0.208    38.554    
    SLICE_X109Y91        FDRE (Setup_fdre_C_D)       -0.061    38.493    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                         -34.690    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.322ns  (logic 1.591ns (29.897%)  route 3.731ns (70.103%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns = ( 29.340 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         2.056    29.340    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.456    29.796 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          1.211    31.007    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X103Y99        LUT6 (Prop_lut6_I3_O)        0.124    31.131 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[6]_INST_0/O
                         net (fo=9, routed)           1.116    32.247    Testing_HDMI_i/Interface2_0/inst/center_line_V[6]
    SLICE_X103Y95        LUT4 (Prop_lut4_I1_O)        0.124    32.371 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.371    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_10_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.772 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.772    Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_2_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.929 f  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.583    33.511    Testing_HDMI_i/Interface2_0/inst/p_0_in[0]
    SLICE_X104Y95        LUT5 (Prop_lut5_I4_O)        0.329    33.840 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.821    34.661    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.249    38.760    
                         clock uncertainty           -0.208    38.552    
    SLICE_X107Y88        FDRE (Setup_fdre_C_D)       -0.081    38.471    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                         -34.661    
  -------------------------------------------------------------------
                         slack                                  3.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.257ns (26.390%)  route 0.717ns (73.610%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I2_O)        0.048     0.249 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.185     0.434    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X104Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.879    -0.861    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.208    -0.086    
    SLICE_X104Y93        FDRE (Hold_fdre_C_D)        -0.014    -0.100    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.254ns (24.106%)  route 0.800ns (75.894%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.268     0.514    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.208    -0.087    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.063    -0.024    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.254ns (24.106%)  route 0.800ns (75.894%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.268     0.514    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.208    -0.087    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.063    -0.024    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.254ns (23.258%)  route 0.838ns (76.742%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.306     0.552    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[1]
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y91        FDRE (Hold_fdre_C_D)         0.070     0.009    Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.254ns (23.983%)  route 0.805ns (76.017%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.233     0.273    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.318 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.201     0.519    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.208    -0.087    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.060    -0.027    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.254ns (22.126%)  route 0.894ns (77.874%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.362     0.608    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[7]
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y91        FDRE (Hold_fdre_C_D)         0.072     0.011    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.254ns (22.780%)  route 0.861ns (77.220%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.233     0.273    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.318 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.257     0.575    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.878    -0.862    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.208    -0.087    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.052    -0.035    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.257ns (23.405%)  route 0.841ns (76.595%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I2_O)        0.048     0.249 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.309     0.558    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X107Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.905    -0.835    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.567    -0.268    
                         clock uncertainty            0.208    -0.060    
    SLICE_X107Y93        FDRE (Hold_fdre_C_D)        -0.003    -0.063    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.254ns (21.551%)  route 0.925ns (78.449%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.233     0.273    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.318 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.321     0.639    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[5]
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.070     0.009    Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.254ns (21.538%)  route 0.925ns (78.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  Testing_HDMI_i/Gamelogic2_0/inst/first_run_reg[0]/Q
                         net (fo=15, routed)          0.371    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/first_run
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.040 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.161     0.201    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X104Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.394     0.639    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[1]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.070     0.008    Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.631    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.642ns (27.542%)  route 1.689ns (72.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDSE (Prop_fdse_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.689     1.352    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_5
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.124     1.476 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.476    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.210     2.552    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.077     2.629    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.629    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.602ns (26.079%)  route 1.706ns (73.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.864    -0.852    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.706     1.310    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.146     1.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.456    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.210     2.552    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.118     2.670    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.746ns (31.949%)  route 1.589ns (68.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X105Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.589     1.075    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.327     1.402 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.402    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.075     2.626    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.606ns (27.195%)  route 1.622ns (72.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.622     1.223    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_7
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.150     1.373 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.373    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.075     2.626    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.672ns (29.510%)  route 1.605ns (70.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.605     1.190    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.154     1.344 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.344    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.075     2.626    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.642ns (28.809%)  route 1.586ns (71.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.586     1.172    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_7
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.124     1.296 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.296    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.031     2.582    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.580ns (26.537%)  route 1.606ns (73.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.864    -0.852    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.606     1.209    Testing_HDMI_i/HDMI_test_0/inst/TMDS[1]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124     1.333 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.333    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.210     2.552    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.079     2.631    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.609ns (27.525%)  route 1.604ns (72.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDSE (Prop_fdse_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.604     1.206    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.153     1.359 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.359    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.210     2.552    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.118     2.670    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.773ns (35.240%)  route 1.421ns (64.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.478    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.421     0.965    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.295     1.260 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.260    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.031     2.582    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.642ns (29.367%)  route 1.544ns (70.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.544     1.130    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.124     1.254 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.254    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.031     2.582    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                  1.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.185ns (24.196%)  route 0.580ns (75.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.580     0.124    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.044     0.168 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.168    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.107     0.048    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.184ns (23.291%)  route 0.606ns (76.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.606     0.151    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.043     0.194 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.194    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.131     0.072    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.207ns (25.908%)  route 0.592ns (74.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.592     0.158    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.043     0.201 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.201    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131     0.072    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.189ns (24.277%)  route 0.590ns (75.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDSE (Prop_fdse_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.590     0.133    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.048     0.181 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.181    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.107     0.048    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.279%)  route 0.586ns (73.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.586     0.152    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.197 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.120     0.061    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.225%)  route 0.615ns (76.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X105Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.615     0.131    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.091     0.032    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.078%)  route 0.620ns (76.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.620     0.165    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.045     0.210 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.210    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     0.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.957%)  route 0.596ns (74.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.596     0.136    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.181 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.181    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.092     0.033    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.225ns (27.516%)  route 0.593ns (72.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDSE (Prop_fdse_C_Q)         0.128    -0.468 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.593     0.124    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.097     0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.131     0.072    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.227ns (28.100%)  route 0.581ns (71.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.581     0.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.099     0.211 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.211    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     0.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.083    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.654    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.083    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.654    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.083    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.654    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.890%)  route 1.298ns (69.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 2.515 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     1.024    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.684     2.515    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.632     3.147    
                         clock uncertainty           -0.063     3.083    
    SLICE_X110Y89        FDRE (Setup_fdre_C_R)       -0.429     2.654    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.654    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.580ns (32.681%)  route 1.195ns (67.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.307    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y89        LUT4 (Prop_lut4_I0_O)        0.124     0.431 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.491     0.921    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)       -0.028     2.987    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.987    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.642ns (35.027%)  route 1.191ns (64.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.191     0.853    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.124     0.977 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.977    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.029     3.085    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.085    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.642ns (35.166%)  route 1.184ns (64.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.184     0.846    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.124     0.970 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.970    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.031     3.087    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          3.087    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.670ns (36.005%)  route 1.191ns (63.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.191     0.853    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.152     1.005 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.005    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.075     3.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.670ns (36.145%)  route 1.184ns (63.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.184     0.846    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.152     0.998 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.998    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.608     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.075     3.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.742ns (39.643%)  route 1.130ns (60.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           1.130     0.693    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[8]
    SLICE_X106Y90        LUT3 (Prop_lut3_I2_O)        0.323     1.016 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.016    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.633     3.145    
                         clock uncertainty           -0.063     3.081    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.075     3.156    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          3.156    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  2.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[9]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.048    -0.240 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.063    -0.518    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131    -0.387    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.093    -0.357    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.099    -0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.121    -0.413    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I2_O)        0.043    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.131    -0.403    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.164    -0.293    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[3]
    SLICE_X106Y90        LUT3 (Prop_lut3_I2_O)        0.045    -0.248 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.092    -0.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.273    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y89        LUT4 (Prop_lut4_I1_O)        0.043    -0.230 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.107    -0.427    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.031%)  route 0.193ns (47.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.193    -0.241    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y91        LUT3 (Prop_lut3_I1_O)        0.045    -0.196 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.063    -0.518    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121    -0.397    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.195    -0.262    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y89        LUT2 (Prop_lut2_I0_O)        0.042    -0.220 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.107    -0.427    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.643%)  route 0.196ns (51.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.196    -0.260    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X107Y90        LUT3 (Prop_lut3_I2_O)        0.045    -0.215 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.107    -0.427    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.259%)  route 0.143ns (38.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.326    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X107Y90        LUT3 (Prop_lut3_I2_O)        0.098    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.092    -0.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.273    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y89        LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.092    -0.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.642ns (27.542%)  route 1.689ns (72.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDSE (Prop_fdse_C_Q)         0.518    -0.337 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.689     1.352    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_5
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.124     1.476 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.476    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.208     2.554    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.077     2.631    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.602ns (26.079%)  route 1.706ns (73.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.864    -0.852    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.706     1.310    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.146     1.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.456    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.208     2.554    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.118     2.672    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.746ns (31.949%)  route 1.589ns (68.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X105Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.514 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.589     1.075    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_3
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.327     1.402 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.402    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.606ns (27.195%)  route 1.622ns (72.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.622     1.223    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_7
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.150     1.373 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.373    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.672ns (29.510%)  route 1.605ns (70.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X102Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.605     1.190    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.154     1.344 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.344    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.642ns (28.809%)  route 1.586ns (71.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.586     1.172    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_7
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.124     1.296 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.296    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.031     2.584    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.584    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.580ns (26.537%)  route 1.606ns (73.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.864    -0.852    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.606     1.209    Testing_HDMI_i/HDMI_test_0/inst/TMDS[1]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124     1.333 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.333    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.208     2.554    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.079     2.633    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.609ns (27.525%)  route 1.604ns (72.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDSE (Prop_fdse_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.604     1.206    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.153     1.359 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.359    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.208     2.554    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.118     2.672    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.773ns (35.240%)  route 1.421ns (64.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.478    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.421     0.965    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.295     1.260 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.260    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.031     2.584    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.584    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.642ns (29.367%)  route 1.544ns (70.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.784    -0.932    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.544     1.130    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X107Y90        LUT3 (Prop_lut3_I0_O)        0.124     1.254 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.254    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X107Y90        FDRE (Setup_fdre_C_D)        0.031     2.584    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.584    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                  1.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.185ns (24.196%)  route 0.580ns (75.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.580     0.124    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.044     0.168 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.168    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.107     0.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.184ns (23.291%)  route 0.606ns (76.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.606     0.151    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.043     0.194 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.194    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.131     0.070    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.207ns (25.908%)  route 0.592ns (74.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.592     0.158    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.043     0.201 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.201    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131     0.070    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.189ns (24.277%)  route 0.590ns (75.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDSE (Prop_fdse_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.590     0.133    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.048     0.181 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.181    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.107     0.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.279%)  route 0.586ns (73.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.586     0.152    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.197 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.120     0.059    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.225%)  route 0.615ns (76.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X105Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.615     0.131    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.091     0.030    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.078%)  route 0.620ns (76.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.620     0.165    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.045     0.210 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.210    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     0.060    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.957%)  route 0.596ns (74.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.607    -0.624    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X104Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.596     0.136    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X106Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.181 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.181    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.092     0.031    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.225ns (27.516%)  route 0.593ns (72.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDSE (Prop_fdse_C_Q)         0.128    -0.468 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.593     0.124    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X108Y91        LUT2 (Prop_lut2_I1_O)        0.097     0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.131     0.070    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.227ns (28.100%)  route 0.581ns (71.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.581     0.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.099     0.211 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.211    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     0.060    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 3.186ns (51.225%)  route 3.034ns (48.775%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.367 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.367    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 3.165ns (51.060%)  route 3.034ns (48.940%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.346 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     5.346    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 3.091ns (50.468%)  route 3.034ns (49.532%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.272 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.272    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 3.075ns (50.339%)  route 3.034ns (49.661%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.033    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.256 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.256    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 3.072ns (50.314%)  route 3.034ns (49.686%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.253 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.253    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 3.051ns (50.143%)  route 3.034ns (49.857%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.232 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.232    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_4
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 2.977ns (49.529%)  route 3.034ns (50.471%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.158 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.158    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_5
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 2.961ns (49.394%)  route 3.034ns (50.606%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.919    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_7
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 2.958ns (49.369%)  route 3.034ns (50.631%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.000     2.794    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X109Y98        LUT6 (Prop_lut6_I5_O)        0.124     2.918 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     3.769    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.349 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.349    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.463 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.463    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.577 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.577    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.805    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.139 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_6
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.588ns (28.938%)  route 3.900ns (71.062%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.864    -0.852    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/Q
                         net (fo=3, routed)           1.182     0.786    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]
    SLICE_X108Y99        LUT2 (Prop_lut2_I0_O)        0.124     0.910 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36/O
                         net (fo=1, routed)           0.000     0.910    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_36_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.443 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.001     1.443    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.560 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.560    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.677 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.677    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X108Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.794 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.378     3.173    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y100       LUT5 (Prop_lut5_I1_O)        0.124     3.297 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[31]_i_1/O
                         net (fo=33, routed)          1.339     4.635    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y105       FDRE (Setup_fdre_C_R)       -0.429     8.654    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  4.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.431ns (79.703%)  route 0.110ns (20.297%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.055 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_7
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[8]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.442ns (80.108%)  route 0.110ns (19.892%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.044 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.044    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_5
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[10]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.719    -0.512    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X113Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.315    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[26]
    SLICE_X112Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.995    -0.745    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]/C
                         clock pessimism              0.246    -0.499    
                         clock uncertainty            0.072    -0.427    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.075    -0.352    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[27]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/Q
                         net (fo=2, routed)           0.066    -0.333    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[8]
    SLICE_X102Y101       LUT6 (Prop_lut6_I0_O)        0.045    -0.288 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184[8]_i_1_n_0
    SLICE_X102Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.965    -0.775    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X102Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.072    -0.455    
    SLICE_X102Y101       FDRE (Hold_fdre_C_D)         0.121    -0.334    Testing_HDMI_i/Gamelogic2_0/inst/to_add_9_reg_184_reg[8]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.467ns (80.970%)  route 0.110ns (19.030%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.019 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.019    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_4
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.467ns (80.970%)  route 0.110ns (19.030%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.019 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.019    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_6
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[9]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.417ns (72.118%)  route 0.161ns (27.882%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.161    -0.271    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.111 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.111    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.072 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[8]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.470ns (81.068%)  route 0.110ns (18.932%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.070 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.070    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.016 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.016    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_7
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[12]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.428ns (72.639%)  route 0.161ns (27.361%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.161    -0.271    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.111 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.111    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.072 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[10]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.481ns (81.421%)  route 0.110ns (18.579%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.345    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[0]
    SLICE_X106Y98        LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.300    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_6_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.148 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.148    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.109 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.070 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.070    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.005 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.005    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_5
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[14]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.704ns (13.393%)  route 4.553ns (86.607%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.767     4.279    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X103Y101       LUT6 (Prop_lut6_I4_O)        0.124     4.403 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[9]_i_1/O
                         net (fo=1, routed)           0.000     4.403    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[9]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784     8.615    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]/C
                         clock pessimism              0.249     8.864    
                         clock uncertainty           -0.216     8.648    
    SLICE_X103Y101       FDRE (Setup_fdre_C_D)        0.031     8.679    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.704ns (14.188%)  route 4.258ns (85.812%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.473     3.985    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X105Y98        LUT6 (Prop_lut6_I4_O)        0.124     4.109 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1/O
                         net (fo=1, routed)           0.000     4.109    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1_n_0
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.029     8.502    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.704ns (14.108%)  route 4.286ns (85.892%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.501     4.013    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X104Y98        LUT6 (Prop_lut6_I4_O)        0.124     4.137 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1/O
                         net (fo=1, routed)           0.000     4.137    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1_n_0
    SLICE_X104Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X104Y98        FDRE (Setup_fdre_C_D)        0.077     8.550    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.178ns (41.943%)  route 3.015ns (58.057%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     4.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.783    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -4.340    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.157ns (41.707%)  route 3.015ns (58.293%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.319 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     4.319    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.783    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.704ns (13.833%)  route 4.385ns (86.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.600     4.112    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X104Y100       LUT6 (Prop_lut6_I5_O)        0.124     4.236 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160[0]_i_1/O
                         net (fo=1, routed)           0.000     4.236    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160[0]_i_1_n_0
    SLICE_X104Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784     8.615    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]/C
                         clock pessimism              0.249     8.864    
                         clock uncertainty           -0.216     8.648    
    SLICE_X104Y100       FDRE (Setup_fdre_C_D)        0.077     8.725    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.083ns (40.861%)  route 3.015ns (59.139%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.245 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     4.245    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.783    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.067ns (40.675%)  route 3.015ns (59.325%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.229 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     4.229    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.783    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.064ns (40.640%)  route 3.015ns (59.360%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.216     8.721    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     8.783    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -4.226    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.704ns (14.542%)  route 4.137ns (85.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.351     3.864    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X104Y99        LUT6 (Prop_lut6_I4_O)        0.124     3.988 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[4]_i_1/O
                         net (fo=1, routed)           0.000     3.988    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[4]_i_1_n_0
    SLICE_X104Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X104Y99        FDRE (Setup_fdre_C_D)        0.077     8.550    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  4.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.256ns (30.001%)  route 0.597ns (69.999%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.257 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.257    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[0]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.292ns (32.835%)  route 0.597ns (67.165%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.293 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.293    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[1]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.332ns (35.726%)  route 0.597ns (64.274%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.333 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.333    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[2]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.431ns (41.886%)  route 0.598ns (58.114%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.433 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.433    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[8]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.216     0.036    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.352ns (37.080%)  route 0.597ns (62.920%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.353 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.353    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[3]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.442ns (42.500%)  route 0.598ns (57.500%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.444 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.444    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[10]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.216     0.036    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.467ns (43.850%)  route 0.598ns (56.150%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.469 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.469    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[11]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.216     0.036    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.467ns (43.850%)  route 0.598ns (56.150%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.469 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.469    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[9]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.216     0.036    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.470ns (44.008%)  route 0.598ns (55.992%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.418 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.472 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.472    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[12]
    SLICE_X107Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.216     0.036    
    SLICE_X107Y101       FDRE (Hold_fdre_C_D)         0.105     0.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.392ns (39.624%)  route 0.597ns (60.376%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.393 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.393    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[4]
    SLICE_X107Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.105     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.704ns (13.393%)  route 4.553ns (86.607%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.767     4.279    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X103Y101       LUT6 (Prop_lut6_I4_O)        0.124     4.403 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[9]_i_1/O
                         net (fo=1, routed)           0.000     4.403    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[9]_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784     8.615    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]/C
                         clock pessimism              0.249     8.864    
                         clock uncertainty           -0.214     8.650    
    SLICE_X103Y101       FDRE (Setup_fdre_C_D)        0.031     8.681    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[9]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.704ns (14.188%)  route 4.258ns (85.812%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.473     3.985    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X105Y98        LUT6 (Prop_lut6_I4_O)        0.124     4.109 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1/O
                         net (fo=1, routed)           0.000     4.109    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1_n_0
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.029     8.505    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.704ns (14.108%)  route 4.286ns (85.892%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.501     4.013    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X104Y98        LUT6 (Prop_lut6_I4_O)        0.124     4.137 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1/O
                         net (fo=1, routed)           0.000     4.137    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1_n_0
    SLICE_X104Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X104Y98        FDRE (Setup_fdre_C_D)        0.077     8.553    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.178ns (41.943%)  route 3.015ns (58.057%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     4.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.785    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -4.340    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.157ns (41.707%)  route 3.015ns (58.293%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.319 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     4.319    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.785    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.704ns (13.833%)  route 4.385ns (86.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.600     4.112    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X104Y100       LUT6 (Prop_lut6_I5_O)        0.124     4.236 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160[0]_i_1/O
                         net (fo=1, routed)           0.000     4.236    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160[0]_i_1_n_0
    SLICE_X104Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784     8.615    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]/C
                         clock pessimism              0.249     8.864    
                         clock uncertainty           -0.214     8.650    
    SLICE_X104Y100       FDRE (Setup_fdre_C_D)        0.077     8.727    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_flag_2_reg_160_reg[0]
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.083ns (40.861%)  route 3.015ns (59.139%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.245 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     4.245    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.785    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.067ns (40.675%)  route 3.015ns (59.325%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.229 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     4.229    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X106Y105       FDRE (Setup_fdre_C_D)        0.062     8.785    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.064ns (40.640%)  route 3.015ns (59.360%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X109Y98        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.767    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X109Y98        LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.850     2.742    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.322 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.322    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.436 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.436    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.550    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.664 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.664    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.214     8.723    
    SLICE_X106Y104       FDRE (Setup_fdre_C_D)        0.062     8.785    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -4.226    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.704ns (14.542%)  route 4.137ns (85.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.397 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           1.786     1.388    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X109Y98        LUT4 (Prop_lut4_I0_O)        0.124     1.512 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.351     3.864    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X104Y99        LUT6 (Prop_lut6_I4_O)        0.124     3.988 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[4]_i_1/O
                         net (fo=1, routed)           0.000     3.988    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[4]_i_1_n_0
    SLICE_X104Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X104Y99        FDRE (Setup_fdre_C_D)        0.077     8.553    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[4]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  4.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.256ns (30.001%)  route 0.597ns (69.999%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.257 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.257    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[0]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.052    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.292ns (32.835%)  route 0.597ns (67.165%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.293 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.293    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[1]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.052    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.332ns (35.726%)  route 0.597ns (64.274%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.333 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.333    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[2]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.052    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.431ns (41.886%)  route 0.598ns (58.114%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.433 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.433    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[8]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.214     0.033    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.138    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.352ns (37.080%)  route 0.597ns (62.920%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.353 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.353    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[3]
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X107Y98        FDRE (Hold_fdre_C_D)         0.105     0.052    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.442ns (42.500%)  route 0.598ns (57.500%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.444 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.444    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[10]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.214     0.033    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.138    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.467ns (43.850%)  route 0.598ns (56.150%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.469 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.469    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[11]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.214     0.033    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.138    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.467ns (43.850%)  route 0.598ns (56.150%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.469 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.469    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[9]
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.214     0.033    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     0.138    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.470ns (44.008%)  route 0.598ns (55.992%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.378 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.418 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.418    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[11]_i_1_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.472 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.472    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[12]
    SLICE_X107Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]/C
                         clock pessimism              0.567    -0.181    
                         clock uncertainty            0.214     0.033    
    SLICE_X107Y101       FDRE (Hold_fdre_C_D)         0.105     0.138    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.392ns (39.624%)  route 0.597ns (60.376%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=5, routed)           0.597     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.045     0.187 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.339 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.393 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.393    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[4]
    SLICE_X107Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.105     0.052    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       56.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.176ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.096    59.052    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.528    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         58.528    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.176    

Slack (MET) :             56.176ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.096    59.052    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.528    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         58.528    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.176    

Slack (MET) :             56.176ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.096    59.052    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.528    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[2]
  -------------------------------------------------------------------
                         required time                         58.528    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.176    

Slack (MET) :             56.176ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.912%)  route 2.437ns (76.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.662     2.352    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.632    59.149    
                         clock uncertainty           -0.096    59.052    
    SLICE_X112Y93        FDSE (Setup_fdse_C_S)       -0.524    58.528    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                         58.528    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 56.176    

Slack (MET) :             56.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.215    

Slack (MET) :             56.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.215    

Slack (MET) :             56.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.215    

Slack (MET) :             56.215ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.766ns (24.394%)  route 2.374ns (75.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.598     2.289    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y95        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[9]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                 56.215    

Slack (MET) :             56.264ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.766ns (24.784%)  route 2.325ns (75.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.549     2.239    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y96        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                 56.264    

Slack (MET) :             56.264ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.766ns (24.784%)  route 2.325ns (75.216%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 58.517 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.865    -0.851    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.518    -0.333 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.676     0.343    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X113Y93        LUT4 (Prop_lut4_I2_O)        0.124     0.467 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_4/O
                         net (fo=2, routed)           1.100     1.566    Testing_HDMI_i/clean_button_2/inst/down_press_i_4_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I3_O)        0.124     1.690 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.549     2.239    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.686    58.517    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                         clock pessimism              0.607    59.124    
                         clock uncertainty           -0.096    59.027    
    SLICE_X112Y96        FDSE (Setup_fdse_C_S)       -0.524    58.503    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.503    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                 56.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.954%)  route 0.125ns (35.046%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X110Y96        FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDSE (Prop_fdse_C_Q)         0.141    -0.454 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.062    -0.392    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]
    SLICE_X111Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.347 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.063    -0.285    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X111Y96        LUT5 (Prop_lut5_I2_O)        0.045    -0.240 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.240    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X111Y96        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X111Y96        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                         clock pessimism              0.249    -0.582    
                         clock uncertainty            0.096    -0.486    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.091    -0.395    Testing_HDMI_i/clean_button_3/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.408%)  route 0.123ns (32.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/Q
                         net (fo=2, routed)           0.060    -0.371    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
    SLICE_X113Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.326 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_3/O
                         net (fo=2, routed)           0.063    -0.264    Testing_HDMI_i/clean_button_2/inst/down_press_i_3_n_0
    SLICE_X113Y96        LUT5 (Prop_lut5_I2_O)        0.045    -0.219 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.219    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X113Y96        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X113Y96        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                         clock pessimism              0.249    -0.582    
                         clock uncertainty            0.096    -0.486    
    SLICE_X113Y96        FDRE (Hold_fdre_C_D)         0.091    -0.395    Testing_HDMI_i/clean_button_2/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y97        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y97        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X108Y97        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.906    -0.834    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y97        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.096    -0.499    
    SLICE_X108Y97        FDSE (Hold_fdse_C_D)         0.134    -0.365    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y98        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
    SLICE_X108Y98        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X108Y98        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.906    -0.834    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y98        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.096    -0.499    
    SLICE_X108Y98        FDSE (Hold_fdse_C_D)         0.134    -0.365    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDSE (Prop_fdse_C_Q)         0.164    -0.432 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.284    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X108Y95        LUT1 (Prop_lut1_I0_O)        0.045    -0.239 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.175 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.175    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X108Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.905    -0.835    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.096    -0.500    
    SLICE_X108Y95        FDSE (Hold_fdse_C_D)         0.134    -0.366    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y96        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96        FDSE (Prop_fdse_C_Q)         0.164    -0.432 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.284    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.045    -0.239 r  Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.239    Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2_n_0
    SLICE_X108Y96        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.175 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X108Y96        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.905    -0.835    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X108Y96        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.096    -0.500    
    SLICE_X108Y96        FDSE (Hold_fdse_C_D)         0.134    -0.366    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X112Y95        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y95        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.096    -0.499    
    SLICE_X112Y95        FDSE (Hold_fdse_C_D)         0.134    -0.365    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X112Y96        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X112Y96        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y96        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.096    -0.499    
    SLICE_X112Y96        FDSE (Hold_fdse_C_D)         0.134    -0.365    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X112Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.096    -0.499    
    SLICE_X112Y93        FDSE (Hold_fdse_C_D)         0.134    -0.365    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.636    -0.595    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDSE (Prop_fdse_C_Q)         0.164    -0.431 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.283    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X112Y94        LUT1 (Prop_lut1_I0_O)        0.045    -0.238 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X112Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.174 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X112Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.908    -0.832    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X112Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.096    -0.499    
    SLICE_X112Y94        FDSE (Hold_fdse_C_D)         0.134    -0.365    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.191    





