////////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2006-2007 MStar Semiconductor, Inc.
// All rights reserved.
//
// Unless otherwise stipulated in writing, any and all information contained
// herein regardless in any format shall remain the sole proprietary of
// MStar Semiconductor Inc. and be kept in strict confidence
// (¡§MStar Confidential Information¡¨) by the recipient.
// Any unauthorized act including without limitation unauthorized disclosure,
// copying, use, reproduction, sale, distribution, modification, disassembling,
// reverse engineering and compiling of the contents of MStar Confidential
// Information is unlawful and strictly prohibited. MStar hereby reserves the
// rights to any and all damages, losses, costs and expenses resulting therefrom.
//
////////////////////////////////////////////////////////////////////////////////

///////////////////////////////////////////////////////////////////////////////////////////////////
///
/// file    drv_system_io.c
/// @brief  System Driver Interface
/// @author MStar Semiconductor Inc.
///////////////////////////////////////////////////////////////////////////////////////////////////


//-------------------------------------------------------------------------------------------------
//  Include Files
//-------------------------------------------------------------------------------------------------
#include <asm/uaccess.h>
#include <linux/errno.h>
#include <linux/module.h>
#include <asm/io.h>     //robert.yang
#include <linux/semaphore.h>
#include <linux/delay.h>
#include <linux/sched.h>
#include <linux/version.h>
#include <linux/autoconf.h>
#include <linux/vmalloc.h>
#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,39)
#include <linux/slab.h>
#endif
#include "mdrv_types.h"
#include "mst_platform.h"
#include "mdrv_system.h"
#include "mdrv_system_io.h"
#include "board/Board.h"
#if !(defined(CONFIG_MSTAR_TITANIA3) || defined(CONFIG_MSTAR_TITANIA10) )
#include "chip_setup.h"
#endif
#ifdef CONFIG_MSTAR_SPI_FLASH
#include "drvSERFLASH.h"
#endif

#include <linux/reboot.h>
#include <linux/vmalloc.h>

#include <linux/seq_file.h>
#include <linux/proc_fs.h>


static DEFINE_SPINLOCK(oad_upgrade_lock);

//-------------------------------------------------------------------------------------------------
//  Local Defines
//-------------------------------------------------------------------------------------------------
/*
#define DEF_STC_SYNTH               0x14000000                          // 216/2.5  = 86.4, 2.5(dec) = 00010.1(bin) = 0x14000000(u5.27)
#define MAX_STC_SYNTH               0x15000000                          // 216/2.75 = 78.55
#define MIN_STC_SYNTH               0x13000000                          // 216/2.25 = 96
*/

#define SYS_DEBUG                   1

#if SYS_DEBUG
#define SYS_PRINT(fmt, args...)     printk("[SYS][%06d]     " fmt, __LINE__, ## args)
#else
#define SYS_PRINT(fmt, args...)
#endif

#define ALL_INT_DISABLE()       local_irq_disable()
#define ALL_INT_ENABLE()        local_irq_enable()
#define printf                  printk

#define PCMCIA_NAND_SEM(x)          (x)

#if defined(CONFIG_MMC_MSTAR_MMC_EMMC) && CONFIG_MMC_MSTAR_MMC_EMMC
#define PCMCIA_LOOP_DELAY_WAIT_EMMC_DONE	(2000000)
#endif

#if defined(CONFIG_MSTAR_EIFFEL) || \
    defined(CONFIG_MSTAR_EDISON) || \
    defined(CONFIG_MSTAR_EMERALD) || \
    defined(CONFIG_MSTAR_EAGLE) || \
    defined(CONFIG_MSTAR_NUGGET) || \
    defined(CONFIG_MSTAR_NIKON) || \
    defined(CONFIG_MSTAR_MILAN)  || \
    defined(CONFIG_MSTAR_NAPOLI) || \
    defined(CONFIG_MSTAR_EINSTEIN) || \
    defined(CONFIG_MSTAR_MIAMI) || \
    defined(CONFIG_MSTAR_EINSTEIN3) || \
    defined(CONFIG_MSTAR_MONACO)
// NOTE
// PE capability :
// PAD as output
//  PE = 0 / 1, don't care
// PAD as input
//  PE = 0, Hi-Z (input disable)
//  PE = 1, internal pull up
//
// for PAD = PCM_A(output), PE don't care
// for PAD = PCM_D(input/output), PE must be 1

#define PAD_PCM_D_ENABLE() \
    REG_ADDR(REG_CHIP_PCM_PE)   |= REG_CHIP_PCM_PE_MASK;

#define PAD_PCM_A_ENABLE() \
    REG_ADDR(REG_CHIP_PCM_PE1)   |= REG_CHIP_PCM_PE1_MASK;

#define PAD_PCM_D_DISABLE() \
    REG_ADDR(REG_CHIP_PCM_PE)   &= ~REG_CHIP_PCM_PE_MASK;

#define PAD_PCM_A_DISABLE() \
    REG_ADDR(REG_CHIP_PCM_PE1)   &= ~REG_CHIP_PCM_PE1_MASK;

#endif

#define KERNEL_PCMCIA_PERF 0

#if defined(CONFIG_MMC_MSTAR_MMC_EMMC) && CONFIG_MMC_MSTAR_MMC_EMMC
BOOL MHal_PCMCIA_WaitEMMCDone(U32 u32loopCnt)
{
    #if !defined(CONFIG_MSTAR_KAISER) && \
        !defined(CONFIG_MSTAR_KAISERS)
    return mstar_mci_exit_checkdone_ForCI();
    #endif
}
#endif

static U16 u16TmpReg[7];
void MHal_PCMCIA_SetPad(BOOL bRestore)
{
    if(bRestore == FALSE)
    {
    #if !defined(CONFIG_MSTAR_KAISER) && \
        !defined(CONFIG_MSTAR_KAISERS)
        // Switch to PCMCIA
        u16TmpReg[6] = REG_ADDR( REG_CHIP_NAND_MODE ) & REG_CHIP_NAND_MODE_MASK;
        REG_ADDR( REG_CHIP_NAND_MODE ) &= ~REG_CHIP_NAND_MODE_MASK;
    #else
        // CONFIG_MSTAR_KAISER
        // CONFIG_MSTAR_KAISERS
        u16TmpReg[5] = REG_ADDR(REG_CHIP_PCMCFG) & REG_CHIP_PCMCFG_MASK;
        REG_ADDR(REG_CHIP_PCMCFG) |= REG_CHIP_PCMCFG_CTRL_EN;
    #endif

    #if defined(CONFIG_MSTAR_AGATE) || \
        defined(CONFIG_MSTAR_EAGLE) || \
        defined(CONFIG_MSTAR_EDISON) || \
        defined(CONFIG_MSTAR_EINSTEIN) || \
        defined(CONFIG_MSTAR_EINSTEIN3) || \
        defined(CONFIG_MSTAR_NAPOLI) || \
        defined(CONFIG_MSTAR_EIFFEL) || \
        defined(CONFIG_MSTAR_NIKE) || \
        defined(CONFIG_MSTAR_MADISON) || \
	    defined(CONFIG_MSTAR_CLIPPERS) || \
        defined(CONFIG_MSTAR_MIAMI) || \
        defined(CONFIG_MSTAR_MONACO)
        //u16Bypass = REG_ADDR(REG_CHIP_PCM_NAND_BYPASS) & REG_CHIP_PCM_NAND_BYPASS_MASK;
        u16TmpReg[0] = REG_ADDR(REG_CHIP_PCM_NAND_BYPASS) & REG_CHIP_PCM_NAND_BYPASS_MASK;
        REG_ADDR(REG_CHIP_PCM_NAND_BYPASS) |= REG_CHIP_PCM_NAND_BYPASS_ENABLE;
    #endif

    #if defined(CONFIG_MSTAR_AMBER1) || \
        defined(CONFIG_MSTAR_AMBER7) || \
        defined(CONFIG_MSTAR_AMETHYST)
        //u16RegVal2 = REG_ADDR(REG_CHIP_PF_MODE) & REG_CHIP_PF_MODE_MASK;
        u16TmpReg[1] = REG_ADDR(REG_CHIP_PF_MODE) & REG_CHIP_PF_MODE_MASK;
        REG_ADDR(REG_CHIP_PF_MODE) &= ~REG_CHIP_PF_MODE_MASK;
    #endif

    #if defined(CONFIG_MSTAR_AMBER3) || \
        defined(CONFIG_MSTAR_AGATE) || \
        defined(CONFIG_MSTAR_AMBER5) || \
        defined(CONFIG_MSTAR_EAGLE) || \
        defined(CONFIG_MSTAR_EDISON) || \
        defined(CONFIG_MSTAR_EINSTEIN) || \
        defined(CONFIG_MSTAR_EINSTEIN3) || \
        defined(CONFIG_MSTAR_NAPOLI) || \
        defined(CONFIG_MSTAR_EIFFEL) || \
        defined(CONFIG_MSTAR_NIKE) || \
        defined(CONFIG_MSTAR_MADISON) || \
	    defined(CONFIG_MSTAR_CLIPPERS) || \
        defined(CONFIG_MSTAR_MIAMI) || \
        defined(CONFIG_MSTAR_MONACO)
        //u16RegVal3 = REG_ADDR(REG_EMMC_CONFIG) & REG_EMMC_CONFIG_MASK;
        u16TmpReg[2] = REG_ADDR(REG_EMMC_CONFIG) & REG_EMMC_CONFIG_MASK;
        REG_ADDR(REG_EMMC_CONFIG) &= ~REG_EMMC_CONFIG_MASK;
        //u16RegVal1 = REG_ADDR(REG_CHIP_PCMCFG) & REG_CHIP_PCMCFG_MASK;
        u16TmpReg[3] = REG_ADDR(REG_CHIP_PCMCFG) & REG_CHIP_PCMCFG_MASK;
        REG_ADDR(REG_CHIP_PCMCFG) |= REG_CHIP_PCMCFG_CTRL_EN;
    #endif

    #if defined(CONFIG_MSTAR_AMBER3) || \
        defined(CONFIG_MSTAR_EDISON) || \
        defined(CONFIG_MSTAR_EINSTEIN) || \
        defined(CONFIG_MSTAR_EINSTEIN3) || \
        defined(CONFIG_MSTAR_NAPOLI) || \
        defined(CONFIG_MSTAR_EMERALD) || \
        defined(CONFIG_MSTAR_AMBER5) || \
        defined(CONFIG_MSTAR_EIFFEL) || \
        defined(CONFIG_MSTAR_NIKE) || \
        defined(CONFIG_MSTAR_MADISON) || \
	    defined(CONFIG_MSTAR_CLIPPERS) || \
        defined(CONFIG_MSTAR_MIAMI) || \
        defined(CONFIG_MSTAR_MONACO) || \
        defined(CONFIG_MSTAR_KAISER) || \
        defined(CONFIG_MSTAR_NUGGET) || \
		defined(CONFIG_MSTAR_NIKON) || \
        defined(CONFIG_MSTAR_KAISERS)|| \
        defined(CONFIG_MSTAR_MILAN)
        //u16RegVal4 = REG_ADDR(REG_SD_CONFIG2) & REG_SD_CONFIG2_MASK;
        u16TmpReg[4] = REG_ADDR(REG_SD_CONFIG2) & REG_SD_CONFIG2_MASK;
        REG_ADDR(REG_SD_CONFIG2) &= ~REG_SD_CONFIG2_MASK;
    #endif

    #if defined(CONFIG_MSTAR_EDISON) || \
        defined(CONFIG_MSTAR_EIFFEL) || \
        defined(CONFIG_MSTAR_EMERALD) || \
        defined(CONFIG_MSTAR_EAGLE) || \
        defined(CONFIG_MSTAR_NUGGET) || \
		defined(CONFIG_MSTAR_NIKON)|| \
		defined(CONFIG_MSTAR_MILAN) || \
		defined(CONFIG_MSTAR_EINSTEIN) || \
		defined(CONFIG_MSTAR_NAPOLI) || \
		defined(CONFIG_MSTAR_MIAMI) || \
		defined(CONFIG_MSTAR_EINSTEIN3) || \
		defined(CONFIG_MSTAR_MONACO)
        // disable PCM_A PE for NEOTION CAM issue (mantis id:0365320)
        PAD_PCM_A_DISABLE();
        PAD_PCM_D_ENABLE();
    #endif
    }
    else
    {
        // restore padmux to original
    #if defined(CONFIG_MSTAR_EDISON) || \
        defined(CONFIG_MSTAR_EIFFEL) || \
        defined(CONFIG_MSTAR_EMERALD) || \
        defined(CONFIG_MSTAR_EAGLE) || \
        defined(CONFIG_MSTAR_NUGGET) || \
		defined(CONFIG_MSTAR_NIKON) || \
		defined(CONFIG_MSTAR_MILAN) || \
		defined(CONFIG_MSTAR_EINSTEIN) || \
		defined(CONFIG_MSTAR_NAPOLI) || \
		defined(CONFIG_MSTAR_MIAMI) || \
		defined(CONFIG_MSTAR_EINSTEIN3) || \
        defined(CONFIG_MSTAR_MONACO)
        PAD_PCM_D_DISABLE();
    #endif

    #if defined(CONFIG_MSTAR_AMBER3) || \
        defined(CONFIG_MSTAR_AGATE) || \
        defined(CONFIG_MSTAR_AMBER5) || \
        defined(CONFIG_MSTAR_EAGLE) || \
        defined(CONFIG_MSTAR_EDISON) || \
        defined(CONFIG_MSTAR_EINSTEIN) || \
        defined(CONFIG_MSTAR_EINSTEIN3) || \
        defined(CONFIG_MSTAR_NAPOLI) || \
        defined(CONFIG_MSTAR_EIFFEL) || \
        defined(CONFIG_MSTAR_NIKE) || \
        defined(CONFIG_MSTAR_MADISON) || \
	    defined(CONFIG_MSTAR_CLIPPERS) || \
        defined(CONFIG_MSTAR_MIAMI) || \
        defined(CONFIG_MSTAR_MONACO)
        REG_ADDR(REG_EMMC_CONFIG) = (REG_ADDR(REG_EMMC_CONFIG) & ~REG_EMMC_CONFIG_MASK) | u16TmpReg[2];
        REG_ADDR(REG_CHIP_PCMCFG) = (REG_ADDR(REG_CHIP_PCMCFG) & ~REG_CHIP_PCMCFG_MASK) | u16TmpReg[3];
    #endif

    #if defined(CONFIG_MSTAR_AMBER3) || \
        defined(CONFIG_MSTAR_EDISON) || \
        defined(CONFIG_MSTAR_EINSTEIN) || \
        defined(CONFIG_MSTAR_EINSTEIN3) || \
        defined(CONFIG_MSTAR_NAPOLI) || \
        defined(CONFIG_MSTAR_EMERALD) || \
        defined(CONFIG_MSTAR_AMBER5) || \
        defined(CONFIG_MSTAR_EIFFEL) || \
        defined(CONFIG_MSTAR_NIKE) || \
        defined(CONFIG_MSTAR_MADISON) || \
	    defined(CONFIG_MSTAR_CLIPPERS) || \
        defined(CONFIG_MSTAR_MIAMI) || \
        defined(CONFIG_MSTAR_MONACO) || \
        defined(CONFIG_MSTAR_KAISER) || \
        defined(CONFIG_MSTAR_NUGGET) || \
		defined(CONFIG_MSTAR_NIKON) || \
        defined(CONFIG_MSTAR_KAISERS) || \
        defined(CONFIG_MSTAR_MILAN)
        REG_ADDR(REG_SD_CONFIG2) = (REG_ADDR(REG_SD_CONFIG2) & ~REG_SD_CONFIG2_MASK) | u16TmpReg[4];
    #endif

    #if defined(CONFIG_MSTAR_AGATE) || \
        defined(CONFIG_MSTAR_EAGLE) || \
        defined(CONFIG_MSTAR_EDISON) || \
        defined(CONFIG_MSTAR_EINSTEIN) || \
        defined(CONFIG_MSTAR_EINSTEIN3) || \
        defined(CONFIG_MSTAR_NAPOLI) || \
        defined(CONFIG_MSTAR_EIFFEL) || \
        defined(CONFIG_MSTAR_NIKE) || \
        defined(CONFIG_MSTAR_MADISON) || \
	    defined(CONFIG_MSTAR_CLIPPERS) || \
        defined(CONFIG_MSTAR_MIAMI) || \
        defined(CONFIG_MSTAR_MONACO)
        REG_ADDR(REG_CHIP_PCM_NAND_BYPASS) = 
            (REG_ADDR(REG_CHIP_PCM_NAND_BYPASS) & ~(REG_CHIP_PCM_NAND_BYPASS_MASK)) | u16TmpReg[0];;
    #endif

    #if !defined(CONFIG_MSTAR_KAISER) && \
        !defined(CONFIG_MSTAR_KAISERS)
        // Switch to Nand
        REG_ADDR( REG_CHIP_NAND_MODE ) |= u16TmpReg[6]; //(BIT0|BIT2);
    #else
        //CONFIG_MSTAR_KAISER
        //CONFIG_MSTAR_KAISERS
        REG_ADDR(REG_CHIP_PCMCFG) = (REG_ADDR(REG_CHIP_PCMCFG) & ~REG_CHIP_PCMCFG_MASK) | u16TmpReg[5];
    #endif

    #if defined(CONFIG_MSTAR_AMBER1) || \
        defined(CONFIG_MSTAR_AMBER7) || \
        defined(CONFIG_MSTAR_AMETHYST)
        REG_ADDR( REG_CHIP_PF_MODE ) |= u16TmpReg[1];
    #endif

    #if defined(CONFIG_MSTAR_EIFFEL) // patch for Eiffel
        udelay(20);
    #endif
    }


}
