# constraints

set_property -dict {PACKAGE_PIN T7 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi1_data_n[3]]; # Bank 65 VCCO - som240_2_a44 - IO_L5N_T0U_N9_AD14N_65
set_property -dict {PACKAGE_PIN R7 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi1_data_p[3]]; # Bank 65 VCCO - som240_2_a44 - IO_L5P_T0U_N8_AD14P_65
set_property -dict {PACKAGE_PIN T8 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi1_data_n[2]]; # Bank 65 VCCO - som240_2_a44 - IO_L4N_T0U_N7_DBC_AD7N_65
set_property -dict {PACKAGE_PIN R8 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi1_data_p[2]]; # Bank 65 VCCO - som240_2_a44 - IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65
set_property -dict {PACKAGE_PIN V8 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi1_data_n[1]]; # Bank 65 VCCO - som240_2_a44 - IO_L3N_T0L_N5_AD15N_65
set_property -dict {PACKAGE_PIN U8 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi1_data_p[1]]; # Bank 65 VCCO - som240_2_a44 - IO_L3P_T0L_N4_AD15P_65
set_property -dict {PACKAGE_PIN V9 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi1_data_n[0]]; # Bank 65 VCCO - som240_2_a44 - IO_L2N_T0L_N3_65
set_property -dict {PACKAGE_PIN U9 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi1_data_p[0]]; # Bank 65 VCCO - som240_2_a44 - IO_L2P_T0L_N2_65
set_property -dict {PACKAGE_PIN Y8 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi1_clk_n]; # Bank 65 VCCO - som240_2_a44 - IO_L1N_T0L_N1_DBC_65
set_property -dict {PACKAGE_PIN W8 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi1_clk_p]; # Bank 65 VCCO - som240_2_a44 - IO_L1P_T0L_N0_DBC_65

set_property -dict {PACKAGE_PIN K3 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi2_data_n[3]]; # Bank 65 VCCO - som240_2_a44 - IO_L11N_T1U_N9_GC_65
set_property -dict {PACKAGE_PIN K4 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi2_data_p[3]]; # Bank 65 VCCO - som240_2_a44 - IO_L11N_T1U_N8_GC_65
set_property -dict {PACKAGE_PIN H3 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi2_data_n[2]]; # Bank 65 VCCO - som240_2_a44 - IO_L10N_T1U_N7_QBC_AD4N_65
set_property -dict {PACKAGE_PIN H4 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi2_data_p[2]];  # Bank 65 VCCO - som240_2_a44 - IO_L10P_T1U_N6_QBC_AD4P_65
set_property -dict {PACKAGE_PIN J2 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi2_data_n[1]];  # Bank 65 VCCO - som240_2_a44 - IO_L9N_T1L_N5_AD12N_65
set_property -dict {PACKAGE_PIN K2 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi2_data_p[1]];  # Bank 65 VCCO - som240_2_a44 - IO_L9P_T1L_N4_AD12P_65
set_property -dict {PACKAGE_PIN H1 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi2_data_n[0]];  # Bank 65 VCCO - som240_2_a44 - IO_L8N_T1L_N3_AD5N_65
set_property -dict {PACKAGE_PIN J1 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi2_data_p[0]];  # Bank 65 VCCO - som240_2_a44 - IO_L8P_T1L_N2_AD5P_65
set_property -dict {PACKAGE_PIN K1 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi2_clk_n];  # Bank 65 VCCO - som240_2_a44 - IO_L7N_T1L_N1_QBC_AD13N_65
set_property -dict {PACKAGE_PIN L1 IOSTANDARD MIPI_DPHY_DCI DIFF_TERM_ADV TERM_100} [get_ports mipi_csi2_clk_p]; # Bank 65 VCCO - som240_2_a44 - IO_L7P_T1L_N0_QBC_AD13P_65

set_property BITSTREAM.CONFIG.OVERTEMPSHUTDOWN ENABLE [current_design];
