# Verilog HDL Manuals & Tips
## Lecture Chapters
**Module 5 : HDL**

(1) Digital Circuit Design Flow

(2) Hardware Description Language
* Definition
* Advantages
* Methods

(3) RTL Design & Synthesis

(+) LUT

**Module 6 : Verilog HDL Overview, TestBench**

(1) Verilog Coding: Basic Description

* vs Computer Language

* module / ports / nets

(2) Test Bench
* Objectives, Advantages
* Components
* Module Hierarchy Config
* Practical Considerations

Module 7 : Verilog Modeling Combinational Logic

(1) Logic System : 4-Valued (0 / 1 / z / x)

(2) Code Examples
* mux
* Full Adder
* Test Bench
* Priority Encoder

Module 8 : Verilog Modeling State Machine

(1) Verilog Sequential Logic = always not assign

(2) Moore FSM
* example
* testbench
* Blocking Assignment

(3) Mealy FSM


**2. Insert Mode**

Access: pressing **i** or **a** at command mode

**i**: start at (front of) where cursor belongs / **a**: start at 1 char after the cursor

Activity: able to write text freely by keyboard

**shift+spacebar** : ENG/KOR translate

**3. Colon Mode**

Access: press **:** key at command mode

Activity: able to save the text file or quit editor

![vi_editor_structure](https://github.com/heesangk0804/Linux/assets/149554144/6db62260-f117-4147-aa02-8f6a803e071b)

## vi Commands

**0. Quit, Save**
> :q = exit
>
