{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE1_SoC_QSYS.qsys DE1_SoC_QSYS.BAK.qsys " "Backing up file \"DE1_SoC_QSYS.qsys\" to \"DE1_SoC_QSYS.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1687464613851 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v DE1_SoC_QSYS.BAK.v " "Backing up file \"DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v\" to \"DE1_SoC_QSYS.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1687464613852 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys DE1_SoC_QSYS.qsys " "Started upgrading IP component Qsys with file \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1687464613853 ""}
{ "Info" "" "" "2023.06.22.13:10:21 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2023.06.22.13:10:21 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1687464621937 ""}
{ "Info" "" "" "2023.06.22.13:10:22 Info: Upgrading from core type Nios II (Classic) Processor with version 16.1 to core type Nios II Processor with version 16.1" {  } {  } 0 0 "2023.06.22.13:10:22 Info: Upgrading from core type Nios II (Classic) Processor with version 16.1 to core type Nios II Processor with version 16.1" 0 0 "Shell" 0 -1 1687464622287 ""}
{ "Info" "" "" "2023.06.22.13:10:22 Info: Migration Successful" {  } {  } 0 0 "2023.06.22.13:10:22 Info: Migration Successful" 0 0 "Shell" 0 -1 1687464622287 ""}
{ "Info" "" "" "2023.06.22.13:10:22 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2023.06.22.13:10:22 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1687464622287 ""}
{ "Info" "DE1_SoC_QSYS_generation.rpt" "" "2023.06.22.13:10:30 Info: Saving generation log to C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS" {  } {  } 0 0 "2023.06.22.13:10:30 Info: Saving generation log to C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS" 0 0 "Shell" 0 -1 1687464630813 ""}
{ "Info" "" "" "2023.06.22.13:10:30 Info: Starting: Create simulation model" {  } {  } 0 0 "2023.06.22.13:10:30 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1687464630813 ""}
{ "Info" "" "" "2023.06.22.13:10:30 Info: qsys-generate C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.06.22.13:10:30 Info: qsys-generate C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1687464630817 ""}
{ "Info" "DE1_SoC_QSYS.qsys" "" "2023.06.22.13:10:30 Info: Loading rtl" {  } {  } 0 0 "2023.06.22.13:10:30 Info: Loading rtl" 0 0 "Shell" 0 -1 1687464630836 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Reading input file" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Reading input file" 0 0 "Shell" 0 -1 1687464631026 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding audio \[audio2fifo 1.0\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding audio \[audio2fifo 1.0\]" 0 0 "Shell" 0 -1 1687464631028 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module audio" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module audio" 0 0 "Shell" 0 -1 1687464631237 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding audio_sel \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding audio_sel \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464631238 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module audio_sel" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module audio_sel" 0 0 "Shell" 0 -1 1687464631238 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding clk_25_in \[altera_clock_bridge 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding clk_25_in \[altera_clock_bridge 16.1\]" 0 0 "Shell" 0 -1 1687464631239 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module clk_25_in" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module clk_25_in" 0 0 "Shell" 0 -1 1687464631241 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding clk_50 \[clock_source 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding clk_50 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1687464631241 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module clk_50" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1687464631242 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding cpu \[altera_nios2_gen2 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding cpu \[altera_nios2_gen2 16.1\]" 0 0 "Shell" 0 -1 1687464631242 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module cpu" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1687464631242 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding div_freq \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding div_freq \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464631244 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module div_freq" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module div_freq" 0 0 "Shell" 0 -1 1687464631244 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1687464631244 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1687464631244 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding key \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding key \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464631245 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module key" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module key" 0 0 "Shell" 0 -1 1687464631245 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding keyboard_keys \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding keyboard_keys \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464631245 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module keyboard_keys" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module keyboard_keys" 0 0 "Shell" 0 -1 1687464631245 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding modulation_selector \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding modulation_selector \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464631245 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module modulation_selector" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module modulation_selector" 0 0 "Shell" 0 -1 1687464631246 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding mouse_pos \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding mouse_pos \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464631246 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module mouse_pos" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module mouse_pos" 0 0 "Shell" 0 -1 1687464631246 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding pll \[altera_pll 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding pll \[altera_pll 16.1\]" 0 0 "Shell" 0 -1 1687464631246 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module pll" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module pll" 0 0 "Shell" 0 -1 1687464631247 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" 0 0 "Shell" 0 -1 1687464631260 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module sdram" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1687464631261 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding signal_selector \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding signal_selector \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464631261 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module signal_selector" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module signal_selector" 0 0 "Shell" 0 -1 1687464631261 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1687464631262 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1687464631262 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding timer \[altera_avalon_timer 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding timer \[altera_avalon_timer 16.1\]" 0 0 "Shell" 0 -1 1687464631262 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module timer" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1687464631262 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding vga \[vga_interface 1.0\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding vga \[vga_interface 1.0\]" 0 0 "Shell" 0 -1 1687464631263 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module vga" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module vga" 0 0 "Shell" 0 -1 1687464631575 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Adding vga_clk_bridge_out \[altera_clock_bridge 16.1\]" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Adding vga_clk_bridge_out \[altera_clock_bridge 16.1\]" 0 0 "Shell" 0 -1 1687464631576 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing module vga_clk_bridge_out" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing module vga_clk_bridge_out" 0 0 "Shell" 0 -1 1687464631576 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Building connections" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Building connections" 0 0 "Shell" 0 -1 1687464631576 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Parameterizing connections" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1687464631577 ""}
{ "Info" "" "" "2023.06.22.13:10:31 Info: Validating" {  } {  } 0 0 "2023.06.22.13:10:31 Info: Validating" 0 0 "Shell" 0 -1 1687464631578 ""}
{ "Info" "" "" "2023.06.22.13:10:32 Info: Done reading input file" {  } {  } 0 0 "2023.06.22.13:10:32 Info: Done reading input file" 0 0 "Shell" 0 -1 1687464632208 ""}
{ "Info" "" "" "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464633391 ""}
{ "Info" "" "" "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464633391 ""}
{ "Info" "" "" "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464633391 ""}
{ "Info" "" "" "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1687464633391 ""}
{ "Info" "" "" "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464633391 ""}
{ "Info" "" "" "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464633392 ""}
{ "Info" "" "" "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1687464633392 ""}
{ "Warning" "" "" "2023.06.22.13:10:33 Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 0 "2023.06.22.13:10:33 Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" 0 0 "Shell" 0 -1 1687464633392 ""}
{ "Info" "" "" "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1687464633392 ""}
{ "Info" "" "" "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1687464633392 ""}
{ "Info" "" "" "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1687464633392 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2023.06.22.13:10:33 Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2023.06.22.13:10:33 Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1687464633396 ""}
{ "Info" "" "" "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1687464633396 ""}
{ "Info" "" "" "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings" {  } {  } 0 0 "2023.06.22.13:10:33 Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1687464633396 ""}
{ "Info" "" "" "2023.06.22.13:10:33 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for SIM_VERILOG" {  } {  } 0 0 "2023.06.22.13:10:33 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1687464633857 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" 0 0 "Shell" 0 -1 1687464636491 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" 0 0 "Shell" 0 -1 1687464636501 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" 0 0 "Shell" 0 -1 1687464636504 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" 0 0 "Shell" 0 -1 1687464636507 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0" 0 0 "Shell" 0 -1 1687464636510 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0" 0 0 "Shell" 0 -1 1687464636512 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0" 0 0 "Shell" 0 -1 1687464636515 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0" 0 0 "Shell" 0 -1 1687464636518 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0" 0 0 "Shell" 0 -1 1687464636521 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0" 0 0 "Shell" 0 -1 1687464636525 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src19 and cmd_mux_019.sink0" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src19 and cmd_mux_019.sink0" 0 0 "Shell" 0 -1 1687464636530 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src20 and cmd_mux_020.sink0" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src20 and cmd_mux_020.sink0" 0 0 "Shell" 0 -1 1687464636533 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src21 and cmd_mux_021.sink0" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src21 and cmd_mux_021.sink0" 0 0 "Shell" 0 -1 1687464636537 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_010.sink1" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_010.sink1" 0 0 "Shell" 0 -1 1687464636540 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" 0 0 "Shell" 0 -1 1687464636545 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" 0 0 "Shell" 0 -1 1687464636549 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" 0 0 "Shell" 0 -1 1687464636552 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" 0 0 "Shell" 0 -1 1687464636555 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7" 0 0 "Shell" 0 -1 1687464636560 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8" 0 0 "Shell" 0 -1 1687464636564 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9" 0 0 "Shell" 0 -1 1687464636568 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10" 0 0 "Shell" 0 -1 1687464636572 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_001.sink1" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_001.sink1" 0 0 "Shell" 0 -1 1687464636576 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15" 0 0 "Shell" 0 -1 1687464636601 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16" 0 0 "Shell" 0 -1 1687464636604 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_019.src0 and rsp_mux.sink19" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_019.src0 and rsp_mux.sink19" 0 0 "Shell" 0 -1 1687464636607 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_020.src0 and rsp_mux.sink20" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_020.src0 and rsp_mux.sink20" 0 0 "Shell" 0 -1 1687464636611 ""}
{ "Info" "" "" "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_021.src0 and rsp_mux.sink21" {  } {  } 0 0 "2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_021.src0 and rsp_mux.sink21" 0 0 "Shell" 0 -1 1687464636613 ""}
{ "Info" "" "" "2023.06.22.13:10:42 Info: audio: \"DE1_SoC_QSYS\" instantiated audio2fifo \"audio\"" {  } {  } 0 0 "2023.06.22.13:10:42 Info: audio: \"DE1_SoC_QSYS\" instantiated audio2fifo \"audio\"" 0 0 "Shell" 0 -1 1687464642060 ""}
{ "Info" "" "" "2023.06.22.13:10:42 Info: audio_sel: Starting RTL generation for module 'DE1_SoC_QSYS_audio_sel'" {  } {  } 0 0 "2023.06.22.13:10:42 Info: audio_sel: Starting RTL generation for module 'DE1_SoC_QSYS_audio_sel'" 0 0 "Shell" 0 -1 1687464642168 ""}
{ "Info" "  ]" "" "2023.06.22.13:10:42 Info: audio_sel:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_sel --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0001_audio_sel_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0001_audio_sel_gen//DE1_SoC_QSYS_audio_sel_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0001_audio_sel_gen" {  } {  } 0 0 "2023.06.22.13:10:42 Info: audio_sel:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_sel --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0001_audio_sel_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0001_audio_sel_gen//DE1_SoC_QSYS_audio_sel_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0001_audio_sel_gen" 0 0 "Shell" 0 -1 1687464642168 ""}
{ "Info" "" "" "2023.06.22.13:10:42 Info: audio_sel: Done RTL generation for module 'DE1_SoC_QSYS_audio_sel'" {  } {  } 0 0 "2023.06.22.13:10:42 Info: audio_sel: Done RTL generation for module 'DE1_SoC_QSYS_audio_sel'" 0 0 "Shell" 0 -1 1687464642352 ""}
{ "Info" "" "" "2023.06.22.13:10:42 Info: audio_sel: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"audio_sel\"" {  } {  } 0 0 "2023.06.22.13:10:42 Info: audio_sel: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"audio_sel\"" 0 0 "Shell" 0 -1 1687464642356 ""}
{ "Info" "" "" "2023.06.22.13:10:42 Info: cpu: \"DE1_SoC_QSYS\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 0 "2023.06.22.13:10:42 Info: cpu: \"DE1_SoC_QSYS\" instantiated altera_nios2_gen2 \"cpu\"" 0 0 "Shell" 0 -1 1687464642736 ""}
{ "Info" "" "" "2023.06.22.13:10:42 Info: div_freq: Starting RTL generation for module 'DE1_SoC_QSYS_div_freq'" {  } {  } 0 0 "2023.06.22.13:10:42 Info: div_freq: Starting RTL generation for module 'DE1_SoC_QSYS_div_freq'" 0 0 "Shell" 0 -1 1687464642741 ""}
{ "Info" "  ]" "" "2023.06.22.13:10:42 Info: div_freq:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_div_freq --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0002_div_freq_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0002_div_freq_gen//DE1_SoC_QSYS_div_freq_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0002_div_freq_gen" {  } {  } 0 0 "2023.06.22.13:10:42 Info: div_freq:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_div_freq --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0002_div_freq_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0002_div_freq_gen//DE1_SoC_QSYS_div_freq_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0002_div_freq_gen" 0 0 "Shell" 0 -1 1687464642741 ""}
{ "Info" "" "" "2023.06.22.13:10:42 Info: div_freq: Done RTL generation for module 'DE1_SoC_QSYS_div_freq'" {  } {  } 0 0 "2023.06.22.13:10:42 Info: div_freq: Done RTL generation for module 'DE1_SoC_QSYS_div_freq'" 0 0 "Shell" 0 -1 1687464642912 ""}
{ "Info" "" "" "2023.06.22.13:10:42 Info: div_freq: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"div_freq\"" {  } {  } 0 0 "2023.06.22.13:10:42 Info: div_freq: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"div_freq\"" 0 0 "Shell" 0 -1 1687464642914 ""}
{ "Info" "" "" "2023.06.22.13:10:42 Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" {  } {  } 0 0 "2023.06.22.13:10:42 Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" 0 0 "Shell" 0 -1 1687464642917 ""}
{ "Info" "  ]" "" "2023.06.22.13:10:42 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0003_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0003_jtag_uart_gen" {  } {  } 0 0 "2023.06.22.13:10:42 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0003_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0003_jtag_uart_gen" 0 0 "Shell" 0 -1 1687464642917 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" {  } {  } 0 0 "2023.06.22.13:10:43 Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" 0 0 "Shell" 0 -1 1687464643144 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: jtag_uart: \"DE1_SoC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2023.06.22.13:10:43 Info: jtag_uart: \"DE1_SoC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1687464643147 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: key: Starting RTL generation for module 'DE1_SoC_QSYS_key'" {  } {  } 0 0 "2023.06.22.13:10:43 Info: key: Starting RTL generation for module 'DE1_SoC_QSYS_key'" 0 0 "Shell" 0 -1 1687464643150 ""}
{ "Info" "  ]" "" "2023.06.22.13:10:43 Info: key:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0004_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0004_key_gen//DE1_SoC_QSYS_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0004_key_gen" {  } {  } 0 0 "2023.06.22.13:10:43 Info: key:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0004_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0004_key_gen//DE1_SoC_QSYS_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0004_key_gen" 0 0 "Shell" 0 -1 1687464643150 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: key: Done RTL generation for module 'DE1_SoC_QSYS_key'" {  } {  } 0 0 "2023.06.22.13:10:43 Info: key: Done RTL generation for module 'DE1_SoC_QSYS_key'" 0 0 "Shell" 0 -1 1687464643355 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: key: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 0 "2023.06.22.13:10:43 Info: key: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"key\"" 0 0 "Shell" 0 -1 1687464643357 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: keyboard_keys: Starting RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'" {  } {  } 0 0 "2023.06.22.13:10:43 Info: keyboard_keys: Starting RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'" 0 0 "Shell" 0 -1 1687464643361 ""}
{ "Info" "  ]" "" "2023.06.22.13:10:43 Info: keyboard_keys:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_keyboard_keys --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0005_keyboard_keys_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0005_keyboard_keys_gen//DE1_SoC_QSYS_keyboard_keys_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0005_keyboard_keys_gen" {  } {  } 0 0 "2023.06.22.13:10:43 Info: keyboard_keys:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_keyboard_keys --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0005_keyboard_keys_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0005_keyboard_keys_gen//DE1_SoC_QSYS_keyboard_keys_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0005_keyboard_keys_gen" 0 0 "Shell" 0 -1 1687464643361 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: keyboard_keys: Done RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'" {  } {  } 0 0 "2023.06.22.13:10:43 Info: keyboard_keys: Done RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'" 0 0 "Shell" 0 -1 1687464643534 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: keyboard_keys: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"keyboard_keys\"" {  } {  } 0 0 "2023.06.22.13:10:43 Info: keyboard_keys: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"keyboard_keys\"" 0 0 "Shell" 0 -1 1687464643536 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: modulation_selector: Starting RTL generation for module 'DE1_SoC_QSYS_modulation_selector'" {  } {  } 0 0 "2023.06.22.13:10:43 Info: modulation_selector: Starting RTL generation for module 'DE1_SoC_QSYS_modulation_selector'" 0 0 "Shell" 0 -1 1687464643540 ""}
{ "Info" "  ]" "" "2023.06.22.13:10:43 Info: modulation_selector:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_modulation_selector --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0006_modulation_selector_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0006_modulation_selector_gen//DE1_SoC_QSYS_modulation_selector_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0006_modulation_selector_gen" {  } {  } 0 0 "2023.06.22.13:10:43 Info: modulation_selector:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_modulation_selector --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0006_modulation_selector_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0006_modulation_selector_gen//DE1_SoC_QSYS_modulation_selector_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0006_modulation_selector_gen" 0 0 "Shell" 0 -1 1687464643540 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: modulation_selector: Done RTL generation for module 'DE1_SoC_QSYS_modulation_selector'" {  } {  } 0 0 "2023.06.22.13:10:43 Info: modulation_selector: Done RTL generation for module 'DE1_SoC_QSYS_modulation_selector'" 0 0 "Shell" 0 -1 1687464643709 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: modulation_selector: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"modulation_selector\"" {  } {  } 0 0 "2023.06.22.13:10:43 Info: modulation_selector: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"modulation_selector\"" 0 0 "Shell" 0 -1 1687464643711 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: mouse_pos: Starting RTL generation for module 'DE1_SoC_QSYS_mouse_pos'" {  } {  } 0 0 "2023.06.22.13:10:43 Info: mouse_pos: Starting RTL generation for module 'DE1_SoC_QSYS_mouse_pos'" 0 0 "Shell" 0 -1 1687464643715 ""}
{ "Info" "  ]" "" "2023.06.22.13:10:43 Info: mouse_pos:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_mouse_pos --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0007_mouse_pos_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0007_mouse_pos_gen//DE1_SoC_QSYS_mouse_pos_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0007_mouse_pos_gen" {  } {  } 0 0 "2023.06.22.13:10:43 Info: mouse_pos:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_mouse_pos --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0007_mouse_pos_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0007_mouse_pos_gen//DE1_SoC_QSYS_mouse_pos_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0007_mouse_pos_gen" 0 0 "Shell" 0 -1 1687464643715 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: mouse_pos: Done RTL generation for module 'DE1_SoC_QSYS_mouse_pos'" {  } {  } 0 0 "2023.06.22.13:10:43 Info: mouse_pos: Done RTL generation for module 'DE1_SoC_QSYS_mouse_pos'" 0 0 "Shell" 0 -1 1687464643885 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: mouse_pos: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"mouse_pos\"" {  } {  } 0 0 "2023.06.22.13:10:43 Info: mouse_pos: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"mouse_pos\"" 0 0 "Shell" 0 -1 1687464643887 ""}
{ "Info" "" "" "2023.06.22.13:10:43 Info: pll: Generating simgen model" {  } {  } 0 0 "2023.06.22.13:10:43 Info: pll: Generating simgen model" 0 0 "Shell" 0 -1 1687464643911 ""}
{ "Info" "DE1_SoC_QSYS_pll.v Line: 91\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "normal"\n    Info (12134): Parameter "number_of_clocks" = "3"\n    Info (12134): Parameter "output_clock_frequency0" = "142.857142 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "142.857142 MHz"\n    Info (12134): Parameter "phase_shift1" = "-3750 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4774 megabytes\n    Info: Processing ended: Thu Jun 22 13:10:52 2023\n    Info: Elapsed time: 00:00:07\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4647 megabytes\n    Info: Processing ended: Thu Jun 22 13:10:52 2023\n    Info: Elapsed time: 00:00:08\n    Info: Total CPU time (on all processors): 00:00:01" "" "2023.06.22.13:10:54 Info: pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Thu Jun 22 13:10:44 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Thu Jun 22 13:10:45 2023\nInfo: Command: quartus_map DE1_SoC_QSYS_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys_pll.v\n    Info (12023): Found entity 1: DE1_SoC_QSYS_pll File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0008_pll_gen/DE1_SoC_QSYS_pll.v Line: 2\nInfo (12127): Elaborating entity \"DE1_SoC_QSYS_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0008_pll_gen/DE1_SoC_QSYS_pll.v Line: 91\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0008_pll_gen/DE1_SoC_QSYS_pll.v Line: 91\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0008_pll_gen" {  } {  } 0 0 "2023.06.22.13:10:54 Info: pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Thu Jun 22 13:10:44 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Thu Jun 22 13:10:45 2023\nInfo: Command: quartus_map DE1_SoC_QSYS_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys_pll.v\n    Info (12023): Found entity 1: DE1_SoC_QSYS_pll File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0008_pll_gen/DE1_SoC_QSYS_pll.v Line: 2\nInfo (12127): Elaborating entity \"DE1_SoC_QSYS_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0008_pll_gen/DE1_SoC_QSYS_pll.v Line: 91\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0008_pll_gen/DE1_SoC_QSYS_pll.v Line: 91\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0008_pll_gen" 0 0 "Shell" 0 -1 1687464654832 ""}
{ "Info" "" "" "2023.06.22.13:10:54 Info: pll: Simgen was successful" {  } {  } 0 0 "2023.06.22.13:10:54 Info: pll: Simgen was successful" 0 0 "Shell" 0 -1 1687464654833 ""}
{ "Info" "" "" "2023.06.22.13:10:54 Info: pll: \"DE1_SoC_QSYS\" instantiated altera_pll \"pll\"" {  } {  } 0 0 "2023.06.22.13:10:54 Info: pll: \"DE1_SoC_QSYS\" instantiated altera_pll \"pll\"" 0 0 "Shell" 0 -1 1687464654841 ""}
{ "Info" "" "" "2023.06.22.13:10:54 Info: sdram: Starting RTL generation for module 'DE1_SoC_QSYS_sdram'" {  } {  } 0 0 "2023.06.22.13:10:54 Info: sdram: Starting RTL generation for module 'DE1_SoC_QSYS_sdram'" 0 0 "Shell" 0 -1 1687464654846 ""}
{ "Info" "  ]" "" "2023.06.22.13:10:54 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE1_SoC_QSYS_sdram --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0009_sdram_gen//DE1_SoC_QSYS_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0009_sdram_gen" {  } {  } 0 0 "2023.06.22.13:10:54 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE1_SoC_QSYS_sdram --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0009_sdram_gen//DE1_SoC_QSYS_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0009_sdram_gen" 0 0 "Shell" 0 -1 1687464654846 ""}
{ "Info" "" "" "2023.06.22.13:10:55 Info: sdram: Done RTL generation for module 'DE1_SoC_QSYS_sdram'" {  } {  } 0 0 "2023.06.22.13:10:55 Info: sdram: Done RTL generation for module 'DE1_SoC_QSYS_sdram'" 0 0 "Shell" 0 -1 1687464655175 ""}
{ "Info" "" "" "2023.06.22.13:10:55 Info: sdram: \"DE1_SoC_QSYS\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2023.06.22.13:10:55 Info: sdram: \"DE1_SoC_QSYS\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1687464655178 ""}
{ "Info" "" "" "2023.06.22.13:10:55 Info: signal_selector: Starting RTL generation for module 'DE1_SoC_QSYS_signal_selector'" {  } {  } 0 0 "2023.06.22.13:10:55 Info: signal_selector: Starting RTL generation for module 'DE1_SoC_QSYS_signal_selector'" 0 0 "Shell" 0 -1 1687464655182 ""}
{ "Info" "  ]" "" "2023.06.22.13:10:55 Info: signal_selector:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_signal_selector --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0010_signal_selector_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0010_signal_selector_gen//DE1_SoC_QSYS_signal_selector_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0010_signal_selector_gen" {  } {  } 0 0 "2023.06.22.13:10:55 Info: signal_selector:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_signal_selector --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0010_signal_selector_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0010_signal_selector_gen//DE1_SoC_QSYS_signal_selector_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0010_signal_selector_gen" 0 0 "Shell" 0 -1 1687464655182 ""}
{ "Info" "" "" "2023.06.22.13:10:55 Info: signal_selector: Done RTL generation for module 'DE1_SoC_QSYS_signal_selector'" {  } {  } 0 0 "2023.06.22.13:10:55 Info: signal_selector: Done RTL generation for module 'DE1_SoC_QSYS_signal_selector'" 0 0 "Shell" 0 -1 1687464655356 ""}
{ "Info" "" "" "2023.06.22.13:10:55 Info: signal_selector: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"signal_selector\"" {  } {  } 0 0 "2023.06.22.13:10:55 Info: signal_selector: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"signal_selector\"" 0 0 "Shell" 0 -1 1687464655358 ""}
{ "Info" "" "" "2023.06.22.13:10:55 Info: sysid_qsys: \"DE1_SoC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2023.06.22.13:10:55 Info: sysid_qsys: \"DE1_SoC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1687464655364 ""}
{ "Info" "" "" "2023.06.22.13:10:55 Info: timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer'" {  } {  } 0 0 "2023.06.22.13:10:55 Info: timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer'" 0 0 "Shell" 0 -1 1687464655367 ""}
{ "Info" "  ]" "" "2023.06.22.13:10:55 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0012_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0012_timer_gen//DE1_SoC_QSYS_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0012_timer_gen" {  } {  } 0 0 "2023.06.22.13:10:55 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0012_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0012_timer_gen//DE1_SoC_QSYS_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0012_timer_gen" 0 0 "Shell" 0 -1 1687464655367 ""}
{ "Info" "" "" "2023.06.22.13:10:55 Info: timer: Done RTL generation for module 'DE1_SoC_QSYS_timer'" {  } {  } 0 0 "2023.06.22.13:10:55 Info: timer: Done RTL generation for module 'DE1_SoC_QSYS_timer'" 0 0 "Shell" 0 -1 1687464655570 ""}
{ "Info" "" "" "2023.06.22.13:10:55 Info: timer: \"DE1_SoC_QSYS\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2023.06.22.13:10:55 Info: timer: \"DE1_SoC_QSYS\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1687464655573 ""}
{ "Info" "" "" "2023.06.22.13:10:56 Info: vga: \"DE1_SoC_QSYS\" instantiated vga_interface \"vga\"" {  } {  } 0 0 "2023.06.22.13:10:56 Info: vga: \"DE1_SoC_QSYS\" instantiated vga_interface \"vga\"" 0 0 "Shell" 0 -1 1687464656218 ""}
{ "Info" "" "" "2023.06.22.13:11:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464662234 ""}
{ "Info" "" "" "2023.06.22.13:11:02 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:02 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464662447 ""}
{ "Info" "" "" "2023.06.22.13:11:02 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:02 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464662654 ""}
{ "Info" "" "" "2023.06.22.13:11:02 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:02 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464662861 ""}
{ "Info" "" "" "2023.06.22.13:11:03 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:03 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464663068 ""}
{ "Info" "" "" "2023.06.22.13:11:03 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:03 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464663274 ""}
{ "Info" "" "" "2023.06.22.13:11:03 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:03 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464663482 ""}
{ "Info" "" "" "2023.06.22.13:11:03 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:03 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464663702 ""}
{ "Info" "" "" "2023.06.22.13:11:03 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:03 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464663906 ""}
{ "Info" "" "" "2023.06.22.13:11:04 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:04 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464664115 ""}
{ "Info" "" "" "2023.06.22.13:11:04 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:04 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464664321 ""}
{ "Info" "" "" "2023.06.22.13:11:04 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:04 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464664526 ""}
{ "Info" "" "" "2023.06.22.13:11:04 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:04 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464664733 ""}
{ "Info" "" "" "2023.06.22.13:11:04 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:04 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464664935 ""}
{ "Info" "" "" "2023.06.22.13:11:05 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:05 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464665137 ""}
{ "Info" "" "" "2023.06.22.13:11:05 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:05 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464665351 ""}
{ "Info" "" "" "2023.06.22.13:11:05 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:05 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464665558 ""}
{ "Info" "" "" "2023.06.22.13:11:05 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:05 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464665762 ""}
{ "Info" "" "" "2023.06.22.13:11:05 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:05 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464665967 ""}
{ "Info" "" "" "2023.06.22.13:11:06 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:06 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464666173 ""}
{ "Info" "" "" "2023.06.22.13:11:06 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:06 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464666375 ""}
{ "Info" "" "" "2023.06.22.13:11:06 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:11:06 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464666581 ""}
{ "Info" "" "" "2023.06.22.13:11:11 Info: mm_interconnect_0: \"DE1_SoC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.06.22.13:11:11 Info: mm_interconnect_0: \"DE1_SoC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1687464671504 ""}
{ "Info" "" "" "2023.06.22.13:11:11 Info: irq_mapper: \"DE1_SoC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.06.22.13:11:11 Info: irq_mapper: \"DE1_SoC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1687464671509 ""}
{ "Info" "" "" "2023.06.22.13:11:11 Info: irq_synchronizer: \"DE1_SoC_QSYS\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 0 "2023.06.22.13:11:11 Info: irq_synchronizer: \"DE1_SoC_QSYS\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" 0 0 "Shell" 0 -1 1687464671511 ""}
{ "Info" "" "" "2023.06.22.13:11:11 Info: rst_controller: \"DE1_SoC_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.06.22.13:11:11 Info: rst_controller: \"DE1_SoC_QSYS\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1687464671515 ""}
{ "Info" "" "" "2023.06.22.13:11:11 Info: DATA_FREGEN: Starting RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'" {  } {  } 0 0 "2023.06.22.13:11:11 Info: DATA_FREGEN: Starting RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'" 0 0 "Shell" 0 -1 1687464671520 ""}
{ "Info" "  ]" "" "2023.06.22.13:11:11 Info: DATA_FREGEN:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_DATA_FREGEN --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0016_DATA_FREGEN_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0016_DATA_FREGEN_gen//DE1_SoC_QSYS_audio_DATA_FREGEN_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0016_DATA_FREGEN_gen" {  } {  } 0 0 "2023.06.22.13:11:11 Info: DATA_FREGEN:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_DATA_FREGEN --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0016_DATA_FREGEN_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0016_DATA_FREGEN_gen//DE1_SoC_QSYS_audio_DATA_FREGEN_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0016_DATA_FREGEN_gen" 0 0 "Shell" 0 -1 1687464671520 ""}
{ "Info" "" "" "2023.06.22.13:11:11 Info: DATA_FREGEN: Done RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'" {  } {  } 0 0 "2023.06.22.13:11:11 Info: DATA_FREGEN: Done RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'" 0 0 "Shell" 0 -1 1687464671693 ""}
{ "Info" "" "" "2023.06.22.13:11:11 Info: DATA_FREGEN: \"audio\" instantiated altera_avalon_pio \"DATA_FREGEN\"" {  } {  } 0 0 "2023.06.22.13:11:11 Info: DATA_FREGEN: \"audio\" instantiated altera_avalon_pio \"DATA_FREGEN\"" 0 0 "Shell" 0 -1 1687464671696 ""}
{ "Info" "" "" "2023.06.22.13:11:11 Info: EMPTY: Starting RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'" {  } {  } 0 0 "2023.06.22.13:11:11 Info: EMPTY: Starting RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'" 0 0 "Shell" 0 -1 1687464671699 ""}
{ "Info" "  ]" "" "2023.06.22.13:11:11 Info: EMPTY:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_EMPTY --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0017_EMPTY_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0017_EMPTY_gen//DE1_SoC_QSYS_audio_EMPTY_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0017_EMPTY_gen" {  } {  } 0 0 "2023.06.22.13:11:11 Info: EMPTY:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_EMPTY --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0017_EMPTY_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0017_EMPTY_gen//DE1_SoC_QSYS_audio_EMPTY_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0017_EMPTY_gen" 0 0 "Shell" 0 -1 1687464671699 ""}
{ "Info" "" "" "2023.06.22.13:11:11 Info: EMPTY: Done RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'" {  } {  } 0 0 "2023.06.22.13:11:11 Info: EMPTY: Done RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'" 0 0 "Shell" 0 -1 1687464671870 ""}
{ "Info" "" "" "2023.06.22.13:11:11 Info: EMPTY: \"audio\" instantiated altera_avalon_pio \"EMPTY\"" {  } {  } 0 0 "2023.06.22.13:11:11 Info: EMPTY: \"audio\" instantiated altera_avalon_pio \"EMPTY\"" 0 0 "Shell" 0 -1 1687464671872 ""}
{ "Info" "" "" "2023.06.22.13:11:11 Info: OUT_PAUSE: Starting RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'" {  } {  } 0 0 "2023.06.22.13:11:11 Info: OUT_PAUSE: Starting RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'" 0 0 "Shell" 0 -1 1687464671876 ""}
{ "Info" "  ]" "" "2023.06.22.13:11:11 Info: OUT_PAUSE:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_OUT_PAUSE --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0018_OUT_PAUSE_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0018_OUT_PAUSE_gen//DE1_SoC_QSYS_audio_OUT_PAUSE_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0018_OUT_PAUSE_gen" {  } {  } 0 0 "2023.06.22.13:11:11 Info: OUT_PAUSE:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_OUT_PAUSE --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0018_OUT_PAUSE_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0018_OUT_PAUSE_gen//DE1_SoC_QSYS_audio_OUT_PAUSE_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0018_OUT_PAUSE_gen" 0 0 "Shell" 0 -1 1687464671876 ""}
{ "Info" "" "" "2023.06.22.13:11:12 Info: OUT_PAUSE: Done RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'" {  } {  } 0 0 "2023.06.22.13:11:12 Info: OUT_PAUSE: Done RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'" 0 0 "Shell" 0 -1 1687464672046 ""}
{ "Info" "" "" "2023.06.22.13:11:12 Info: OUT_PAUSE: \"audio\" instantiated altera_avalon_pio \"OUT_PAUSE\"" {  } {  } 0 0 "2023.06.22.13:11:12 Info: OUT_PAUSE: \"audio\" instantiated altera_avalon_pio \"OUT_PAUSE\"" 0 0 "Shell" 0 -1 1687464672048 ""}
{ "Info" "" "" "2023.06.22.13:11:12 Info: fifo_used: Starting RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'" {  } {  } 0 0 "2023.06.22.13:11:12 Info: fifo_used: Starting RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'" 0 0 "Shell" 0 -1 1687464672052 ""}
{ "Info" "  ]" "" "2023.06.22.13:11:12 Info: fifo_used:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_fifo_used --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0019_fifo_used_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0019_fifo_used_gen//DE1_SoC_QSYS_audio_fifo_used_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0019_fifo_used_gen" {  } {  } 0 0 "2023.06.22.13:11:12 Info: fifo_used:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_fifo_used --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0019_fifo_used_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0019_fifo_used_gen//DE1_SoC_QSYS_audio_fifo_used_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0019_fifo_used_gen" 0 0 "Shell" 0 -1 1687464672052 ""}
{ "Info" "" "" "2023.06.22.13:11:12 Info: fifo_used: Done RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'" {  } {  } 0 0 "2023.06.22.13:11:12 Info: fifo_used: Done RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'" 0 0 "Shell" 0 -1 1687464672223 ""}
{ "Info" "" "" "2023.06.22.13:11:12 Info: fifo_used: \"audio\" instantiated altera_avalon_pio \"fifo_used\"" {  } {  } 0 0 "2023.06.22.13:11:12 Info: fifo_used: \"audio\" instantiated altera_avalon_pio \"fifo_used\"" 0 0 "Shell" 0 -1 1687464672226 ""}
{ "Info" "" "" "2023.06.22.13:11:12 Info: cpu: Starting RTL generation for module 'DE1_SoC_QSYS_cpu_cpu'" {  } {  } 0 0 "2023.06.22.13:11:12 Info: cpu: Starting RTL generation for module 'DE1_SoC_QSYS_cpu_cpu'" 0 0 "Shell" 0 -1 1687464672235 ""}
{ "Info" "  ]" "" "2023.06.22.13:11:12 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE1_SoC_QSYS_cpu_cpu --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0020_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0020_cpu_gen//DE1_SoC_QSYS_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0020_cpu_gen" {  } {  } 0 0 "2023.06.22.13:11:12 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE1_SoC_QSYS_cpu_cpu --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0020_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0020_cpu_gen//DE1_SoC_QSYS_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0020_cpu_gen" 0 0 "Shell" 0 -1 1687464672236 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:12 (*) Starting Nios II generation" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:12 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1687464688742 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:12 (*)   Checking for plaintext license." {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:12 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1687464688742 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64" 0 0 "Shell" 0 -1 1687464688743 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1687464688743 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1687464688743 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Plaintext license not found." {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1687464688743 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1687464688743 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64" 0 0 "Shell" 0 -1 1687464688743 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1687464688743 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1687464688743 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1687464688743 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1687464688744 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Creating all objects for CPU" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1687464688744 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)     Testbench" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)     Testbench" 0 0 "Shell" 0 -1 1687464688744 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)     Instruction decoding" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1687464688744 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)       Instruction fields" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)       Instruction fields" 0 0 "Shell" 0 -1 1687464688744 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)       Instruction decodes" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1687464688744 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:14 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:14 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1687464688744 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:14 (*)       Instruction controls" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:14 (*)       Instruction controls" 0 0 "Shell" 0 -1 1687464688745 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:14 (*)     Pipeline frontend" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:14 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1687464688745 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:14 (*)     Pipeline backend" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:14 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1687464688745 ""}
{ "Info" "DE1_SoC_QSYS_cpu_cpu_nios2_waves.do'" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:15 (*)   Creating 'C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0020_cpu_gen/" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:15 (*)   Creating 'C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0020_cpu_gen/" 0 0 "Shell" 0 -1 1687464688745 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:15 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:15 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1687464688745 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:16 (*)   Creating encrypted RTL" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:16 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1687464688745 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:16 (*)   Creating IP functional simulation model" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:16 (*)   Creating IP functional simulation model" 0 0 "Shell" 0 -1 1687464688746 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:28 (*) Done Nios II generation" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:28 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1687464688746 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: Done RTL generation for module 'DE1_SoC_QSYS_cpu_cpu'" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: Done RTL generation for module 'DE1_SoC_QSYS_cpu_cpu'" 0 0 "Shell" 0 -1 1687464688746 ""}
{ "Info" "" "" "2023.06.22.13:11:28 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2023.06.22.13:11:28 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1687464688779 ""}
{ "Info" "" "" "2023.06.22.13:11:31 Info: alt_vip_itc_0: \"vga\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2023.06.22.13:11:31 Info: alt_vip_itc_0: \"vga\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1687464691268 ""}
{ "Info" "" "" "2023.06.22.13:11:33 Info: alt_vip_vfr_0: Generating Verilog simulation model" {  } {  } 0 0 "2023.06.22.13:11:33 Info: alt_vip_vfr_0: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1687464693735 ""}
{ "Warning" "" "" "2023.06.22.13:11:43 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1687464703973 ""}
{ "Warning" "alt_vipvfr131_prc_read_master.v Line: 47" "" "2023.06.22.13:11:43 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703973 ""}
{ "Warning" "alt_vipvfr131_prc.v Line: 142" "" "2023.06.22.13:11:43 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703973 ""}
{ "Warning" "alt_vipvfr131_prc.v Line: 143" "" "2023.06.22.13:11:43 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703973 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178" "" "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703973 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 181" "" "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703973 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 261" "" "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 262" "" "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 179" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 180" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 182" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 183" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 184" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 185" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 186" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 187" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 189" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 193" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 194" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 195" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 197" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 212" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 214" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 215" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 217" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 239" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 260" "" "2023.06.22.13:11:43 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 424" "" "2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703976 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 425" "" "2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703976 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 437" "" "2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703976 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641" "" "2023.06.22.13:11:43 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703976 ""}
{ "Warning" "alt_vipvfr131_common_general_fifo.vhd Line: 230" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703976 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd Line: 129" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703976 ""}
{ "Warning" "alt_vipvfr131_common_general_fifo.vhd Line: 264" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703976 ""}
{ "Warning" "alt_vipvfr131_common_gray_clock_crosser.vhd Line: 70" "" "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703976 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd Line: 129" "" "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703976 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 86" "" "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703977 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 86" "" "2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703977 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 98" "" "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703977 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 102" "" "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703977 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 102" "" "2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703977 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 131" "" "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703977 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 45" "" "2023.06.22.13:11:43 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703977 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 72" "" "2023.06.22.13:11:43 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703977 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 45" "" "2023.06.22.13:11:43 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703978 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 72" "" "2023.06.22.13:11:43 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703978 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 62" "" "2023.06.22.13:11:43 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703978 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 82" "" "2023.06.22.13:11:43 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703978 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2023.06.22.13:11:43 Warning: Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703978 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2023.06.22.13:11:43 Warning: Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703978 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2023.06.22.13:11:43 Warning: Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703978 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2023.06.22.13:11:43 Warning: Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703979 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2023.06.22.13:11:43 Warning: Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703979 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2023.06.22.13:11:43 Warning: Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" {  } {  } 0 0 "2023.06.22.13:11:43 Warning: Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap" 0 0 "Shell" 0 -1 1687464703979 ""}
{ "Info" "" "" "2023.06.22.13:11:44 Info: alt_vip_vfr_0: Generated simulation model DE1_SoC_QSYS_vga_alt_vip_vfr_0.vo" {  } {  } 0 0 "2023.06.22.13:11:44 Info: alt_vip_vfr_0: Generated simulation model DE1_SoC_QSYS_vga_alt_vip_vfr_0.vo" 0 0 "Shell" 0 -1 1687464704004 ""}
{ "Info" "" "" "2023.06.22.13:11:44 Info: alt_vip_vfr_0: \"vga\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" {  } {  } 0 0 "2023.06.22.13:11:44 Info: alt_vip_vfr_0: \"vga\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" 0 0 "Shell" 0 -1 1687464704016 ""}
{ "Info" "" "" "2023.06.22.13:11:44 Info: vga_clk: Generating simgen model" {  } {  } 0 0 "2023.06.22.13:11:44 Info: vga_clk: Generating simgen model" 0 0 "Shell" 0 -1 1687464704041 ""}
{ "Info" "DE1_SoC_QSYS_vga_vga_clk.v Line: 85\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "1"\n    Info (12134): Parameter "output_clock_frequency0" = "40.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4775 megabytes\n    Info: Processing ended: Thu Jun 22 13:11:53 2023\n    Info: Elapsed time: 00:00:08\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4647 megabytes\n    Info: Processing ended: Thu Jun 22 13:11:53 2023\n    Info: Elapsed time: 00:00:08\n    Info: Total CPU time (on all processors): 00:00:01" "" "2023.06.22.13:11:55 Info: vga_clk: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Thu Jun 22 13:11:45 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Thu Jun 22 13:11:45 2023\nInfo: Command: quartus_map DE1_SoC_QSYS_vga_vga_clk.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys_vga_vga_clk.v\n    Info (12023): Found entity 1: DE1_SoC_QSYS_vga_vga_clk File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0028_vga_clk_gen/DE1_SoC_QSYS_vga_vga_clk.v Line: 2\nInfo (12127): Elaborating entity \"DE1_SoC_QSYS_vga_vga_clk\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0028_vga_clk_gen/DE1_SoC_QSYS_vga_vga_clk.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0028_vga_clk_gen/DE1_SoC_QSYS_vga_vga_clk.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0028_vga_clk_gen" {  } {  } 0 0 "2023.06.22.13:11:55 Info: vga_clk: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Thu Jun 22 13:11:45 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Thu Jun 22 13:11:45 2023\nInfo: Command: quartus_map DE1_SoC_QSYS_vga_vga_clk.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys_vga_vga_clk.v\n    Info (12023): Found entity 1: DE1_SoC_QSYS_vga_vga_clk File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0028_vga_clk_gen/DE1_SoC_QSYS_vga_vga_clk.v Line: 2\nInfo (12127): Elaborating entity \"DE1_SoC_QSYS_vga_vga_clk\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0028_vga_clk_gen/DE1_SoC_QSYS_vga_vga_clk.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0028_vga_clk_gen/DE1_SoC_QSYS_vga_vga_clk.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0028_vga_clk_gen" 0 0 "Shell" 0 -1 1687464715034 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: vga_clk: Simgen was successful" {  } {  } 0 0 "2023.06.22.13:11:55 Info: vga_clk: Simgen was successful" 0 0 "Shell" 0 -1 1687464715035 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: vga_clk: \"vga\" instantiated altera_pll \"vga_clk\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: vga_clk: \"vga\" instantiated altera_pll \"vga_clk\"" 0 0 "Shell" 0 -1 1687464715044 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" 0 0 "Shell" 0 -1 1687464715046 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1687464715048 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" 0 0 "Shell" 0 -1 1687464715049 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1687464715051 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1687464715053 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1687464715062 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1687464715069 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1687464715076 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1687464715083 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1687464715090 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" 0 0 "Shell" 0 -1 1687464715097 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" 0 0 "Shell" 0 -1 1687464715100 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" {  } {  } 0 0 "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" 0 0 "Shell" 0 -1 1687464715101 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1687464715109 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" {  } {  } 0 0 "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" 0 0 "Shell" 0 -1 1687464715113 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1687464715116 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1687464715119 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1687464715123 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1687464715134 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" 0 0 "Shell" 0 -1 1687464715145 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" {  } {  } 0 0 "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" 0 0 "Shell" 0 -1 1687464715147 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: cmd_mux_010: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_010\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: cmd_mux_010: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_010\"" 0 0 "Shell" 0 -1 1687464715155 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" {  } {  } 0 0 "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" 0 0 "Shell" 0 -1 1687464715156 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1687464715161 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: rsp_demux_010: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_010\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: rsp_demux_010: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_010\"" 0 0 "Shell" 0 -1 1687464715167 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: rsp_demux_015: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_015\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: rsp_demux_015: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_015\"" 0 0 "Shell" 0 -1 1687464715171 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: rsp_demux_016: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_016\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: rsp_demux_016: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_016\"" 0 0 "Shell" 0 -1 1687464715175 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1687464715185 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" {  } {  } 0 0 "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" 0 0 "Shell" 0 -1 1687464715186 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1687464715193 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" {  } {  } 0 0 "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" 0 0 "Shell" 0 -1 1687464715195 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1687464715202 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" {  } {  } 0 0 "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" 0 0 "Shell" 0 -1 1687464715202 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1687464715205 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" {  } {  } 0 0 "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" 0 0 "Shell" 0 -1 1687464715206 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" {  } {  } 0 0 "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" 0 0 "Shell" 0 -1 1687464715206 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1687464715211 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" {  } {  } 0 0 "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" 0 0 "Shell" 0 -1 1687464715213 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: limiter_pipeline: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: limiter_pipeline: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\"" 0 0 "Shell" 0 -1 1687464715215 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" {  } {  } 0 0 "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" 0 0 "Shell" 0 -1 1687464715215 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" {  } {  } 0 0 "2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules" 0 0 "Shell" 0 -1 1687464715216 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1687464715595 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: avalon_st_adapter_010: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_010\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: avalon_st_adapter_010: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_010\"" 0 0 "Shell" 0 -1 1687464715972 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1687464715976 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: error_adapter_0: \"avalon_st_adapter_010\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.06.22.13:11:55 Info: error_adapter_0: \"avalon_st_adapter_010\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1687464715979 ""}
{ "Info" "" "" "2023.06.22.13:11:55 Info: DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 61 modules, 116 files" {  } {  } 0 0 "2023.06.22.13:11:55 Info: DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 61 modules, 116 files" 0 0 "Shell" 0 -1 1687464715980 ""}
{ "Info" "" "" "2023.06.22.13:11:56 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.06.22.13:11:56 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1687464716003 ""}
{ "Info" "" "" "2023.06.22.13:11:56 Info: Finished: Create simulation model" {  } {  } 0 0 "2023.06.22.13:11:56 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1687464716004 ""}
{ "Info" "" "" "2023.06.22.13:11:56 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2023.06.22.13:11:56 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1687464716004 ""}
{ "Info" " --use-relative-paths=true" "" "2023.06.22.13:11:56 Info: sim-script-gen --spd=C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS\\DE1_SoC_QSYS.spd --output-directory=C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2023.06.22.13:11:56 Info: sim-script-gen --spd=C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS\\DE1_SoC_QSYS.spd --output-directory=C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1687464716004 ""}
{ "Info" " --use-relative-paths=true" "" "2023.06.22.13:11:56 Info: Doing: ip-make-simscript --spd=C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS\\DE1_SoC_QSYS.spd --output-directory=C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2023.06.22.13:11:56 Info: Doing: ip-make-simscript --spd=C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS\\DE1_SoC_QSYS.spd --output-directory=C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1687464716007 ""}
{ "Info" " directory:" "" "2023.06.22.13:11:56 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2023.06.22.13:11:56 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1687464716615 ""}
{ "Info" "msim_setup.tcl" "" "2023.06.22.13:11:56 Info:     mentor" {  } {  } 0 0 "2023.06.22.13:11:56 Info:     mentor" 0 0 "Shell" 0 -1 1687464716616 ""}
{ "Info" " directory:" "" "2023.06.22.13:11:56 Info: Generating the following file(s) for VCS simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2023.06.22.13:11:56 Info: Generating the following file(s) for VCS simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1687464716620 ""}
{ "Info" "vcs_setup.sh" "" "2023.06.22.13:11:56 Info:     synopsys/vcs" {  } {  } 0 0 "2023.06.22.13:11:56 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1687464716622 ""}
{ "Info" " directory:" "" "2023.06.22.13:11:56 Info: Generating the following file(s) for VCSMX simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2023.06.22.13:11:56 Info: Generating the following file(s) for VCSMX simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1687464716628 ""}
{ "Info" "synopsys_sim.setup" "" "2023.06.22.13:11:56 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.06.22.13:11:56 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1687464716630 ""}
{ "Info" "vcsmx_setup.sh" "" "2023.06.22.13:11:56 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.06.22.13:11:56 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1687464716631 ""}
{ "Info" " directory:" "" "2023.06.22.13:11:56 Info: Generating the following file(s) for NCSIM simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2023.06.22.13:11:56 Info: Generating the following file(s) for NCSIM simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1687464716640 ""}
{ "Info" "cds.lib" "" "2023.06.22.13:11:56 Info:     cadence" {  } {  } 0 0 "2023.06.22.13:11:56 Info:     cadence" 0 0 "Shell" 0 -1 1687464716640 ""}
{ "Info" "hdl.var" "" "2023.06.22.13:11:56 Info:     cadence" {  } {  } 0 0 "2023.06.22.13:11:56 Info:     cadence" 0 0 "Shell" 0 -1 1687464716663 ""}
{ "Info" "ncsim_setup.sh" "" "2023.06.22.13:11:56 Info:     cadence" {  } {  } 0 0 "2023.06.22.13:11:56 Info:     cadence" 0 0 "Shell" 0 -1 1687464716663 ""}
{ "Info" " directory" "" "2023.06.22.13:11:56 Info:     58 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2023.06.22.13:11:56 Info:     58 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1687464716663 ""}
{ "Info" " directory:" "" "2023.06.22.13:11:56 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2023.06.22.13:11:56 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1687464716667 ""}
{ "Info" "rivierapro_setup.tcl" "" "2023.06.22.13:11:56 Info:     aldec" {  } {  } 0 0 "2023.06.22.13:11:56 Info:     aldec" 0 0 "Shell" 0 -1 1687464716667 ""}
{ "Info" "." "" "2023.06.22.13:11:56 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" {  } {  } 0 0 "2023.06.22.13:11:56 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation" 0 0 "Shell" 0 -1 1687464716667 ""}
{ "Info" "" "" "2023.06.22.13:11:56 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2023.06.22.13:11:56 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1687464716667 ""}
{ "Info" "" "" "2023.06.22.13:11:56 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2023.06.22.13:11:56 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1687464716667 ""}
{ "Info" "" "" "2023.06.22.13:11:56 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.06.22.13:11:56 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1687464716667 ""}
{ "Info" "" "" "2023.06.22.13:11:56 Info: qsys-generate C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS.qsys --block-symbol-file --output-directory=C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.06.22.13:11:56 Info: qsys-generate C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS.qsys --block-symbol-file --output-directory=C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1687464716668 ""}
{ "Info" "DE1_SoC_QSYS.qsys" "" "2023.06.22.13:11:56 Info: Loading rtl" {  } {  } 0 0 "2023.06.22.13:11:56 Info: Loading rtl" 0 0 "Shell" 0 -1 1687464716669 ""}
{ "Info" "" "" "2023.06.22.13:11:56 Info: Reading input file" {  } {  } 0 0 "2023.06.22.13:11:56 Info: Reading input file" 0 0 "Shell" 0 -1 1687464716849 ""}
{ "Info" "" "" "2023.06.22.13:11:56 Info: Adding audio \[audio2fifo 1.0\]" {  } {  } 0 0 "2023.06.22.13:11:56 Info: Adding audio \[audio2fifo 1.0\]" 0 0 "Shell" 0 -1 1687464716850 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module audio" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module audio" 0 0 "Shell" 0 -1 1687464717053 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding audio_sel \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding audio_sel \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464717053 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module audio_sel" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module audio_sel" 0 0 "Shell" 0 -1 1687464717053 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding clk_25_in \[altera_clock_bridge 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding clk_25_in \[altera_clock_bridge 16.1\]" 0 0 "Shell" 0 -1 1687464717053 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module clk_25_in" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module clk_25_in" 0 0 "Shell" 0 -1 1687464717053 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding clk_50 \[clock_source 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding clk_50 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1687464717053 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module clk_50" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1687464717053 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding cpu \[altera_nios2_gen2 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding cpu \[altera_nios2_gen2 16.1\]" 0 0 "Shell" 0 -1 1687464717053 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module cpu" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1687464717054 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding div_freq \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding div_freq \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464717054 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module div_freq" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module div_freq" 0 0 "Shell" 0 -1 1687464717054 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1687464717054 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1687464717055 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding key \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding key \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464717055 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module key" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module key" 0 0 "Shell" 0 -1 1687464717055 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding keyboard_keys \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding keyboard_keys \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464717055 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module keyboard_keys" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module keyboard_keys" 0 0 "Shell" 0 -1 1687464717055 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding modulation_selector \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding modulation_selector \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464717055 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module modulation_selector" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module modulation_selector" 0 0 "Shell" 0 -1 1687464717055 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding mouse_pos \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding mouse_pos \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464717055 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module mouse_pos" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module mouse_pos" 0 0 "Shell" 0 -1 1687464717055 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding pll \[altera_pll 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding pll \[altera_pll 16.1\]" 0 0 "Shell" 0 -1 1687464717055 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module pll" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module pll" 0 0 "Shell" 0 -1 1687464717056 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" 0 0 "Shell" 0 -1 1687464717056 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module sdram" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1687464717057 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding signal_selector \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding signal_selector \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464717057 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module signal_selector" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module signal_selector" 0 0 "Shell" 0 -1 1687464717057 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1687464717057 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1687464717057 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding timer \[altera_avalon_timer 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding timer \[altera_avalon_timer 16.1\]" 0 0 "Shell" 0 -1 1687464717057 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module timer" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1687464717057 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding vga \[vga_interface 1.0\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding vga \[vga_interface 1.0\]" 0 0 "Shell" 0 -1 1687464717057 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module vga" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module vga" 0 0 "Shell" 0 -1 1687464717374 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Adding vga_clk_bridge_out \[altera_clock_bridge 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Adding vga_clk_bridge_out \[altera_clock_bridge 16.1\]" 0 0 "Shell" 0 -1 1687464717374 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing module vga_clk_bridge_out" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing module vga_clk_bridge_out" 0 0 "Shell" 0 -1 1687464717374 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Building connections" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Building connections" 0 0 "Shell" 0 -1 1687464717375 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Parameterizing connections" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1687464717376 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Validating" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Validating" 0 0 "Shell" 0 -1 1687464717376 ""}
{ "Info" "" "" "2023.06.22.13:11:57 Info: Done reading input file" {  } {  } 0 0 "2023.06.22.13:11:57 Info: Done reading input file" 0 0 "Shell" 0 -1 1687464717962 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464719109 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464719109 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464719109 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1687464719109 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464719109 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464719110 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1687464719110 ""}
{ "Warning" "" "" "2023.06.22.13:11:59 Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 0 "2023.06.22.13:11:59 Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" 0 0 "Shell" 0 -1 1687464719110 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1687464719110 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1687464719110 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1687464719110 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2023.06.22.13:11:59 Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2023.06.22.13:11:59 Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1687464719111 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1687464719112 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings" {  } {  } 0 0 "2023.06.22.13:11:59 Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1687464719112 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.06.22.13:11:59 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1687464719373 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1687464719373 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info:" {  } {  } 0 0 "2023.06.22.13:11:59 Info:" 0 0 "Shell" 0 -1 1687464719373 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1687464719374 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: qsys-generate C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS.qsys --synthesis=VERILOG --output-directory=C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.06.22.13:11:59 Info: qsys-generate C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS.qsys --synthesis=VERILOG --output-directory=C:\\Users\\xiech\\Github\\CPEN_311_Lab_5\\rtl\\DE1_SoC_QSYS\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1687464719374 ""}
{ "Info" "DE1_SoC_QSYS.qsys" "" "2023.06.22.13:11:59 Info: Loading rtl" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Loading rtl" 0 0 "Shell" 0 -1 1687464719376 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Reading input file" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Reading input file" 0 0 "Shell" 0 -1 1687464719560 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding audio \[audio2fifo 1.0\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding audio \[audio2fifo 1.0\]" 0 0 "Shell" 0 -1 1687464719562 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module audio" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module audio" 0 0 "Shell" 0 -1 1687464719767 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding audio_sel \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding audio_sel \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464719767 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module audio_sel" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module audio_sel" 0 0 "Shell" 0 -1 1687464719767 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding clk_25_in \[altera_clock_bridge 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding clk_25_in \[altera_clock_bridge 16.1\]" 0 0 "Shell" 0 -1 1687464719767 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module clk_25_in" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module clk_25_in" 0 0 "Shell" 0 -1 1687464719767 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding clk_50 \[clock_source 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding clk_50 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1687464719767 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module clk_50" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1687464719767 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding cpu \[altera_nios2_gen2 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding cpu \[altera_nios2_gen2 16.1\]" 0 0 "Shell" 0 -1 1687464719767 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module cpu" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1687464719768 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding div_freq \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding div_freq \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464719768 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module div_freq" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module div_freq" 0 0 "Shell" 0 -1 1687464719768 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1687464719768 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1687464719768 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding key \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding key \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464719769 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module key" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module key" 0 0 "Shell" 0 -1 1687464719769 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding keyboard_keys \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding keyboard_keys \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464719769 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module keyboard_keys" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module keyboard_keys" 0 0 "Shell" 0 -1 1687464719769 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding modulation_selector \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding modulation_selector \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464719769 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module modulation_selector" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module modulation_selector" 0 0 "Shell" 0 -1 1687464719769 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding mouse_pos \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding mouse_pos \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464719769 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module mouse_pos" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module mouse_pos" 0 0 "Shell" 0 -1 1687464719769 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding pll \[altera_pll 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding pll \[altera_pll 16.1\]" 0 0 "Shell" 0 -1 1687464719769 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module pll" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module pll" 0 0 "Shell" 0 -1 1687464719769 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" 0 0 "Shell" 0 -1 1687464719770 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module sdram" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1687464719770 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding signal_selector \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding signal_selector \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1687464719770 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module signal_selector" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module signal_selector" 0 0 "Shell" 0 -1 1687464719770 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1687464719770 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1687464719771 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding timer \[altera_avalon_timer 16.1\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding timer \[altera_avalon_timer 16.1\]" 0 0 "Shell" 0 -1 1687464719771 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Parameterizing module timer" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1687464719771 ""}
{ "Info" "" "" "2023.06.22.13:11:59 Info: Adding vga \[vga_interface 1.0\]" {  } {  } 0 0 "2023.06.22.13:11:59 Info: Adding vga \[vga_interface 1.0\]" 0 0 "Shell" 0 -1 1687464719771 ""}
{ "Info" "" "" "2023.06.22.13:12:00 Info: Parameterizing module vga" {  } {  } 0 0 "2023.06.22.13:12:00 Info: Parameterizing module vga" 0 0 "Shell" 0 -1 1687464720090 ""}
{ "Info" "" "" "2023.06.22.13:12:00 Info: Adding vga_clk_bridge_out \[altera_clock_bridge 16.1\]" {  } {  } 0 0 "2023.06.22.13:12:00 Info: Adding vga_clk_bridge_out \[altera_clock_bridge 16.1\]" 0 0 "Shell" 0 -1 1687464720090 ""}
{ "Info" "" "" "2023.06.22.13:12:00 Info: Parameterizing module vga_clk_bridge_out" {  } {  } 0 0 "2023.06.22.13:12:00 Info: Parameterizing module vga_clk_bridge_out" 0 0 "Shell" 0 -1 1687464720091 ""}
{ "Info" "" "" "2023.06.22.13:12:00 Info: Building connections" {  } {  } 0 0 "2023.06.22.13:12:00 Info: Building connections" 0 0 "Shell" 0 -1 1687464720091 ""}
{ "Info" "" "" "2023.06.22.13:12:00 Info: Parameterizing connections" {  } {  } 0 0 "2023.06.22.13:12:00 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1687464720092 ""}
{ "Info" "" "" "2023.06.22.13:12:00 Info: Validating" {  } {  } 0 0 "2023.06.22.13:12:00 Info: Validating" 0 0 "Shell" 0 -1 1687464720092 ""}
{ "Info" "" "" "2023.06.22.13:12:00 Info: Done reading input file" {  } {  } 0 0 "2023.06.22.13:12:00 Info: Done reading input file" 0 0 "Shell" 0 -1 1687464720677 ""}
{ "Info" "" "" "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464721814 ""}
{ "Info" "" "" "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464721814 ""}
{ "Info" "" "" "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464721814 ""}
{ "Info" "" "" "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1687464721814 ""}
{ "Info" "" "" "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464721814 ""}
{ "Info" "" "" "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1687464721814 ""}
{ "Info" "" "" "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1687464721814 ""}
{ "Warning" "" "" "2023.06.22.13:12:01 Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 0 "2023.06.22.13:12:01 Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings" 0 0 "Shell" 0 -1 1687464721814 ""}
{ "Info" "" "" "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.\n2023.06.22.13:12:01 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.\n2023.06.22.13:12:01 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1687464721814 ""}
{ "Info" "" "" "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1687464721814 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2023.06.22.13:12:01 Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2023.06.22.13:12:01 Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1687464721818 ""}
{ "Info" "" "" "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz\n2023.06.22.13:12:01 Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings" {  } {  } 0 0 "2023.06.22.13:12:01 Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz\n2023.06.22.13:12:01 Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1687464721818 ""}
{ "Info" "" "" "2023.06.22.13:12:02 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for QUARTUS_SYNTH" {  } {  } 0 0 "2023.06.22.13:12:02 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1687464722226 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" 0 0 "Shell" 0 -1 1687464724205 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" 0 0 "Shell" 0 -1 1687464724207 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" 0 0 "Shell" 0 -1 1687464724210 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" 0 0 "Shell" 0 -1 1687464724213 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0" 0 0 "Shell" 0 -1 1687464724215 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0" 0 0 "Shell" 0 -1 1687464724218 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0" 0 0 "Shell" 0 -1 1687464724220 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0" 0 0 "Shell" 0 -1 1687464724222 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0" 0 0 "Shell" 0 -1 1687464724225 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0" 0 0 "Shell" 0 -1 1687464724229 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src19 and cmd_mux_019.sink0" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src19 and cmd_mux_019.sink0" 0 0 "Shell" 0 -1 1687464724233 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src20 and cmd_mux_020.sink0" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src20 and cmd_mux_020.sink0" 0 0 "Shell" 0 -1 1687464724236 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src21 and cmd_mux_021.sink0" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src21 and cmd_mux_021.sink0" 0 0 "Shell" 0 -1 1687464724239 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_010.sink1" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_010.sink1" 0 0 "Shell" 0 -1 1687464724242 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" 0 0 "Shell" 0 -1 1687464724244 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" 0 0 "Shell" 0 -1 1687464724266 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" 0 0 "Shell" 0 -1 1687464724269 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" 0 0 "Shell" 0 -1 1687464724272 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7" 0 0 "Shell" 0 -1 1687464724274 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8" 0 0 "Shell" 0 -1 1687464724277 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9" 0 0 "Shell" 0 -1 1687464724279 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10" 0 0 "Shell" 0 -1 1687464724281 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_001.sink1" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_001.sink1" 0 0 "Shell" 0 -1 1687464724284 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15" 0 0 "Shell" 0 -1 1687464724287 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16" 0 0 "Shell" 0 -1 1687464724291 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_019.src0 and rsp_mux.sink19" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_019.src0 and rsp_mux.sink19" 0 0 "Shell" 0 -1 1687464724295 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_020.src0 and rsp_mux.sink20" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_020.src0 and rsp_mux.sink20" 0 0 "Shell" 0 -1 1687464724299 ""}
{ "Info" "" "" "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_021.src0 and rsp_mux.sink21" {  } {  } 0 0 "2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_021.src0 and rsp_mux.sink21" 0 0 "Shell" 0 -1 1687464724302 ""}
{ "Info" "" "" "2023.06.22.13:12:09 Info: audio: \"DE1_SoC_QSYS\" instantiated audio2fifo \"audio\"" {  } {  } 0 0 "2023.06.22.13:12:09 Info: audio: \"DE1_SoC_QSYS\" instantiated audio2fifo \"audio\"" 0 0 "Shell" 0 -1 1687464729126 ""}
{ "Info" "" "" "2023.06.22.13:12:09 Info: audio_sel: Starting RTL generation for module 'DE1_SoC_QSYS_audio_sel'" {  } {  } 0 0 "2023.06.22.13:12:09 Info: audio_sel: Starting RTL generation for module 'DE1_SoC_QSYS_audio_sel'" 0 0 "Shell" 0 -1 1687464729131 ""}
{ "Info" "DE1_SoC_QSYS_audio_sel_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:09 Info: audio_sel:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_sel --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0061_audio_sel_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0061_audio_sel_gen/" {  } {  } 0 0 "2023.06.22.13:12:09 Info: audio_sel:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_sel --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0061_audio_sel_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0061_audio_sel_gen/" 0 0 "Shell" 0 -1 1687464729131 ""}
{ "Info" "" "" "2023.06.22.13:12:09 Info: audio_sel: Done RTL generation for module 'DE1_SoC_QSYS_audio_sel'" {  } {  } 0 0 "2023.06.22.13:12:09 Info: audio_sel: Done RTL generation for module 'DE1_SoC_QSYS_audio_sel'" 0 0 "Shell" 0 -1 1687464729352 ""}
{ "Info" "" "" "2023.06.22.13:12:09 Info: audio_sel: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"audio_sel\"" {  } {  } 0 0 "2023.06.22.13:12:09 Info: audio_sel: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"audio_sel\"" 0 0 "Shell" 0 -1 1687464729355 ""}
{ "Info" "" "" "2023.06.22.13:12:09 Info: cpu: \"DE1_SoC_QSYS\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 0 "2023.06.22.13:12:09 Info: cpu: \"DE1_SoC_QSYS\" instantiated altera_nios2_gen2 \"cpu\"" 0 0 "Shell" 0 -1 1687464729738 ""}
{ "Info" "" "" "2023.06.22.13:12:09 Info: div_freq: Starting RTL generation for module 'DE1_SoC_QSYS_div_freq'" {  } {  } 0 0 "2023.06.22.13:12:09 Info: div_freq: Starting RTL generation for module 'DE1_SoC_QSYS_div_freq'" 0 0 "Shell" 0 -1 1687464729742 ""}
{ "Info" "DE1_SoC_QSYS_div_freq_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:09 Info: div_freq:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_div_freq --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0062_div_freq_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0062_div_freq_gen/" {  } {  } 0 0 "2023.06.22.13:12:09 Info: div_freq:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_div_freq --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0062_div_freq_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0062_div_freq_gen/" 0 0 "Shell" 0 -1 1687464729742 ""}
{ "Info" "" "" "2023.06.22.13:12:09 Info: div_freq: Done RTL generation for module 'DE1_SoC_QSYS_div_freq'" {  } {  } 0 0 "2023.06.22.13:12:09 Info: div_freq: Done RTL generation for module 'DE1_SoC_QSYS_div_freq'" 0 0 "Shell" 0 -1 1687464729922 ""}
{ "Info" "" "" "2023.06.22.13:12:09 Info: div_freq: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"div_freq\"" {  } {  } 0 0 "2023.06.22.13:12:09 Info: div_freq: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"div_freq\"" 0 0 "Shell" 0 -1 1687464729925 ""}
{ "Info" "" "" "2023.06.22.13:12:09 Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" {  } {  } 0 0 "2023.06.22.13:12:09 Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" 0 0 "Shell" 0 -1 1687464729929 ""}
{ "Info" "DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:09 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0063_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0063_jtag_uart_gen/" {  } {  } 0 0 "2023.06.22.13:12:09 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0063_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0063_jtag_uart_gen/" 0 0 "Shell" 0 -1 1687464729929 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" {  } {  } 0 0 "2023.06.22.13:12:10 Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" 0 0 "Shell" 0 -1 1687464730166 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: jtag_uart: \"DE1_SoC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2023.06.22.13:12:10 Info: jtag_uart: \"DE1_SoC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1687464730169 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: key: Starting RTL generation for module 'DE1_SoC_QSYS_key'" {  } {  } 0 0 "2023.06.22.13:12:10 Info: key: Starting RTL generation for module 'DE1_SoC_QSYS_key'" 0 0 "Shell" 0 -1 1687464730173 ""}
{ "Info" "DE1_SoC_QSYS_key_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:10 Info: key:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0064_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0064_key_gen/" {  } {  } 0 0 "2023.06.22.13:12:10 Info: key:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0064_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0064_key_gen/" 0 0 "Shell" 0 -1 1687464730173 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: key: Done RTL generation for module 'DE1_SoC_QSYS_key'" {  } {  } 0 0 "2023.06.22.13:12:10 Info: key: Done RTL generation for module 'DE1_SoC_QSYS_key'" 0 0 "Shell" 0 -1 1687464730373 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: key: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 0 "2023.06.22.13:12:10 Info: key: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"key\"" 0 0 "Shell" 0 -1 1687464730375 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: keyboard_keys: Starting RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'" {  } {  } 0 0 "2023.06.22.13:12:10 Info: keyboard_keys: Starting RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'" 0 0 "Shell" 0 -1 1687464730378 ""}
{ "Info" "DE1_SoC_QSYS_keyboard_keys_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:10 Info: keyboard_keys:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_keyboard_keys --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0065_keyboard_keys_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0065_keyboard_keys_gen/" {  } {  } 0 0 "2023.06.22.13:12:10 Info: keyboard_keys:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_keyboard_keys --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0065_keyboard_keys_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0065_keyboard_keys_gen/" 0 0 "Shell" 0 -1 1687464730378 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: keyboard_keys: Done RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'" {  } {  } 0 0 "2023.06.22.13:12:10 Info: keyboard_keys: Done RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'" 0 0 "Shell" 0 -1 1687464730559 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: keyboard_keys: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"keyboard_keys\"" {  } {  } 0 0 "2023.06.22.13:12:10 Info: keyboard_keys: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"keyboard_keys\"" 0 0 "Shell" 0 -1 1687464730562 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: modulation_selector: Starting RTL generation for module 'DE1_SoC_QSYS_modulation_selector'" {  } {  } 0 0 "2023.06.22.13:12:10 Info: modulation_selector: Starting RTL generation for module 'DE1_SoC_QSYS_modulation_selector'" 0 0 "Shell" 0 -1 1687464730565 ""}
{ "Info" "DE1_SoC_QSYS_modulation_selector_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:10 Info: modulation_selector:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_modulation_selector --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0066_modulation_selector_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0066_modulation_selector_gen/" {  } {  } 0 0 "2023.06.22.13:12:10 Info: modulation_selector:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_modulation_selector --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0066_modulation_selector_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0066_modulation_selector_gen/" 0 0 "Shell" 0 -1 1687464730565 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: modulation_selector: Done RTL generation for module 'DE1_SoC_QSYS_modulation_selector'" {  } {  } 0 0 "2023.06.22.13:12:10 Info: modulation_selector: Done RTL generation for module 'DE1_SoC_QSYS_modulation_selector'" 0 0 "Shell" 0 -1 1687464730744 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: modulation_selector: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"modulation_selector\"" {  } {  } 0 0 "2023.06.22.13:12:10 Info: modulation_selector: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"modulation_selector\"" 0 0 "Shell" 0 -1 1687464730746 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: mouse_pos: Starting RTL generation for module 'DE1_SoC_QSYS_mouse_pos'" {  } {  } 0 0 "2023.06.22.13:12:10 Info: mouse_pos: Starting RTL generation for module 'DE1_SoC_QSYS_mouse_pos'" 0 0 "Shell" 0 -1 1687464730753 ""}
{ "Info" "DE1_SoC_QSYS_mouse_pos_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:10 Info: mouse_pos:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_mouse_pos --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0067_mouse_pos_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0067_mouse_pos_gen/" {  } {  } 0 0 "2023.06.22.13:12:10 Info: mouse_pos:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_mouse_pos --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0067_mouse_pos_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0067_mouse_pos_gen/" 0 0 "Shell" 0 -1 1687464730753 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: mouse_pos: Done RTL generation for module 'DE1_SoC_QSYS_mouse_pos'" {  } {  } 0 0 "2023.06.22.13:12:10 Info: mouse_pos: Done RTL generation for module 'DE1_SoC_QSYS_mouse_pos'" 0 0 "Shell" 0 -1 1687464730932 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: mouse_pos: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"mouse_pos\"" {  } {  } 0 0 "2023.06.22.13:12:10 Info: mouse_pos: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"mouse_pos\"" 0 0 "Shell" 0 -1 1687464730934 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: pll: \"DE1_SoC_QSYS\" instantiated altera_pll \"pll\"" {  } {  } 0 0 "2023.06.22.13:12:10 Info: pll: \"DE1_SoC_QSYS\" instantiated altera_pll \"pll\"" 0 0 "Shell" 0 -1 1687464730958 ""}
{ "Info" "" "" "2023.06.22.13:12:10 Info: sdram: Starting RTL generation for module 'DE1_SoC_QSYS_sdram'" {  } {  } 0 0 "2023.06.22.13:12:10 Info: sdram: Starting RTL generation for module 'DE1_SoC_QSYS_sdram'" 0 0 "Shell" 0 -1 1687464730962 ""}
{ "Info" "DE1_SoC_QSYS_sdram_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:10 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE1_SoC_QSYS_sdram --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0069_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0069_sdram_gen/" {  } {  } 0 0 "2023.06.22.13:12:10 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE1_SoC_QSYS_sdram --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0069_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0069_sdram_gen/" 0 0 "Shell" 0 -1 1687464730962 ""}
{ "Info" "" "" "2023.06.22.13:12:11 Info: sdram: Done RTL generation for module 'DE1_SoC_QSYS_sdram'" {  } {  } 0 0 "2023.06.22.13:12:11 Info: sdram: Done RTL generation for module 'DE1_SoC_QSYS_sdram'" 0 0 "Shell" 0 -1 1687464731306 ""}
{ "Info" "" "" "2023.06.22.13:12:11 Info: sdram: \"DE1_SoC_QSYS\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2023.06.22.13:12:11 Info: sdram: \"DE1_SoC_QSYS\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1687464731308 ""}
{ "Info" "" "" "2023.06.22.13:12:11 Info: signal_selector: Starting RTL generation for module 'DE1_SoC_QSYS_signal_selector'" {  } {  } 0 0 "2023.06.22.13:12:11 Info: signal_selector: Starting RTL generation for module 'DE1_SoC_QSYS_signal_selector'" 0 0 "Shell" 0 -1 1687464731312 ""}
{ "Info" "DE1_SoC_QSYS_signal_selector_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:11 Info: signal_selector:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_signal_selector --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0070_signal_selector_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0070_signal_selector_gen/" {  } {  } 0 0 "2023.06.22.13:12:11 Info: signal_selector:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_signal_selector --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0070_signal_selector_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0070_signal_selector_gen/" 0 0 "Shell" 0 -1 1687464731312 ""}
{ "Info" "" "" "2023.06.22.13:12:11 Info: signal_selector: Done RTL generation for module 'DE1_SoC_QSYS_signal_selector'" {  } {  } 0 0 "2023.06.22.13:12:11 Info: signal_selector: Done RTL generation for module 'DE1_SoC_QSYS_signal_selector'" 0 0 "Shell" 0 -1 1687464731491 ""}
{ "Info" "" "" "2023.06.22.13:12:11 Info: signal_selector: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"signal_selector\"" {  } {  } 0 0 "2023.06.22.13:12:11 Info: signal_selector: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"signal_selector\"" 0 0 "Shell" 0 -1 1687464731493 ""}
{ "Info" "" "" "2023.06.22.13:12:11 Info: sysid_qsys: \"DE1_SoC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2023.06.22.13:12:11 Info: sysid_qsys: \"DE1_SoC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1687464731496 ""}
{ "Info" "" "" "2023.06.22.13:12:11 Info: timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer'" {  } {  } 0 0 "2023.06.22.13:12:11 Info: timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer'" 0 0 "Shell" 0 -1 1687464731499 ""}
{ "Info" "DE1_SoC_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:11 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0072_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0072_timer_gen/" {  } {  } 0 0 "2023.06.22.13:12:11 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0072_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0072_timer_gen/" 0 0 "Shell" 0 -1 1687464731499 ""}
{ "Info" "" "" "2023.06.22.13:12:11 Info: timer: Done RTL generation for module 'DE1_SoC_QSYS_timer'" {  } {  } 0 0 "2023.06.22.13:12:11 Info: timer: Done RTL generation for module 'DE1_SoC_QSYS_timer'" 0 0 "Shell" 0 -1 1687464731714 ""}
{ "Info" "" "" "2023.06.22.13:12:11 Info: timer: \"DE1_SoC_QSYS\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2023.06.22.13:12:11 Info: timer: \"DE1_SoC_QSYS\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1687464731717 ""}
{ "Info" "" "" "2023.06.22.13:12:12 Info: vga: \"DE1_SoC_QSYS\" instantiated vga_interface \"vga\"" {  } {  } 0 0 "2023.06.22.13:12:12 Info: vga: \"DE1_SoC_QSYS\" instantiated vga_interface \"vga\"" 0 0 "Shell" 0 -1 1687464732350 ""}
{ "Info" "" "" "2023.06.22.13:12:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464738261 ""}
{ "Info" "" "" "2023.06.22.13:12:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464738465 ""}
{ "Info" "" "" "2023.06.22.13:12:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464738667 ""}
{ "Info" "" "" "2023.06.22.13:12:18 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:18 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464738869 ""}
{ "Info" "" "" "2023.06.22.13:12:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464739078 ""}
{ "Info" "" "" "2023.06.22.13:12:19 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:19 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464739543 ""}
{ "Info" "" "" "2023.06.22.13:12:19 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:19 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464739748 ""}
{ "Info" "" "" "2023.06.22.13:12:19 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:19 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464739952 ""}
{ "Info" "" "" "2023.06.22.13:12:20 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:20 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464740153 ""}
{ "Info" "" "" "2023.06.22.13:12:20 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:20 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464740357 ""}
{ "Info" "" "" "2023.06.22.13:12:20 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:20 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464740561 ""}
{ "Info" "" "" "2023.06.22.13:12:20 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:20 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464740763 ""}
{ "Info" "" "" "2023.06.22.13:12:20 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:20 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464740967 ""}
{ "Info" "" "" "2023.06.22.13:12:21 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:21 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464741169 ""}
{ "Info" "" "" "2023.06.22.13:12:21 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:21 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464741371 ""}
{ "Info" "" "" "2023.06.22.13:12:21 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:21 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464741576 ""}
{ "Info" "" "" "2023.06.22.13:12:21 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:21 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464741778 ""}
{ "Info" "" "" "2023.06.22.13:12:21 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:21 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464741977 ""}
{ "Info" "" "" "2023.06.22.13:12:22 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:22 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464742175 ""}
{ "Info" "" "" "2023.06.22.13:12:22 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:22 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464742372 ""}
{ "Info" "" "" "2023.06.22.13:12:22 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:22 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464742569 ""}
{ "Info" "" "" "2023.06.22.13:12:22 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.06.22.13:12:22 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1687464742773 ""}
{ "Info" "" "" "2023.06.22.13:12:27 Info: mm_interconnect_0: \"DE1_SoC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.06.22.13:12:27 Info: mm_interconnect_0: \"DE1_SoC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1687464747548 ""}
{ "Info" "" "" "2023.06.22.13:12:27 Info: irq_mapper: \"DE1_SoC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.06.22.13:12:27 Info: irq_mapper: \"DE1_SoC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1687464747551 ""}
{ "Info" "" "" "2023.06.22.13:12:27 Info: irq_synchronizer: \"DE1_SoC_QSYS\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 0 "2023.06.22.13:12:27 Info: irq_synchronizer: \"DE1_SoC_QSYS\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" 0 0 "Shell" 0 -1 1687464747553 ""}
{ "Info" "" "" "2023.06.22.13:12:27 Info: rst_controller: \"DE1_SoC_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.06.22.13:12:27 Info: rst_controller: \"DE1_SoC_QSYS\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1687464747555 ""}
{ "Info" "" "" "2023.06.22.13:12:27 Info: DATA_FREGEN: Starting RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'" {  } {  } 0 0 "2023.06.22.13:12:27 Info: DATA_FREGEN: Starting RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'" 0 0 "Shell" 0 -1 1687464747561 ""}
{ "Info" "DE1_SoC_QSYS_audio_DATA_FREGEN_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:27 Info: DATA_FREGEN:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_DATA_FREGEN --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0076_DATA_FREGEN_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0076_DATA_FREGEN_gen/" {  } {  } 0 0 "2023.06.22.13:12:27 Info: DATA_FREGEN:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_DATA_FREGEN --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0076_DATA_FREGEN_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0076_DATA_FREGEN_gen/" 0 0 "Shell" 0 -1 1687464747561 ""}
{ "Info" "" "" "2023.06.22.13:12:27 Info: DATA_FREGEN: Done RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'" {  } {  } 0 0 "2023.06.22.13:12:27 Info: DATA_FREGEN: Done RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'" 0 0 "Shell" 0 -1 1687464747741 ""}
{ "Info" "" "" "2023.06.22.13:12:27 Info: DATA_FREGEN: \"audio\" instantiated altera_avalon_pio \"DATA_FREGEN\"" {  } {  } 0 0 "2023.06.22.13:12:27 Info: DATA_FREGEN: \"audio\" instantiated altera_avalon_pio \"DATA_FREGEN\"" 0 0 "Shell" 0 -1 1687464747743 ""}
{ "Info" "" "" "2023.06.22.13:12:27 Info: EMPTY: Starting RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'" {  } {  } 0 0 "2023.06.22.13:12:27 Info: EMPTY: Starting RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'" 0 0 "Shell" 0 -1 1687464747747 ""}
{ "Info" "DE1_SoC_QSYS_audio_EMPTY_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:27 Info: EMPTY:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_EMPTY --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0077_EMPTY_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0077_EMPTY_gen/" {  } {  } 0 0 "2023.06.22.13:12:27 Info: EMPTY:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_EMPTY --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0077_EMPTY_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0077_EMPTY_gen/" 0 0 "Shell" 0 -1 1687464747747 ""}
{ "Info" "" "" "2023.06.22.13:12:27 Info: EMPTY: Done RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'" {  } {  } 0 0 "2023.06.22.13:12:27 Info: EMPTY: Done RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'" 0 0 "Shell" 0 -1 1687464747924 ""}
{ "Info" "" "" "2023.06.22.13:12:27 Info: EMPTY: \"audio\" instantiated altera_avalon_pio \"EMPTY\"" {  } {  } 0 0 "2023.06.22.13:12:27 Info: EMPTY: \"audio\" instantiated altera_avalon_pio \"EMPTY\"" 0 0 "Shell" 0 -1 1687464747926 ""}
{ "Info" "" "" "2023.06.22.13:12:27 Info: OUT_PAUSE: Starting RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'" {  } {  } 0 0 "2023.06.22.13:12:27 Info: OUT_PAUSE: Starting RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'" 0 0 "Shell" 0 -1 1687464747929 ""}
{ "Info" "DE1_SoC_QSYS_audio_OUT_PAUSE_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:27 Info: OUT_PAUSE:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_OUT_PAUSE --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0078_OUT_PAUSE_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0078_OUT_PAUSE_gen/" {  } {  } 0 0 "2023.06.22.13:12:27 Info: OUT_PAUSE:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_OUT_PAUSE --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0078_OUT_PAUSE_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0078_OUT_PAUSE_gen/" 0 0 "Shell" 0 -1 1687464747929 ""}
{ "Info" "" "" "2023.06.22.13:12:28 Info: OUT_PAUSE: Done RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'" {  } {  } 0 0 "2023.06.22.13:12:28 Info: OUT_PAUSE: Done RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'" 0 0 "Shell" 0 -1 1687464748101 ""}
{ "Info" "" "" "2023.06.22.13:12:28 Info: OUT_PAUSE: \"audio\" instantiated altera_avalon_pio \"OUT_PAUSE\"" {  } {  } 0 0 "2023.06.22.13:12:28 Info: OUT_PAUSE: \"audio\" instantiated altera_avalon_pio \"OUT_PAUSE\"" 0 0 "Shell" 0 -1 1687464748103 ""}
{ "Info" "" "" "2023.06.22.13:12:28 Info: fifo_used: Starting RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'" {  } {  } 0 0 "2023.06.22.13:12:28 Info: fifo_used: Starting RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'" 0 0 "Shell" 0 -1 1687464748106 ""}
{ "Info" "DE1_SoC_QSYS_audio_fifo_used_component_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:28 Info: fifo_used:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_fifo_used --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0079_fifo_used_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0079_fifo_used_gen/" {  } {  } 0 0 "2023.06.22.13:12:28 Info: fifo_used:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_fifo_used --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0079_fifo_used_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0079_fifo_used_gen/" 0 0 "Shell" 0 -1 1687464748106 ""}
{ "Info" "" "" "2023.06.22.13:12:28 Info: fifo_used: Done RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'" {  } {  } 0 0 "2023.06.22.13:12:28 Info: fifo_used: Done RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'" 0 0 "Shell" 0 -1 1687464748277 ""}
{ "Info" "" "" "2023.06.22.13:12:28 Info: fifo_used: \"audio\" instantiated altera_avalon_pio \"fifo_used\"" {  } {  } 0 0 "2023.06.22.13:12:28 Info: fifo_used: \"audio\" instantiated altera_avalon_pio \"fifo_used\"" 0 0 "Shell" 0 -1 1687464748279 ""}
{ "Info" "" "" "2023.06.22.13:12:28 Info: cpu: Starting RTL generation for module 'DE1_SoC_QSYS_cpu_cpu'" {  } {  } 0 0 "2023.06.22.13:12:28 Info: cpu: Starting RTL generation for module 'DE1_SoC_QSYS_cpu_cpu'" 0 0 "Shell" 0 -1 1687464748286 ""}
{ "Info" "DE1_SoC_QSYS_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2023.06.22.13:12:28 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE1_SoC_QSYS_cpu_cpu --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0080_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0080_cpu_gen/" {  } {  } 0 0 "2023.06.22.13:12:28 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE1_SoC_QSYS_cpu_cpu --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0080_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0080_cpu_gen/" 0 0 "Shell" 0 -1 1687464748286 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:28 (*) Starting Nios II generation" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:28 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1687464753663 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:28 (*)   Checking for plaintext license." {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:28 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1687464753663 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64" 0 0 "Shell" 0 -1 1687464753663 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1687464753663 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1687464753663 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Plaintext license not found." {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1687464753663 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1687464753663 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64" 0 0 "Shell" 0 -1 1687464753663 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1687464753663 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Creating all objects for CPU" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)     Testbench" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)     Testbench" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)     Instruction decoding" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)       Instruction fields" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)       Instruction fields" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)       Instruction decodes" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:30 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:30 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:30 (*)       Instruction controls" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:30 (*)       Instruction controls" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:30 (*)     Pipeline frontend" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:30 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:30 (*)     Pipeline backend" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:30 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:31 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:31 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:33 (*)   Creating encrypted RTL" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:33 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:33 (*) Done Nios II generation" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:33 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1687464753664 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: Done RTL generation for module 'DE1_SoC_QSYS_cpu_cpu'" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: Done RTL generation for module 'DE1_SoC_QSYS_cpu_cpu'" 0 0 "Shell" 0 -1 1687464753665 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1687464753676 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: alt_vip_itc_0: \"vga\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: alt_vip_itc_0: \"vga\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1687464753688 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: alt_vip_vfr_0: \"vga\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: alt_vip_vfr_0: \"vga\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" 0 0 "Shell" 0 -1 1687464753702 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: vga_clk: \"vga\" instantiated altera_pll \"vga_clk\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: vga_clk: \"vga\" instantiated altera_pll \"vga_clk\"" 0 0 "Shell" 0 -1 1687464753731 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" 0 0 "Shell" 0 -1 1687464753732 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1687464753734 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" 0 0 "Shell" 0 -1 1687464753735 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1687464753736 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1687464753738 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1687464753746 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1687464753753 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1687464753761 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1687464753768 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1687464753774 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" 0 0 "Shell" 0 -1 1687464753781 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" 0 0 "Shell" 0 -1 1687464753783 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1687464753784 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1687464753789 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1687464753792 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1687464753795 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1687464753798 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1687464753800 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1687464753806 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" 0 0 "Shell" 0 -1 1687464753813 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1687464753813 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: cmd_mux_010: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_010\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: cmd_mux_010: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_010\"" 0 0 "Shell" 0 -1 1687464753820 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1687464753820 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1687464753823 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: rsp_demux_010: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_010\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: rsp_demux_010: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_010\"" 0 0 "Shell" 0 -1 1687464753826 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: rsp_demux_015: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_015\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: rsp_demux_015: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_015\"" 0 0 "Shell" 0 -1 1687464753829 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: rsp_demux_016: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_016\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: rsp_demux_016: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_016\"" 0 0 "Shell" 0 -1 1687464753832 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1687464753845 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1687464753846 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1687464753852 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1687464753853 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1687464753859 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1687464753860 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1687464753862 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1687464753862 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1687464753862 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1687464753865 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1687464753865 ""}
{ "Info" "" "" "2023.06.22.13:12:33 Info: limiter_pipeline: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\"" {  } {  } 0 0 "2023.06.22.13:12:33 Info: limiter_pipeline: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\"" 0 0 "Shell" 0 -1 1687464753867 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1687464753868 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" {  } {  } 0 0 "2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules" 0 0 "Shell" 0 -1 1687464753868 ""}
{ "Info" "" "" "2023.06.22.13:12:34 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.06.22.13:12:34 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1687464754242 ""}
{ "Info" "" "" "2023.06.22.13:12:34 Info: avalon_st_adapter_010: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_010\"" {  } {  } 0 0 "2023.06.22.13:12:34 Info: avalon_st_adapter_010: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_010\"" 0 0 "Shell" 0 -1 1687464754618 ""}
{ "Info" "" "" "2023.06.22.13:12:34 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.06.22.13:12:34 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1687464754622 ""}
{ "Info" "" "" "2023.06.22.13:12:34 Info: error_adapter_0: \"avalon_st_adapter_010\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.06.22.13:12:34 Info: error_adapter_0: \"avalon_st_adapter_010\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1687464754626 ""}
{ "Info" "" "" "2023.06.22.13:12:34 Info: DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 61 modules, 127 files" {  } {  } 0 0 "2023.06.22.13:12:34 Info: DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 61 modules, 127 files" 0 0 "Shell" 0 -1 1687464754626 ""}
{ "Info" "" "" "2023.06.22.13:12:35 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.06.22.13:12:35 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1687464755046 ""}
{ "Info" "" "" "2023.06.22.13:12:35 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2023.06.22.13:12:35 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1687464755046 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys DE1_SoC_QSYS.qsys " "Completed upgrading IP component Qsys with file \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1687464755177 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1687464755684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 63 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687464755684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 13:12:35 2023 " "Processing ended: Thu Jun 22 13:12:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687464755684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:29 " "Elapsed time: 00:02:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687464755684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:38 " "Total CPU time (on all processors): 00:02:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687464755684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1687464755684 ""}
