
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 200000
Simulation Instructions: 500000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs benchmarks/437.leslie3d-149B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64

Warmup complete CPU 0 instructions: 200001 cycles: 74908 (Simulation time: 0 hr 0 min 1 sec) 

Finished CPU 0 instructions: 500003 cycles: 502152 cumulative IPC: 0.99572 (Simulation time: 0 hr 0 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.99572 instructions: 500003 cycles: 502152
cpu0_DTLB TOTAL     ACCESS:     122332  HIT:     122104  MISS:        228
cpu0_DTLB LOAD      ACCESS:     109844  HIT:     109634  MISS:        210
cpu0_DTLB RFO       ACCESS:      12488  HIT:      12470  MISS:         18
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 142.82 cycles
cpu0_ITLB TOTAL     ACCESS:       3132  HIT:       3132  MISS:          0
cpu0_ITLB LOAD      ACCESS:       3132  HIT:       3132  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:        228  HIT:         45  MISS:        183
cpu0_STLB LOAD      ACCESS:        210  HIT:         35  MISS:        175
cpu0_STLB RFO       ACCESS:         18  HIT:         10  MISS:          8
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 166.705 cycles
cpu0_L1D TOTAL     ACCESS:     131273  HIT:     101738  MISS:      29535
cpu0_L1D LOAD      ACCESS:     115259  HIT:      88677  MISS:      26582
cpu0_L1D RFO       ACCESS:      15837  HIT:      12989  MISS:       2848
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        177  HIT:         72  MISS:        105
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 52.992 cycles
cpu0_L2C TOTAL     ACCESS:      32830  HIT:      29418  MISS:       3412
cpu0_L2C LOAD      ACCESS:      26543  HIT:      23656  MISS:       2887
cpu0_L2C RFO       ACCESS:       2529  HIT:       2004  MISS:        525
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:       3653  HIT:       3653  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        105  HIT:        105  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 363.614 cycles
LLC TOTAL     ACCESS:       3444  HIT:         32  MISS:       3412
LLC LOAD      ACCESS:       2887  HIT:          0  MISS:       2887
LLC RFO       ACCESS:        525  HIT:          0  MISS:        525
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:         32  HIT:         32  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 342.614 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        161  ROW_BUFFER_MISS:       3251
 DBUS AVG_CONGESTED_CYCLE:    3.91426
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.2283% MPKI: 0.419997 Average ROB Occupancy at Mispredict: 324.329
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.419997
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

