============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Dec 23 2023  02:28:50 pm
  Module:                 asic_top
  Technology library:     sky130_fd_sc_hd__tt_025C_1v80 1.0000000000
  Operating conditions:   tt_025C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

	Timing
	------

No paths found.


	Area
	----

Instance Module  Cell Count  Cell Area  Net Area   Total Area  Wireload  
-------------------------------------------------------------------------
asic_top               9088 151263.824     0.000   151263.824 Small (D)  
  (D) = wireload is default in technology library
  (T) = wireload mode is 'top'

	Design Rule Check
	-----------------

Max_transition design rule: no violations.

Max_capacitance design rule: no violations.



