FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.4-2019 S011 (3890763) 9/18/2020}
"PAGE_NUMBER" = 2;
0"NC";
1"SFP_RATE_SELECT<2..0>:SFP_TX_DISABLE<2..0>:SFP_TX_FAULT<2..0>:SFP_LOS<2..0>:SFP_RD_P<2..0>:SFP_RD_N<2..0>:SFP_TD_P<2..0>:SFP_TD_N<2..0>:SFP_SDA<2..0>:SFP_SCL<2..0>";
2"CLK_SCL:CLK_SDA:CLK_SEL0:CLK_SEL1:CLK_INTR:CLK_LOL:CLK_RST:CLK_P<1..0>:CLK_N<1..0>";
3"UPSTREAM_DATA_P<2..0>:UPSTREAM_DATA_N_<2..0>:SFP_DATA_OUT_P<2..0>:SFP_DATA_OUT_N<2..0>";
4"DIRECT_US_DATA_2_N";
5"DIRECT_US_DATA_2_P";
6"DATA_SELECT_P2V5";
7"UNCONNECTED<91:0>:PWR_ON:AMC_N_ENABLE:TCK:TMS:TDO:TDI:GBE_TX_N:GBE_TX_P:GBE_RX_N:GBE_RX_P:IMPB_SCL:IMPB_SDA:DATA_OUT_P<11..0>:DATA_OUT_N<11..0>:DATA_IN_P<11..0>:DATA_IN_N<11..0>:REF_CLK_P<11..0>:REF_CLK_N<11..0>:AMC_GA<2..0>:AMC_N_PS<1..0>";
8"DCDC_ENABLE:DCDC_3V3_PG:DCDC_2V5_PG:LDO_1V8_PG:SENSE_I2C_SCL:SENSE_I2C_SDA";
9"FPGA_PG";
%"02_ power"
"1","(2825,-1100)","0","mtca_interface_board_reocc","1P";
;
VALUE"02. POWER"
$LOCATION"POWER1"
ROOM"POWER"
BLOCK"TRUE"
DESIGNATORNAMEPROP"POWER"
CDS_LOCATION"POWER1"
CDS_LIB"mtca_interface_board_reocc"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"POWER<5..0>"
VHDL_MODE"inout"
VHDL_VECTOR_TYPE"std_logic_vector"8;
"FPGA_PG"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"9;
%"08_ timing"
"1","(850,-3050)","0","mtca_interface_board_reocc","2P";
;
VALUE"08. TIMING"
$LOCATION"TIMING1"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
CDS_LIB"mtca_interface_board_reocc"
CDS_LOCATION"TIMING1"
DESIGNATORNAMEPROP"TIMING"
BLOCK"TRUE";
"DATA_SELECT_P2V5"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"inout"6;
"DIRECT_US_DATA_2_P"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"inout"5;
"DIRECT_US_DATA_2_N"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"4;
"SFP_DATA_IO<11..0>"
VHDL_MODE"inout"
VHDL_VECTOR_TYPE"std_logic_vector"3;
"CLKGEN_IO<10..0>"
VHDL_MODE"inout"
VHDL_VECTOR_TYPE"std_logic_vector"2;
"SFP<29..0>"
VHDL_MODE"inout"
VHDL_VECTOR_TYPE"std_logic_vector"1;
"BP<180..0>"
VHDL_VECTOR_TYPE"std_logic_vector"
VHDL_MODE"inout"7;
%"03_ sfp"
"1","(850,-2025)","0","mtca_interface_board_reocc","3P";
;
VALUE"03. SFP"
$LOCATION"3X_SFP0"
BLOCK"TRUE"
DESIGNATORNAMEPROP"SFP0"
CDS_LOCATION"3X_SFP0"
CDS_LIB"mtca_interface_board_reocc";
"SFP<29..0>"
VHDL_MODE"INOUT"1;
%"05 trenz te0712 fpga module"
"1","(4850,-1600)","0","mtca_interface_board_reocc","4P";
;
VALUE"05 TRENZ TE0712 FPGA MODULE"
$LOCATION"TE1"
BLOCK"TRUE"
DESIGNATORNAMEPROP"TE0712"
CDS_LOCATION"TE1"
CDS_LIB"mtca_interface_board_reocc"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee";
"DATA_SELECT_P2V5"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"6;
"DIRECT_US_DATA_2_N"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"inout"4;
"DIRECT_US_DATA_2_P"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"inout"5;
"FPGA_PG"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"9;
"BP<180..0>"
VHDL_MODE"INOUT"
VHDL_VECTOR_TYPE"std_logic_vector"7;
"SFP<29..0>"
VHDL_MODE"INOUT"
VHDL_VECTOR_TYPE"std_logic_vector"1;
"CLKGEN_IO<10..0>"
VHDL_MODE"inout"
VHDL_VECTOR_TYPE"std_logic_vector"2;
"SFP_DATA_IO<11..0>"
VHDL_MODE"inout"
VHDL_VECTOR_TYPE"std_logic_vector"3;
%"01_ module management ctrl"
"1","(1500,-850)","0","mtca_interface_board_reocc","5P";
;
$LOCATION"MMC"
VALUE"01. MODULE MANAGEMENT CTRL"
CDS_LIB"mtca_interface_board_reocc"
CDS_LOCATION"MMC"
DESIGNATORNAMEPROP"MMC"
BLOCK"TRUE"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"POWER<5..0>"
VHDL_MODE"inout"
VHDL_VECTOR_TYPE"std_logic_vector"8;
"FPGA_PG"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"9;
"BP<180..0>"
VHDL_MODE"INOUT"
VHDL_VECTOR_TYPE"std_logic_vector"7;
%"07_ backplane interface"
"1","(6225,-450)","0","mtca_interface_board_reocc","6P";
;
VALUE"07. BACKPLANE INTERFACE"
$LOCATION"BACKPLANE_INTERFACE"
CDS_LIB"mtca_interface_board_reocc"
CDS_LOCATION"BACKPLANE_INTERFACE"
DESIGNATORNAMEPROP"BACKPLANE INTERFACE"
BLOCK"TRUE";
"BP<180..0>"
VHDL_MODE"INOUT"7;
END.
