Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep  6 19:15:33 2020
| Host         : MMK-PC-X360 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file karatsuba_top_timing_summary_routed.rpt -pb karatsuba_top_timing_summary_routed.pb -rpx karatsuba_top_timing_summary_routed.rpx -warn_on_violation
| Design       : karatsuba_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.062        0.000                      0                11028        0.048        0.000                      0                11028        2.000        0.000                       0                 10632  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.062        0.000                      0                11028        0.048        0.000                      0                11028        2.000        0.000                       0                 10632  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 4.298ns (87.832%)  route 0.595ns (12.168%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 8.904 - 5.000 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.459     4.377    clk_IBUF_BUFG
    SLICE_X58Y2          FDRE                                         r  mult_ch_out_1r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.433     4.810 r  mult_ch_out_1r_reg[1]/Q
                         net (fo=2, routed)           0.587     5.398    mult_ch_out_1r[1]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.105     5.503 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.503    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.960 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.058 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.058    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.156 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.254 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.352 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.450 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.548 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.646 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.744 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.842 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.940 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.940    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.038 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.136 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.234 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.332 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.528    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.822 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.320    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.271 r  sum_cm_ch_cl_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.271    sum_cm_ch_cl00_out[129]
    SLICE_X57Y32         FDRE                                         r  sum_cm_ch_cl_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.295     8.904    clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  sum_cm_ch_cl_reg[129]/C
                         clock pessimism              0.406     9.309    
                         clock uncertainty           -0.035     9.274    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.059     9.333    sum_cm_ch_cl_reg[129]
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 4.293ns (87.820%)  route 0.595ns (12.180%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 8.904 - 5.000 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.459     4.377    clk_IBUF_BUFG
    SLICE_X58Y2          FDRE                                         r  mult_ch_out_1r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.433     4.810 r  mult_ch_out_1r_reg[1]/Q
                         net (fo=2, routed)           0.587     5.398    mult_ch_out_1r[1]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.105     5.503 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.503    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.960 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.058 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.058    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.156 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.254 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.352 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.450 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.548 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.646 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.744 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.842 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.940 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.940    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.038 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.136 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.234 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.332 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.528    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.822 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.320    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.266 r  sum_cm_ch_cl_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.266    sum_cm_ch_cl00_out[131]
    SLICE_X57Y32         FDRE                                         r  sum_cm_ch_cl_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.295     8.904    clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  sum_cm_ch_cl_reg[131]/C
                         clock pessimism              0.406     9.309    
                         clock uncertainty           -0.035     9.274    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.059     9.333    sum_cm_ch_cl_reg[131]
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 4.233ns (87.669%)  route 0.595ns (12.332%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 8.904 - 5.000 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.459     4.377    clk_IBUF_BUFG
    SLICE_X58Y2          FDRE                                         r  mult_ch_out_1r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.433     4.810 r  mult_ch_out_1r_reg[1]/Q
                         net (fo=2, routed)           0.587     5.398    mult_ch_out_1r[1]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.105     5.503 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.503    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.960 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.058 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.058    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.156 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.254 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.352 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.450 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.548 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.646 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.744 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.842 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.940 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.940    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.038 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.136 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.234 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.332 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.528    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.822 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.320    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.206 r  sum_cm_ch_cl_reg[131]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.206    sum_cm_ch_cl00_out[130]
    SLICE_X57Y32         FDRE                                         r  sum_cm_ch_cl_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.295     8.904    clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  sum_cm_ch_cl_reg[130]/C
                         clock pessimism              0.406     9.309    
                         clock uncertainty           -0.035     9.274    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.059     9.333    sum_cm_ch_cl_reg[130]
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 4.214ns (87.620%)  route 0.595ns (12.380%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 8.904 - 5.000 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.459     4.377    clk_IBUF_BUFG
    SLICE_X58Y2          FDRE                                         r  mult_ch_out_1r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.433     4.810 r  mult_ch_out_1r_reg[1]/Q
                         net (fo=2, routed)           0.587     5.398    mult_ch_out_1r[1]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.105     5.503 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.503    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.960 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.058 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.058    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.156 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.254 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.352 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.450 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.548 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.646 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.744 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.842 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.940 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.940    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.038 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.136 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.234 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.332 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.528    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.822 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.320    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.187 r  sum_cm_ch_cl_reg[131]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.187    sum_cm_ch_cl00_out[128]
    SLICE_X57Y32         FDRE                                         r  sum_cm_ch_cl_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.295     8.904    clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  sum_cm_ch_cl_reg[128]/C
                         clock pessimism              0.406     9.309    
                         clock uncertainty           -0.035     9.274    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.059     9.333    sum_cm_ch_cl_reg[128]
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 4.200ns (87.584%)  route 0.595ns (12.416%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 8.903 - 5.000 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.459     4.377    clk_IBUF_BUFG
    SLICE_X58Y2          FDRE                                         r  mult_ch_out_1r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.433     4.810 r  mult_ch_out_1r_reg[1]/Q
                         net (fo=2, routed)           0.587     5.398    mult_ch_out_1r[1]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.105     5.503 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.503    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.960 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.058 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.058    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.156 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.254 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.352 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.450 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.548 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.646 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.744 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.842 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.940 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.940    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.038 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.136 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.234 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.332 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.528    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.822 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.320    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.173 r  sum_cm_ch_cl_reg[127]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.173    sum_cm_ch_cl00_out[125]
    SLICE_X57Y31         FDRE                                         r  sum_cm_ch_cl_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.294     8.903    clk_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  sum_cm_ch_cl_reg[125]/C
                         clock pessimism              0.406     9.308    
                         clock uncertainty           -0.035     9.273    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.059     9.332    sum_cm_ch_cl_reg[125]
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 4.195ns (87.571%)  route 0.595ns (12.429%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 8.903 - 5.000 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.459     4.377    clk_IBUF_BUFG
    SLICE_X58Y2          FDRE                                         r  mult_ch_out_1r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.433     4.810 r  mult_ch_out_1r_reg[1]/Q
                         net (fo=2, routed)           0.587     5.398    mult_ch_out_1r[1]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.105     5.503 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.503    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.960 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.058 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.058    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.156 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.254 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.352 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.450 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.548 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.646 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.744 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.842 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.940 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.940    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.038 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.136 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.234 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.332 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.528    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.822 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.320    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.168 r  sum_cm_ch_cl_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.168    sum_cm_ch_cl00_out[127]
    SLICE_X57Y31         FDRE                                         r  sum_cm_ch_cl_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.294     8.903    clk_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  sum_cm_ch_cl_reg[127]/C
                         clock pessimism              0.406     9.308    
                         clock uncertainty           -0.035     9.273    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.059     9.332    sum_cm_ch_cl_reg[127]
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 4.135ns (87.413%)  route 0.595ns (12.587%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 8.903 - 5.000 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.459     4.377    clk_IBUF_BUFG
    SLICE_X58Y2          FDRE                                         r  mult_ch_out_1r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.433     4.810 r  mult_ch_out_1r_reg[1]/Q
                         net (fo=2, routed)           0.587     5.398    mult_ch_out_1r[1]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.105     5.503 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.503    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.960 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.058 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.058    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.156 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.254 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.352 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.450 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.548 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.646 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.744 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.842 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.940 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.940    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.038 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.136 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.234 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.332 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.528    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.822 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.320    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.108 r  sum_cm_ch_cl_reg[127]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.108    sum_cm_ch_cl00_out[126]
    SLICE_X57Y31         FDRE                                         r  sum_cm_ch_cl_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.294     8.903    clk_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  sum_cm_ch_cl_reg[126]/C
                         clock pessimism              0.406     9.308    
                         clock uncertainty           -0.035     9.273    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.059     9.332    sum_cm_ch_cl_reg[126]
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 4.350ns (91.922%)  route 0.382ns (8.079%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 8.843 - 5.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.394     4.312    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X51Y2          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.348     4.660 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.374     5.035    u_kara_mult_66bit_cm/mult_cm_out[1]
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.242     5.277 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.277    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.734 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.832 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.832    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.930 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.930    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.028 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.028    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.126 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.126    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.224 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.322 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.322    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.420 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.420    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.518 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.616 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.616    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.714 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.714    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.812 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.910 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.008 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.106 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.106    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.204 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.302 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.400 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.498 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.596 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.596    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.694 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.792 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.792    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.890 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.890    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.988 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.988    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.086 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.094    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.192 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.192    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.290 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.290    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.388 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.388    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.486 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.486    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.584 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.682 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.682    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.780 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.780    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.045 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.045    sum_cm_ch01_out[129]
    SLICE_X52Y32         FDRE                                         r  sum_cm_ch_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.234     8.843    clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  sum_cm_ch_reg[129]/C
                         clock pessimism              0.406     9.248    
                         clock uncertainty           -0.035     9.213    
    SLICE_X52Y32         FDRE (Setup_fdre_C_D)        0.059     9.272    sum_cm_ch_reg[129]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 4.345ns (91.913%)  route 0.382ns (8.087%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 8.843 - 5.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.394     4.312    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X51Y2          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.348     4.660 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.374     5.035    u_kara_mult_66bit_cm/mult_cm_out[1]
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.242     5.277 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.277    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X52Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.734 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.832 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.832    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.930 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.930    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.028 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.028    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.126 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.126    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.224 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.322 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.322    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.420 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.420    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.518 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.616 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.616    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.714 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.714    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.812 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.910 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.008 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.106 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.106    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.204 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.302 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.400 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.498 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.596 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.596    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.694 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.792 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.792    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.890 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.890    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.988 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.988    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.086 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.094    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.192 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.192    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.290 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.290    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.388 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.388    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.486 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.486    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.584 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.682 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.682    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.780 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.780    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.040 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.040    sum_cm_ch01_out[131]
    SLICE_X52Y32         FDRE                                         r  sum_cm_ch_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.234     8.843    clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  sum_cm_ch_reg[131]/C
                         clock pessimism              0.406     9.248    
                         clock uncertainty           -0.035     9.213    
    SLICE_X52Y32         FDRE (Setup_fdre_C_D)        0.059     9.272    sum_cm_ch_reg[131]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 4.116ns (87.362%)  route 0.595ns (12.638%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 8.903 - 5.000 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.459     4.377    clk_IBUF_BUFG
    SLICE_X58Y2          FDRE                                         r  mult_ch_out_1r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.433     4.810 r  mult_ch_out_1r_reg[1]/Q
                         net (fo=2, routed)           0.587     5.398    mult_ch_out_1r[1]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.105     5.503 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.503    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.960 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.960    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.058 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.058    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.156 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.254 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.352 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.450 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.450    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.548 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.646 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.646    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.744 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.842 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.940 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.940    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.038 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.136 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.234 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.332 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.430 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.528    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.626 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.724 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.822 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.920 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.920    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.018 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.116 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.214 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.214    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.312 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.320    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.418    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.089 r  sum_cm_ch_cl_reg[127]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.089    sum_cm_ch_cl00_out[124]
    SLICE_X57Y31         FDRE                                         r  sum_cm_ch_cl_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       1.294     8.903    clk_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  sum_cm_ch_cl_reg[124]/C
                         clock pessimism              0.406     9.308    
                         clock uncertainty           -0.035     9.273    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.059     9.332    sum_cm_ch_cl_reg[124]
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  0.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_1_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_1_tmp_1r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.567%)  route 0.195ns (60.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.558     1.533    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X49Y8          FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_1_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDRE (Prop_fdre_C_Q)         0.128     1.661 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_1_tmp_reg[3]/Q
                         net (fo=1, routed)           0.195     1.857    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_1_tmp_reg_n_0_[3]
    SLICE_X52Y10         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_1_tmp_1r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.821     2.045    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_1_tmp_1r_reg[3]/C
                         clock pessimism             -0.254     1.791    
    SLICE_X52Y10         FDRE (Hold_fdre_C_D)         0.017     1.808    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_1_tmp_1r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/sum_0_tmp_1r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cl/mult_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.006%)  route 0.251ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.560     1.535    u_kara_mult_66bit_cl/clk_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  u_kara_mult_66bit_cl/sum_0_tmp_1r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  u_kara_mult_66bit_cl/sum_0_tmp_1r_reg[5]/Q
                         net (fo=1, routed)           0.251     1.927    u_kara_mult_66bit_cl/sum_0_tmp_1r_reg_n_0_[5]
    SLICE_X53Y0          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.824     2.048    u_kara_mult_66bit_cl/clk_IBUF_BUFG
    SLICE_X53Y0          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[5]/C
                         clock pessimism             -0.254     1.794    
    SLICE_X53Y0          FDRE (Hold_fdre_C_D)         0.075     1.869    u_kara_mult_66bit_cl/mult_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_2_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.964%)  route 0.209ns (62.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.554     1.529    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_2_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_2_tmp_reg[14]/Q
                         net (fo=1, routed)           0.209     1.866    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_2_tmp[14]
    SLICE_X50Y31         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.814     2.038    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[48]/C
                         clock pessimism             -0.254     1.784    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.023     1.807    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_0_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_0_tmp_1r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.421%)  route 0.171ns (53.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.554     1.529    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X46Y17         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_0_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.148     1.677 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_0_tmp_reg[14]/Q
                         net (fo=1, routed)           0.171     1.848    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_0_tmp_reg_n_0_[14]
    SLICE_X50Y17         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_0_tmp_1r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.815     2.039    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_0_tmp_1r_reg[14]/C
                         clock pessimism             -0.254     1.785    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.000     1.785    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_0_tmp_1r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_1_tmp_1r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.421%)  route 0.171ns (53.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.547     1.522    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_1_tmp_1r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.148     1.670 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_1_tmp_1r_reg[9]/Q
                         net (fo=1, routed)           0.171     1.841    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_1_tmp_1r[9]
    SLICE_X50Y25         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.807     2.031    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[26]/C
                         clock pessimism             -0.254     1.777    
    SLICE_X50Y25         FDRE (Hold_fdre_C_D)        -0.001     1.776    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cm/sum_1_tmp_1r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/mult_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.532%)  route 0.213ns (62.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.557     1.532    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X45Y12         FDRE                                         r  u_kara_mult_66bit_cm/sum_1_tmp_1r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  u_kara_mult_66bit_cm/sum_1_tmp_1r_reg[7]/Q
                         net (fo=1, routed)           0.213     1.873    u_kara_mult_66bit_cm/sum_1_tmp_1r_reg_n_0_[7]
    SLICE_X51Y12         FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.819     2.043    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X51Y12         FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[40]/C
                         clock pessimism             -0.254     1.789    
    SLICE_X51Y12         FDRE (Hold_fdre_C_D)         0.019     1.808    u_kara_mult_66bit_cm/mult_out_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_0_tmp_1r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.962%)  route 0.209ns (56.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.550     1.525    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_0_tmp_1r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_0_tmp_1r_reg[3]/Q
                         net (fo=1, routed)           0.209     1.898    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/sum_0_tmp_1r[3]
    SLICE_X51Y19         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.813     2.037    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[3]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.046     1.829    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_0_tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.051%)  route 0.217ns (62.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.558     1.533    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.128     1.661 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[11]/Q
                         net (fo=1, routed)           0.217     1.879    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_cl_out_3r_reg_n_0_[11]
    SLICE_X52Y9          FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_0_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.822     2.046    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_0_tmp_reg[11]/C
                         clock pessimism             -0.254     1.792    
    SLICE_X52Y9          FDRE (Hold_fdre_C_D)         0.017     1.809    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_0_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cm/sum_2_tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/mult_out_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.599%)  route 0.222ns (63.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.550     1.525    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  u_kara_mult_66bit_cm/sum_2_tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  u_kara_mult_66bit_cm/sum_2_tmp_reg[18]/Q
                         net (fo=1, routed)           0.222     1.875    u_kara_mult_66bit_cm/sum_2_tmp_reg_n_0_[18]
    SLICE_X51Y21         FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.811     2.035    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[84]/C
                         clock pessimism             -0.254     1.781    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.023     1.804    u_kara_mult_66bit_cm/mult_out_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cm/sum_0_tmp_1r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/mult_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.414%)  route 0.214ns (62.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.557     1.532    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  u_kara_mult_66bit_cm/sum_0_tmp_1r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  u_kara_mult_66bit_cm/sum_0_tmp_1r_reg[31]/Q
                         net (fo=1, routed)           0.214     1.874    u_kara_mult_66bit_cm/sum_0_tmp_1r_reg_n_0_[31]
    SLICE_X50Y8          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=10631, routed)       0.822     2.046    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[31]/C
                         clock pessimism             -0.254     1.792    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.011     1.803    u_kara_mult_66bit_cm/mult_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y10   u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y4    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y6    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y3    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y0    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y1    u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y11   u_kara_mult_66bit_cm/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y7    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y9    u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y2    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X39Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_1r_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X17Y17  u_kara_mult_66bit_cm/kara_in_ah_1r_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X39Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_1r_reg[7]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X19Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/kara_in_al_1r_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X19Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/kara_in_al_1r_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X19Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/kara_in_al_1r_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X19Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/kara_in_al_1r_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X19Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/kara_in_al_1r_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X19Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/kara_in_al_1r_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X40Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X18Y21  u_kara_mult_66bit_cm/kara_in_ah_1r_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X18Y21  u_kara_mult_66bit_cm/kara_in_ah_1r_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X17Y21  u_kara_mult_66bit_cm/kara_in_ah_1r_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X20Y28  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/kara_in_ah_1r_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X20Y28  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/kara_in_ah_1r_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X20Y28  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/kara_in_ah_1r_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X20Y21  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/kara_in_ah_1r_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X8Y22   u_kara_mult_66bit_cm/kara_in_al_1r_reg[23]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X16Y21  u_kara_mult_66bit_cm/kara_in_al_1r_reg[24]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X9Y22   u_kara_mult_66bit_cm/kara_in_al_1r_reg[25]/C



