Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Z6-10G\027\Z8_out_5G_3.20_20220523\Z8out_5G_3.21\src\param_tx\shuttersync\shuttersync_ram_position.ip --block-symbol-file --output-directory=E:\Z6-10G\027\Z8_out_5G_3.20_20220523\Z8out_5G_3.21\src\param_tx\shuttersync\shuttersync_ram_position --family="Arria 10" --part=10AX027H4F34E3SG
: shuttersync_ram_position.ram_2port_0: Targeting device family: Arria 10.
: shuttersync_ram_position.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: shuttersync_ram_position.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Z6-10G\027\Z8_out_5G_3.20_20220523\Z8out_5G_3.21\src\param_tx\shuttersync\shuttersync_ram_position.ip --synthesis=VERILOG --output-directory=E:\Z6-10G\027\Z8_out_5G_3.20_20220523\Z8out_5G_3.21\src\param_tx\shuttersync\shuttersync_ram_position --family="Arria 10" --part=10AX027H4F34E3SG
: shuttersync_ram_position.ram_2port_0: Targeting device family: Arria 10.
: shuttersync_ram_position.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: shuttersync_ram_position.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: shuttersync_ram_position: "Transforming system: shuttersync_ram_position"
Info: shuttersync_ram_position: "Naming system components in system: shuttersync_ram_position"
Info: shuttersync_ram_position: "Processing generation queue"
Info: shuttersync_ram_position: "Generating: shuttersync_ram_position"
Info: shuttersync_ram_position: "Generating: shuttersync_ram_position_ram_2port_181_myq7obq"
Info: shuttersync_ram_position: Done "shuttersync_ram_position" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in shuttersync_ram_position. No files generated.
Info: Finished: Generate IP Core Documentation
