name: USART
description: LPC5411x USARTs
alternatePeripheral: FLEXCOMM0
groupName: USART
headerStructName: USART
source: LPC54S018 SVD (MCUX_2.16.100)
params:
  - name: rx_req
    type: int
    description: DMA receive channel
  - name: tx_req
    type: int
    description: DMA transmit channel
registers:
  - name: CFG
    description: Configuration register. Basic USART configuration settings that typically are not changed during operation.
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 16636925
    fields:
      - name: ENABLE
        description: USART Enable.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. The USART is disabled and the internal state machine and counters are reset. While Enable = 0, all USART interrupts and DMA transfers are disabled. When Enable is set again, CFG and most other control bits remain unchanged. When re-enabled, the USART will immediately be ready to transmit because the transmitter has been reset and is therefore available.
            value: 0
          - name: ENABLED
            description: Enabled. The USART is enabled for operation.
            value: 1
      - name: DATALEN
        description: Selects the data size for the USART.
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: BIT_7
            description: 7 bit Data length.
            value: 0
          - name: BIT_8
            description: 8 bit Data length.
            value: 1
          - name: BIT_9
            description: 9 bit data length. The 9th bit is commonly used for addressing in multidrop mode. See the ADDRDET bit in the CTL register.
            value: 2
      - name: PARITYSEL
        description: Selects what type of parity is used by the USART.
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: NO_PARITY
            description: No parity.
            value: 0
          - name: EVEN_PARITY
            description: Even parity. Adds a bit to each character such that the number of 1s in a transmitted character is even, and the number of 1s in a received character is expected to be even.
            value: 2
          - name: ODD_PARITY
            description: Odd parity. Adds a bit to each character such that the number of 1s in a transmitted character is odd, and the number of 1s in a received character is expected to be odd.
            value: 3
      - name: STOPLEN
        description: Number of stop bits appended to transmitted data. Only a single stop bit is required for received data.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: BIT_1
            description: 1 stop bit.
            value: 0
          - name: BITS_2
            description: 2 stop bits. This setting should only be used for asynchronous communication.
            value: 1
      - name: MODE32K
        description: Selects standard or 32 kHz clocking mode.
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. USART uses standard clocking.
            value: 0
          - name: ENABLED
            description: Enabled. USART uses the 32 kHz clock from the RTC oscillator as the clock source to the BRG, and uses a special bit clocking scheme.
            value: 1
      - name: LINMODE
        description: LIN break mode enable.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. Break detect and generate is configured for normal operation.
            value: 0
          - name: ENABLED
            description: Enabled. Break detect and generate is configured for LIN bus operation.
            value: 1
      - name: CTSEN
        description: CTS Enable. Determines whether CTS is used for flow control. CTS can be from the input pin, or from the USART's own RTS if loopback mode is enabled.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: No flow control. The transmitter does not receive any automatic flow control signal.
            value: 0
          - name: ENABLED
            description: Flow control enabled. The transmitter uses the CTS input (or RTS output in loopback mode) for flow control purposes.
            value: 1
      - name: SYNCEN
        description: Selects synchronous or asynchronous operation.
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASYNCHRONOUS_MODE
            description: Asynchronous mode.
            value: 0
          - name: SYNCHRONOUS_MODE
            description: Synchronous mode.
            value: 1
      - name: CLKPOL
        description: Selects the clock polarity and sampling edge of received data in synchronous mode.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: FALLING_EDGE
            description: Falling edge. Un_RXD is sampled on the falling edge of SCLK.
            value: 0
          - name: RISING_EDGE
            description: Rising edge. Un_RXD is sampled on the rising edge of SCLK.
            value: 1
      - name: SYNCMST
        description: Synchronous mode Master select.
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: SLAVE
            description: Slave. When synchronous mode is enabled, the USART is a slave.
            value: 0
          - name: MASTER
            description: Master. When synchronous mode is enabled, the USART is a master.
            value: 1
      - name: LOOP
        description: Selects data loopback mode.
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NORMAL
            description: Normal operation.
            value: 0
          - name: LOOPBACK
            description: Loopback mode. This provides a mechanism to perform diagnostic loopback testing for USART data. Serial data from the transmitter (Un_TXD) is connected internally to serial input of the receive (Un_RXD). Un_TXD and Un_RTS activity will also appear on external pins if these functions are configured to appear on device pins. The receiver RTS signal is also looped back to CTS and performs flow control if enabled by CTSEN.
            value: 1
      - name: OETA
        description: Output Enable Turnaround time enable for RS-485 operation.
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. If selected by OESEL, the Output Enable signal deasserted at the end of the last stop bit of a transmission.
            value: 0
          - name: ENABLED
            description: Enabled. If selected by OESEL, the Output Enable signal remains asserted for one character time after the end of the last stop bit of a transmission. OE will also remain asserted if another transmit begins before it is deasserted.
            value: 1
      - name: AUTOADDR
        description: Automatic Address matching enable.
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. When addressing is enabled by ADDRDET, address matching is done by software. This provides the possibility of versatile addressing (e.g. respond to more than one address).
            value: 0
          - name: ENABLED
            description: Enabled. When addressing is enabled by ADDRDET, address matching is done by hardware, using the value in the ADDR register as the address to match.
            value: 1
      - name: OESEL
        description: Output Enable Select.
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: STANDARD
            description: Standard. The RTS signal is used as the standard flow control function.
            value: 0
          - name: RS_485
            description: RS-485. The RTS signal configured to provide an output enable signal to control an RS-485 transceiver.
            value: 1
      - name: OEPOL
        description: Output Enable Polarity.
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: LOW
            description: Low. If selected by OESEL, the output enable is active low.
            value: 0
          - name: HIGH
            description: High. If selected by OESEL, the output enable is active high.
            value: 1
      - name: RXPOL
        description: Receive data polarity.
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: STANDARD
            description: Standard. The RX signal is used as it arrives from the pin. This means that the RX rest value is 1, start bit is 0, data is not inverted, and the stop bit is 1.
            value: 0
          - name: INVERTED
            description: Inverted. The RX signal is inverted before being used by the USART. This means that the RX rest value is 0, start bit is 1, data is inverted, and the stop bit is 0.
            value: 1
      - name: TXPOL
        description: Transmit data polarity.
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: STANDARD
            description: Standard. The TX signal is sent out without change. This means that the TX rest value is 1, start bit is 0, data is not inverted, and the stop bit is 1.
            value: 0
          - name: INVERTED
            description: Inverted. The TX signal is inverted by the USART before being sent out. This means that the TX rest value is 0, start bit is 1, data is inverted, and the stop bit is 0.
            value: 1
  - name: CTL
    description: Control register. USART control settings that are more likely to change during operation.
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 66374
    fields:
      - name: TXBRKEN
        description: Break Enable.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NORMAL
            description: Normal operation.
            value: 0
          - name: CONTINOUS
            description: Continuous break. Continuous break is sent immediately when this bit is set, and remains until this bit is cleared. A break may be sent without danger of corrupting any currently transmitting character if the transmitter is first disabled (TXDIS in CTL is set) and then waiting for the transmitter to be disabled (TXDISINT in STAT = 1) before writing 1 to TXBRKEN.
            value: 1
      - name: ADDRDET
        description: Enable address detect mode.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. The USART presents all incoming data.
            value: 0
          - name: ENABLED
            description: Enabled. The USART receiver ignores incoming data that does not have the most significant bit of the data (typically the 9th bit) = 1. When the data MSB bit = 1, the receiver treats the incoming data normally, generating a received data interrupt. Software can then check the data to see if this is an address that should be handled. If it is, the ADDRDET bit is cleared by software and further incoming data is handled normally.
            value: 1
      - name: TXDIS
        description: Transmit Disable.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ENABLED
            description: Not disabled. USART transmitter is not disabled.
            value: 0
          - name: DISABLED
            description: Disabled. USART transmitter is disabled after any character currently being transmitted is complete. This feature can be used to facilitate software flow control.
            value: 1
      - name: CC
        description: Continuous Clock generation. By default, SCLK is only output while data is being transmitted in synchronous mode.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: CLOCK_ON_CHARACTER
            description: Clock on character. In synchronous mode, SCLK cycles only when characters are being sent on Un_TXD or to complete a character that is being received.
            value: 0
          - name: CONTINOUS_CLOCK
            description: Continuous clock. SCLK runs continuously in synchronous mode, allowing characters to be received on Un_RxD independently from transmission on Un_TXD).
            value: 1
      - name: CLRCCONRX
        description: Clear Continuous Clock.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_EFFECT
            description: No effect. No effect on the CC bit.
            value: 0
          - name: AUTO_CLEAR
            description: Auto-clear. The CC bit is automatically cleared when a complete character has been received. This bit is cleared at the same time.
            value: 1
      - name: AUTOBAUD
        description: Autobaud enable.
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. USART is in normal operating mode.
            value: 0
          - name: ENABLED
            description: Enabled. USART is in autobaud mode. This bit should only be set when the USART receiver is idle. The first start bit of RX is measured and used the update the BRG register to match the received data rate. AUTOBAUD is cleared once this process is complete, or if there is an AERR.
            value: 1
  - name: STAT
    description: Status register. The complete status value can be read here. Writing ones clears some bits in the register. Some bits can be cleared by writing a 1 to them.
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 10
    resetMask: 1114
    fields:
      - name: RXIDLE
        description: Receiver Idle. When 0, indicates that the receiver is currently in the process of receiving data. When 1, indicates that the receiver is not currently in the process of receiving data.
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: TXIDLE
        description: Transmitter Idle. When 0, indicates that the transmitter is currently in the process of sending data.When 1, indicate that the transmitter is not currently in the process of sending data.
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: CTS
        description: This bit reflects the current state of the CTS signal, regardless of the setting of the CTSEN bit in the CFG register. This will be the value of the CTS input pin unless loopback mode is enabled.
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: DELTACTS
        description: This bit is set when a change in the state is detected for the CTS flag above. This bit is cleared by software.
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: TXDISSTAT
        description: Transmitter Disabled Status flag. When 1, this bit indicates that the USART transmitter is fully idle after being disabled via the TXDIS bit in the CFG register (TXDIS = 1).
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: RXBRK
        description: Received Break. This bit reflects the current state of the receiver break detection logic. It is set when the Un_RXD pin remains low for 16 bit times. Note that FRAMERRINT will also be set when this condition occurs because the stop bit(s) for the character would be missing. RXBRK is cleared when the Un_RXD pin goes high.
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: DELTARXBRK
        description: This bit is set when a change in the state of receiver break detection occurs. Cleared by software.
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: START
        description: This bit is set when a start is detected on the receiver input. Its purpose is primarily to allow wake-up from Deep-sleep or Power-down mode immediately when a start is detected. Cleared by software.
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: FRAMERRINT
        description: Framing Error interrupt flag. This flag is set when a character is received with a missing stop bit at the expected location. This could be an indication of a baud rate or configuration mismatch with the transmitting source.
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: PARITYERRINT
        description: Parity Error interrupt flag. This flag is set when a parity error is detected in a received character.
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: RXNOISEINT
        description: Received Noise interrupt flag. Three samples of received data are taken in order to determine the value of each received data bit, except in synchronous mode. This acts as a noise filter if one sample disagrees. This flag is set when a received data bit contains one disagreeing sample. This could indicate line noise, a baud rate or character format mismatch, or loss of synchronization during data reception.
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: ABERR
        description: Auto baud Error. An auto baud error can occur if the BRG counts to its limit before the end of the start bit that is being measured, essentially an auto baud time-out.
        bitOffset: 16
        bitWidth: 1
        access: write-only
  - name: INTENSET
    description: Interrupt Enable read and Set register for USART (not FIFO) status. Contains individual interrupt enable bits for each potential USART interrupt. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set.
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 129128
    fields:
      - name: TXIDLEEN
        description: When 1, enables an interrupt when the transmitter becomes idle (TXIDLE = 1).
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: DELTACTSEN
        description: When 1, enables an interrupt when there is a change in the state of the CTS input.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: TXDISEN
        description: When 1, enables an interrupt when the transmitter is fully disabled as indicated by the TXDISINT flag in STAT. See description of the TXDISINT bit for details.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: DELTARXBRKEN
        description: When 1, enables an interrupt when a change of state has occurred in the detection of a received break condition (break condition asserted or deasserted).
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: STARTEN
        description: When 1, enables an interrupt when a received start bit has been detected.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: FRAMERREN
        description: When 1, enables an interrupt when a framing error has been detected.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PARITYERREN
        description: When 1, enables an interrupt when a parity error has been detected.
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: RXNOISEEN
        description: When 1, enables an interrupt when noise is detected. See description of the RXNOISEINT bit in Table 354.
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: ABERREN
        description: When 1, enables an interrupt when an auto baud error occurs.
        bitOffset: 16
        bitWidth: 1
        access: read-write
  - name: INTENCLR
    description: Interrupt Enable Clear register. Allows clearing any combination of bits in the INTENSET register. Writing a 1 to any implemented bit position causes the corresponding bit to be cleared.
    addressOffset: 16
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 0
    fields:
      - name: TXIDLECLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: DELTACTSCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: TXDISCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: DELTARXBRKCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: STARTCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: FRAMERRCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: PARITYERRCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: RXNOISECLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: ABERRCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 16
        bitWidth: 1
        access: write-only
  - name: BRG
    description: Baud Rate Generator register. 16-bit integer baud rate divisor value.
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 65535
    fields:
      - name: BRGVAL
        description: This value is used to divide the USART input clock to determine the baud rate, based on the input clock from the FRG. 0 = FCLK is used directly by the USART function. 1 = FCLK is divided by 2 before use by the USART function. 2 = FCLK is divided by 3 before use by the USART function. 0xFFFF = FCLK is divided by 65,536 before use by the USART function.
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: INTSTAT
    description: Interrupt status register. Reflects interrupts that are currently enabled.
    addressOffset: 36
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 129384
    fields:
      - name: TXIDLE
        description: Transmitter Idle status.
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: DELTACTS
        description: This bit is set when a change in the state of the CTS input is detected.
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: TXDISINT
        description: Transmitter Disabled Interrupt flag.
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: DELTARXBRK
        description: This bit is set when a change in the state of receiver break detection occurs.
        bitOffset: 11
        bitWidth: 1
        access: read-only
      - name: START
        description: This bit is set when a start is detected on the receiver input.
        bitOffset: 12
        bitWidth: 1
        access: read-only
      - name: FRAMERRINT
        description: Framing Error interrupt flag.
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: PARITYERRINT
        description: Parity Error interrupt flag.
        bitOffset: 14
        bitWidth: 1
        access: read-only
      - name: RXNOISEINT
        description: Received Noise interrupt flag.
        bitOffset: 15
        bitWidth: 1
        access: read-only
      - name: ABERRINT
        description: Auto baud Error Interrupt flag.
        bitOffset: 16
        bitWidth: 1
        access: read-only
  - name: OSR
    description: Oversample selection register for asynchronous communication.
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: OSRVAL
        description: Oversample Selection Value. 0 to 3 = not supported 0x4 = 5 function clocks are used to transmit and receive each data bit. 0x5 = 6 function clocks are used to transmit and receive each data bit. 0xF= 16 function clocks are used to transmit and receive each data bit.
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: ADDR
    description: Address register for automatic address matching.
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: ADDRESS
        description: 8-bit address used with automatic address matching. Used when address detection is enabled (ADDRDET in CTL = 1) and automatic address matching is enabled (AUTOADDR in CFG = 1).
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: FIFOCFG
    description: FIFO configuration and enable register.
    addressOffset: 3584
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 520243
    fields:
      - name: ENABLETX
        description: Enable the transmit FIFO.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: The transmit FIFO is not enabled.
            value: 0
          - name: ENABLED
            description: The transmit FIFO is enabled.
            value: 1
      - name: ENABLERX
        description: Enable the receive FIFO.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: The receive FIFO is not enabled.
            value: 0
          - name: ENABLED
            description: The receive FIFO is enabled.
            value: 1
      - name: SIZE
        description: FIFO size configuration. This is a read-only field. 0x0 = FIFO is configured as 16 entries of 8 bits. 0x1, 0x2, 0x3 = not applicable to USART.
        bitOffset: 4
        bitWidth: 2
        access: read-only
      - name: DMATX
        description: DMA configuration for transmit.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: DMA is not used for the transmit function.
            value: 0
          - name: ENABLED
            description: Trigger DMA for the transmit function if the FIFO is not full. Generally, data interrupts would be disabled if DMA is enabled.
            value: 1
      - name: DMARX
        description: DMA configuration for receive.
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: DMA is not used for the receive function.
            value: 0
          - name: ENABLED
            description: Trigger DMA for the receive function if the FIFO is not empty. Generally, data interrupts would be disabled if DMA is enabled.
            value: 1
      - name: WAKETX
        description: Wake-up for transmit FIFO level. This allows the device to be woken from reduced power modes (up to power-down, as long as the peripheral function works in that power mode) without enabling the TXLVL interrupt. Only DMA wakes up, processes data, and goes back to sleep. The CPU will remain stopped until woken by another cause, such as DMA completion. See Hardware Wake-up control register.
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Only enabled interrupts will wake up the device form reduced power modes.
            value: 0
          - name: ENABLED
            description: A device wake-up for DMA will occur if the transmit FIFO level reaches the value specified by TXLVL in FIFOTRIG, even when the TXLVL interrupt is not enabled.
            value: 1
      - name: WAKERX
        description: Wake-up for receive FIFO level. This allows the device to be woken from reduced power modes (up to power-down, as long as the peripheral function works in that power mode) without enabling the TXLVL interrupt. Only DMA wakes up, processes data, and goes back to sleep. The CPU will remain stopped until woken by another cause, such as DMA completion. See Hardware Wake-up control register.
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Only enabled interrupts will wake up the device form reduced power modes.
            value: 0
          - name: ENABLED
            description: A device wake-up for DMA will occur if the receive FIFO level reaches the value specified by RXLVL in FIFOTRIG, even when the RXLVL interrupt is not enabled.
            value: 1
      - name: EMPTYTX
        description: Empty command for the transmit FIFO. When a 1 is written to this bit, the TX FIFO is emptied.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: EMPTYRX
        description: Empty command for the receive FIFO. When a 1 is written to this bit, the RX FIFO is emptied.
        bitOffset: 17
        bitWidth: 1
        access: read-write
  - name: FIFOSTAT
    description: FIFO status register.
    addressOffset: 3588
    size: 32
    access: read-write
    resetValue: 48
    resetMask: 2039803
    fields:
      - name: TXERR
        description: TX FIFO error. Will be set if a transmit FIFO error occurs. This could be an overflow caused by pushing data into a full FIFO, or by an underflow if the FIFO is empty when data is needed. Cleared by writing a 1 to this bit.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: RXERR
        description: RX FIFO error. Will be set if a receive FIFO overflow occurs, caused by software or DMA not emptying the FIFO fast enough. Cleared by writing a 1 to this bit.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PERINT
        description: Peripheral interrupt. When 1, this indicates that the peripheral function has asserted an interrupt. The details can be found by reading the peripheral's STAT register.
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: TXEMPTY
        description: Transmit FIFO empty. When 1, the transmit FIFO is empty. The peripheral may still be processing the last piece of data.
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: TXNOTFULL
        description: Transmit FIFO not full. When 1, the transmit FIFO is not full, so more data can be written. When 0, the transmit FIFO is full and another write would cause it to overflow.
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: RXNOTEMPTY
        description: Receive FIFO not empty. When 1, the receive FIFO is not empty, so data can be read. When 0, the receive FIFO is empty.
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: RXFULL
        description: Receive FIFO full. When 1, the receive FIFO is full. Data needs to be read out to prevent the peripheral from causing an overflow.
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: TXLVL
        description: Transmit FIFO current level. A 0 means the TX FIFO is currently empty, and the TXEMPTY and TXNOTFULL flags will be 1. Other values tell how much data is actually in the TX FIFO at the point where the read occurs. If the TX FIFO is full, the TXEMPTY and TXNOTFULL flags will be 0.
        bitOffset: 8
        bitWidth: 5
        access: read-only
      - name: RXLVL
        description: Receive FIFO current level. A 0 means the RX FIFO is currently empty, and the RXFULL and RXNOTEMPTY flags will be 0. Other values tell how much data is actually in the RX FIFO at the point where the read occurs. If the RX FIFO is full, the RXFULL and RXNOTEMPTY flags will be 1.
        bitOffset: 16
        bitWidth: 5
        access: read-only
  - name: FIFOTRIG
    description: FIFO trigger settings for interrupt and DMA request.
    addressOffset: 3592
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 986883
    fields:
      - name: TXLVLENA
        description: Transmit FIFO level trigger enable. This trigger will become an interrupt if enabled in FIFOINTENSET, or a DMA trigger if DMATX in FIFOCFG is set.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Transmit FIFO level does not generate a FIFO level trigger.
            value: 0
          - name: ENABLED
            description: An trigger will be generated if the transmit FIFO level reaches the value specified by the TXLVL field in this register.
            value: 1
      - name: RXLVLENA
        description: Receive FIFO level trigger enable. This trigger will become an interrupt if enabled in FIFOINTENSET, or a DMA trigger if DMARX in FIFOCFG is set.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Receive FIFO level does not generate a FIFO level trigger.
            value: 0
          - name: ENABLED
            description: An trigger will be generated if the receive FIFO level reaches the value specified by the RXLVL field in this register.
            value: 1
      - name: TXLVL
        description: Transmit FIFO level trigger point. This field is used only when TXLVLENA = 1. If enabled to do so, the FIFO level can wake up the device just enough to perform DMA, then return to the reduced power mode. See Hardware Wake-up control register. 0 = trigger when the TX FIFO becomes empty. 1 = trigger when the TX FIFO level decreases to one entry. 15 = trigger when the TX FIFO level decreases to 15 entries (is no longer full).
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: RXLVL
        description: Receive FIFO level trigger point. The RX FIFO level is checked when a new piece of data is received. This field is used only when RXLVLENA = 1. If enabled to do so, the FIFO level can wake up the device just enough to perform DMA, then return to the reduced power mode. See Hardware Wake-up control register. 0 = trigger when the RX FIFO has received one entry (is no longer empty). 1 = trigger when the RX FIFO has received two entries. 15 = trigger when the RX FIFO has received 16 entries (has become full).
        bitOffset: 16
        bitWidth: 4
        access: read-write
  - name: FIFOINTENSET
    description: FIFO interrupt enable set (enable) and read register.
    addressOffset: 3600
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 15
    fields:
      - name: TXERR
        description: Determines whether an interrupt occurs when a transmit error occurs, based on the TXERR flag in the FIFOSTAT register.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: No interrupt will be generated for a transmit error.
            value: 0
          - name: ENABLED
            description: An interrupt will be generated when a transmit error occurs.
            value: 1
      - name: RXERR
        description: Determines whether an interrupt occurs when a receive error occurs, based on the RXERR flag in the FIFOSTAT register.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: No interrupt will be generated for a receive error.
            value: 0
          - name: ENABLED
            description: An interrupt will be generated when a receive error occurs.
            value: 1
      - name: TXLVL
        description: Determines whether an interrupt occurs when a the transmit FIFO reaches the level specified by the TXLVL field in the FIFOTRIG register.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: No interrupt will be generated based on the TX FIFO level.
            value: 0
          - name: ENABLED
            description: If TXLVLENA in the FIFOTRIG register = 1, an interrupt will be generated when the TX FIFO level decreases to the level specified by TXLVL in the FIFOTRIG register.
            value: 1
      - name: RXLVL
        description: Determines whether an interrupt occurs when a the receive FIFO reaches the level specified by the TXLVL field in the FIFOTRIG register.
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: No interrupt will be generated based on the RX FIFO level.
            value: 0
          - name: ENABLED
            description: If RXLVLENA in the FIFOTRIG register = 1, an interrupt will be generated when the when the RX FIFO level increases to the level specified by RXLVL in the FIFOTRIG register.
            value: 1
  - name: FIFOINTENCLR
    description: FIFO interrupt enable clear (disable) and read register.
    addressOffset: 3604
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 15
    fields:
      - name: TXERR
        description: Writing one clears the corresponding bits in the FIFOINTENSET register.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: RXERR
        description: Writing one clears the corresponding bits in the FIFOINTENSET register.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TXLVL
        description: Writing one clears the corresponding bits in the FIFOINTENSET register.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: RXLVL
        description: Writing one clears the corresponding bits in the FIFOINTENSET register.
        bitOffset: 3
        bitWidth: 1
        access: read-write
  - name: FIFOINTSTAT
    description: FIFO interrupt status register.
    addressOffset: 3608
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 31
    fields:
      - name: TXERR
        description: TX FIFO error.
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: RXERR
        description: RX FIFO error.
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: TXLVL
        description: Transmit FIFO level interrupt.
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: RXLVL
        description: Receive FIFO level interrupt.
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: PERINT
        description: Peripheral interrupt.
        bitOffset: 4
        bitWidth: 1
        access: read-only
  - name: FIFOWR
    description: FIFO write data.
    addressOffset: 3616
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 0
    fields:
      - name: TXDATA
        description: Transmit data to the FIFO.
        bitOffset: 0
        bitWidth: 9
        access: write-only
  - name: FIFORD
    description: FIFO read data.
    addressOffset: 3632
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 57855
    fields:
      - name: RXDATA
        description: Received data from the FIFO. The number of bits used depends on the DATALEN and PARITYSEL settings.
        bitOffset: 0
        bitWidth: 9
        access: read-only
      - name: FRAMERR
        description: Framing Error status flag. This bit reflects the status for the data it is read along with from the FIFO, and indicates that the character was received with a missing stop bit at the expected location. This could be an indication of a baud rate or configuration mismatch with the transmitting source.
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: PARITYERR
        description: Parity Error status flag. This bit reflects the status for the data it is read along with from the FIFO. This bit will be set when a parity error is detected in a received character.
        bitOffset: 14
        bitWidth: 1
        access: read-only
      - name: RXNOISE
        description: Received Noise flag. See description of the RxNoiseInt bit in Table 354.
        bitOffset: 15
        bitWidth: 1
        access: read-only
  - name: FIFORDNOPOP
    description: FIFO data read with no FIFO pop.
    addressOffset: 3648
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 57855
    fields:
      - name: RXDATA
        description: Received data from the FIFO. The number of bits used depends on the DATALEN and PARITYSEL settings.
        bitOffset: 0
        bitWidth: 9
        access: read-only
      - name: FRAMERR
        description: Framing Error status flag. This bit reflects the status for the data it is read along with from the FIFO, and indicates that the character was received with a missing stop bit at the expected location. This could be an indication of a baud rate or configuration mismatch with the transmitting source.
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: PARITYERR
        description: Parity Error status flag. This bit reflects the status for the data it is read along with from the FIFO. This bit will be set when a parity error is detected in a received character.
        bitOffset: 14
        bitWidth: 1
        access: read-only
      - name: RXNOISE
        description: Received Noise flag. See description of the RxNoiseInt bit in Table 354.
        bitOffset: 15
        bitWidth: 1
        access: read-only
  - name: ID
    description: Peripheral identification register.
    addressOffset: 4092
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: APERTURE
        description: 'Aperture: encoded as (aperture size/4K) -1, so 0x00 means a 4K aperture.'
        bitOffset: 0
        bitWidth: 8
        access: read-only
      - name: MINOR_REV
        description: Minor revision of module implementation.
        bitOffset: 8
        bitWidth: 4
        access: read-only
      - name: MAJOR_REV
        description: Major revision of module implementation.
        bitOffset: 12
        bitWidth: 4
        access: read-only
      - name: ID
        description: Module identifier for the selected function.
        bitOffset: 16
        bitWidth: 16
        access: read-only
addressBlocks:
  - offset: 0
    size: 4096
    usage: registers
interrupts:
  - name: FLEXCOMM
