0.7
2020.2
Apr 18 2022
16:05:34
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/AESL_axi_master_gmem.v,1668344330,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/AESL_axi_slave_control.v,1668344330,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/csv_file_dump.svh,1668344330,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dataflow_monitor.sv,1668344330,systemVerilog,D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/nodf_module_interface.svh;D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/upc_loop_interface.svh,,D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dump_file_agent.svh;D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/csv_file_dump.svh;D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/sample_agent.svh;D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/loop_sample_agent.svh;D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/sample_manager.svh;D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/nodf_module_interface.svh;D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/nodf_module_monitor.svh;D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/upc_loop_interface.svh;D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dump_file_agent.svh,1668344330,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut.autotb.v,1668344330,systemVerilog,,,D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/fifo_para.vh,apatb_dut_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut.v,1668343629,systemVerilog,,,,dut,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut_control_s_axi.v,1668343630,systemVerilog,,,,dut_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut_dut_Pipeline_1.v,1668343628,systemVerilog,,,,dut_dut_Pipeline_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut_dut_Pipeline_2.v,1668343628,systemVerilog,,,,dut_dut_Pipeline_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut_dut_Pipeline_3.v,1668343628,systemVerilog,,,,dut_dut_Pipeline_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_38_1.v,1668343628,systemVerilog,,,,dut_dut_Pipeline_VITIS_LOOP_38_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_73_2.v,1668343628,systemVerilog,,,,dut_dut_Pipeline_VITIS_LOOP_73_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut_flow_control_loop_pipe_sequential_init.v,1668343630,systemVerilog,,,,dut_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut_gmem_m_axi.v,1668343629,systemVerilog,,,,dut_gmem_m_axi;dut_gmem_m_axi_fifo;dut_gmem_m_axi_flushManager;dut_gmem_m_axi_load;dut_gmem_m_axi_mem;dut_gmem_m_axi_read;dut_gmem_m_axi_reg_slice;dut_gmem_m_axi_srl;dut_gmem_m_axi_store;dut_gmem_m_axi_throttle;dut_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut_mul_32s_34ns_65_5_1.v,1668343629,systemVerilog,,,,dut_mul_32s_34ns_65_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut_ptr_col2_RAM_AUTO_1R1W.v,1668343630,systemVerilog,,,,dut_ptr_col2_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut_ptr_col_RAM_AUTO_1R1W.v,1668343630,systemVerilog,,,,dut_ptr_col_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/fifo_para.vh,1668344330,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/loop_sample_agent.svh,1668344330,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/nodf_module_interface.svh,1668344330,verilog,,,,nodf_module_intf,,,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/nodf_module_monitor.svh,1668344330,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/sample_agent.svh,1668344330,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/sample_manager.svh,1668344330,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/upc_loop_interface.svh,1668344330,verilog,,,,upc_loop_intf,,,,,,,,
D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/upc_loop_monitor.svh,1668344330,verilog,,,,,,,,,,,,
