
SolarTracker_STM32L412CBU6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008578  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  08008708  08008708  00018708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088a4  080088a4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080088a4  080088a4  000188a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088ac  080088ac  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088ac  080088ac  000188ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080088b0  080088b0  000188b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080088b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002fbc  20000074  08008928  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003030  08008928  00023030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ca70  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a61  00000000  00000000  0003cb14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017e8  00000000  00000000  00040578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001670  00000000  00000000  00041d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e020  00000000  00000000  000433d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aa91  00000000  00000000  000613f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b81d3  00000000  00000000  0007be81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00134054  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bc8  00000000  00000000  001340a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080086f0 	.word	0x080086f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080086f0 	.word	0x080086f0

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0
 800059a:	60f8      	str	r0, [r7, #12]
 800059c:	60b9      	str	r1, [r7, #8]
 800059e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	4a07      	ldr	r2, [pc, #28]	; (80005c0 <vApplicationGetIdleTaskMemory+0x2c>)
 80005a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005a6:	68bb      	ldr	r3, [r7, #8]
 80005a8:	4a06      	ldr	r2, [pc, #24]	; (80005c4 <vApplicationGetIdleTaskMemory+0x30>)
 80005aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	2280      	movs	r2, #128	; 0x80
 80005b0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005b2:	bf00      	nop
 80005b4:	3714      	adds	r7, #20
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	20000090 	.word	0x20000090
 80005c4:	20000144 	.word	0x20000144

080005c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c8:	b5b0      	push	{r4, r5, r7, lr}
 80005ca:	b098      	sub	sp, #96	; 0x60
 80005cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ce:	f000 ff4a 	bl	8001466 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d2:	f000 f895 	bl	8000700 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d6:	f000 f98d 	bl	80008f4 <MX_GPIO_Init>
  MX_SPI1_Init();
 80005da:	f000 f8e7 	bl	80007ac <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80005de:	f000 f929 	bl	8000834 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80005e2:	f000 f957 	bl	8000894 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  //Enable Uart Interrupts
  HAL_NVIC_SetPriority(USART_GPS_IRQn, 12, 0);
 80005e6:	2200      	movs	r2, #0
 80005e8:	210c      	movs	r1, #12
 80005ea:	2025      	movs	r0, #37	; 0x25
 80005ec:	f001 f82c 	bl	8001648 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART_GPS_IRQn);
 80005f0:	2025      	movs	r0, #37	; 0x25
 80005f2:	f001 f845 	bl	8001680 <HAL_NVIC_EnableIRQ>
  USART_GPS->CR1 |= USART_CR1_RXNEIE; // Enable Interrupt
 80005f6:	4b36      	ldr	r3, [pc, #216]	; (80006d0 <main+0x108>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	4a35      	ldr	r2, [pc, #212]	; (80006d0 <main+0x108>)
 80005fc:	f043 0320 	orr.w	r3, r3, #32
 8000600:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000602:	2003      	movs	r0, #3
 8000604:	f001 f815 	bl	8001632 <HAL_NVIC_SetPriorityGrouping>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of spi_mutex */
  osMutexDef(spi_mutex);
 8000608:	2300      	movs	r3, #0
 800060a:	65bb      	str	r3, [r7, #88]	; 0x58
 800060c:	2300      	movs	r3, #0
 800060e:	65fb      	str	r3, [r7, #92]	; 0x5c
  spi_mutexHandle = osMutexCreate(osMutex(spi_mutex));
 8000610:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000614:	4618      	mov	r0, r3
 8000616:	f004 fc07 	bl	8004e28 <osMutexCreate>
 800061a:	4603      	mov	r3, r0
 800061c:	4a2d      	ldr	r2, [pc, #180]	; (80006d4 <main+0x10c>)
 800061e:	6013      	str	r3, [r2, #0]
//  osSemaphoreDef(external_sem);
//  external_semHandle = osSemaphoreCreate(osSemaphore(external_sem), 1);

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  spi_semHandle = xSemaphoreCreateCounting( 1, 0 );
 8000620:	2100      	movs	r1, #0
 8000622:	2001      	movs	r0, #1
 8000624:	f004 fe52 	bl	80052cc <xQueueCreateCountingSemaphore>
 8000628:	4603      	mov	r3, r0
 800062a:	4a2b      	ldr	r2, [pc, #172]	; (80006d8 <main+0x110>)
 800062c:	6013      	str	r3, [r2, #0]
  uart_semHandle = xSemaphoreCreateCounting( 1, 1 );
 800062e:	2101      	movs	r1, #1
 8000630:	2001      	movs	r0, #1
 8000632:	f004 fe4b 	bl	80052cc <xQueueCreateCountingSemaphore>
 8000636:	4603      	mov	r3, r0
 8000638:	4a28      	ldr	r2, [pc, #160]	; (80006dc <main+0x114>)
 800063a:	6013      	str	r3, [r2, #0]
  external_semHandle = xSemaphoreCreateCounting( 1, 0 );
 800063c:	2100      	movs	r1, #0
 800063e:	2001      	movs	r0, #1
 8000640:	f004 fe44 	bl	80052cc <xQueueCreateCountingSemaphore>
 8000644:	4603      	mov	r3, r0
 8000646:	4a26      	ldr	r2, [pc, #152]	; (80006e0 <main+0x118>)
 8000648:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  xQueueSerialDataReceived = xQueueCreate( 2, sizeof( SerialBuffer) );
 800064a:	2200      	movs	r2, #0
 800064c:	2164      	movs	r1, #100	; 0x64
 800064e:	2002      	movs	r0, #2
 8000650:	f004 fd96 	bl	8005180 <xQueueGenericCreate>
 8000654:	4603      	mov	r3, r0
 8000656:	4a23      	ldr	r2, [pc, #140]	; (80006e4 <main+0x11c>)
 8000658:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of uart1Task */
  osThreadDef(uart1Task, Startuart1Task, osPriorityHigh, 0, 512);
 800065a:	4b23      	ldr	r3, [pc, #140]	; (80006e8 <main+0x120>)
 800065c:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000660:	461d      	mov	r5, r3
 8000662:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000664:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000666:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800066a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uart1TaskHandle = osThreadCreate(osThread(uart1Task), NULL);
 800066e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000672:	2100      	movs	r1, #0
 8000674:	4618      	mov	r0, r3
 8000676:	f004 fb8b 	bl	8004d90 <osThreadCreate>
 800067a:	4603      	mov	r3, r0
 800067c:	4a1b      	ldr	r2, [pc, #108]	; (80006ec <main+0x124>)
 800067e:	6013      	str	r3, [r2, #0]

  /* definition and creation of uart2Task */
  osThreadDef(uart2Task, Startuart2Task, osPriorityNormal, 0, 512);
 8000680:	4b1b      	ldr	r3, [pc, #108]	; (80006f0 <main+0x128>)
 8000682:	f107 0420 	add.w	r4, r7, #32
 8000686:	461d      	mov	r5, r3
 8000688:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800068a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800068c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000690:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uart2TaskHandle = osThreadCreate(osThread(uart2Task), NULL);
 8000694:	f107 0320 	add.w	r3, r7, #32
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f004 fb78 	bl	8004d90 <osThreadCreate>
 80006a0:	4603      	mov	r3, r0
 80006a2:	4a14      	ldr	r2, [pc, #80]	; (80006f4 <main+0x12c>)
 80006a4:	6013      	str	r3, [r2, #0]

  /* definition and creation of spi1Task */
  osThreadDef(spi1Task, startspi1Task, osPriorityNormal, 0, 512);
 80006a6:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <main+0x130>)
 80006a8:	1d3c      	adds	r4, r7, #4
 80006aa:	461d      	mov	r5, r3
 80006ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  spi1TaskHandle = osThreadCreate(osThread(spi1Task), NULL);
 80006b8:	1d3b      	adds	r3, r7, #4
 80006ba:	2100      	movs	r1, #0
 80006bc:	4618      	mov	r0, r3
 80006be:	f004 fb67 	bl	8004d90 <osThreadCreate>
 80006c2:	4603      	mov	r3, r0
 80006c4:	4a0d      	ldr	r2, [pc, #52]	; (80006fc <main+0x134>)
 80006c6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006c8:	f004 fb5b 	bl	8004d82 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006cc:	e7fe      	b.n	80006cc <main+0x104>
 80006ce:	bf00      	nop
 80006d0:	40013800 	.word	0x40013800
 80006d4:	20000530 	.word	0x20000530
 80006d8:	20000534 	.word	0x20000534
 80006dc:	20000538 	.word	0x20000538
 80006e0:	2000053c 	.word	0x2000053c
 80006e4:	2000060c 	.word	0x2000060c
 80006e8:	0800872c 	.word	0x0800872c
 80006ec:	20000524 	.word	0x20000524
 80006f0:	08008748 	.word	0x08008748
 80006f4:	20000528 	.word	0x20000528
 80006f8:	08008764 	.word	0x08008764
 80006fc:	2000052c 	.word	0x2000052c

08000700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b096      	sub	sp, #88	; 0x58
 8000704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000706:	f107 0314 	add.w	r3, r7, #20
 800070a:	2244      	movs	r2, #68	; 0x44
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f007 f8e5 	bl	80078de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000714:	463b      	mov	r3, r7
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
 8000720:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000722:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000726:	f001 f9bb 	bl	8001aa0 <HAL_PWREx_ControlVoltageScaling>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000730:	f000 fc20 	bl	8000f74 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000734:	f001 f996 	bl	8001a64 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000738:	4b1b      	ldr	r3, [pc, #108]	; (80007a8 <SystemClock_Config+0xa8>)
 800073a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800073e:	4a1a      	ldr	r2, [pc, #104]	; (80007a8 <SystemClock_Config+0xa8>)
 8000740:	f023 0318 	bic.w	r3, r3, #24
 8000744:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000748:	2314      	movs	r3, #20
 800074a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800074c:	2301      	movs	r3, #1
 800074e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000750:	2301      	movs	r3, #1
 8000752:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000754:	2300      	movs	r3, #0
 8000756:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000758:	2360      	movs	r3, #96	; 0x60
 800075a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800075c:	2300      	movs	r3, #0
 800075e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000760:	f107 0314 	add.w	r3, r7, #20
 8000764:	4618      	mov	r0, r3
 8000766:	f001 f9f1 	bl	8001b4c <HAL_RCC_OscConfig>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000770:	f000 fc00 	bl	8000f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000774:	230f      	movs	r3, #15
 8000776:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000778:	2300      	movs	r3, #0
 800077a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077c:	2300      	movs	r3, #0
 800077e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000780:	2300      	movs	r3, #0
 8000782:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000784:	2300      	movs	r3, #0
 8000786:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000788:	463b      	mov	r3, r7
 800078a:	2100      	movs	r1, #0
 800078c:	4618      	mov	r0, r3
 800078e:	f001 fe3f 	bl	8002410 <HAL_RCC_ClockConfig>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000798:	f000 fbec 	bl	8000f74 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800079c:	f002 fa14 	bl	8002bc8 <HAL_RCCEx_EnableMSIPLLMode>
}
 80007a0:	bf00      	nop
 80007a2:	3758      	adds	r7, #88	; 0x58
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	40021000 	.word	0x40021000

080007ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007b0:	4b1e      	ldr	r3, [pc, #120]	; (800082c <MX_SPI1_Init+0x80>)
 80007b2:	4a1f      	ldr	r2, [pc, #124]	; (8000830 <MX_SPI1_Init+0x84>)
 80007b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007b6:	4b1d      	ldr	r3, [pc, #116]	; (800082c <MX_SPI1_Init+0x80>)
 80007b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007be:	4b1b      	ldr	r3, [pc, #108]	; (800082c <MX_SPI1_Init+0x80>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007c4:	4b19      	ldr	r3, [pc, #100]	; (800082c <MX_SPI1_Init+0x80>)
 80007c6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80007ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007cc:	4b17      	ldr	r3, [pc, #92]	; (800082c <MX_SPI1_Init+0x80>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007d2:	4b16      	ldr	r3, [pc, #88]	; (800082c <MX_SPI1_Init+0x80>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007d8:	4b14      	ldr	r3, [pc, #80]	; (800082c <MX_SPI1_Init+0x80>)
 80007da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80007e0:	4b12      	ldr	r3, [pc, #72]	; (800082c <MX_SPI1_Init+0x80>)
 80007e2:	2230      	movs	r2, #48	; 0x30
 80007e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007e6:	4b11      	ldr	r3, [pc, #68]	; (800082c <MX_SPI1_Init+0x80>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	; (800082c <MX_SPI1_Init+0x80>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	; (800082c <MX_SPI1_Init+0x80>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	; (800082c <MX_SPI1_Init+0x80>)
 80007fa:	2207      	movs	r2, #7
 80007fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	; (800082c <MX_SPI1_Init+0x80>)
 8000800:	2200      	movs	r2, #0
 8000802:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000804:	4b09      	ldr	r3, [pc, #36]	; (800082c <MX_SPI1_Init+0x80>)
 8000806:	2200      	movs	r2, #0
 8000808:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800080a:	4808      	ldr	r0, [pc, #32]	; (800082c <MX_SPI1_Init+0x80>)
 800080c:	f002 f9ec 	bl	8002be8 <HAL_SPI_Init>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000816:	f000 fbad 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  SPI1->CR1 |= SPI_CR1_SSM;
 800081a:	4b05      	ldr	r3, [pc, #20]	; (8000830 <MX_SPI1_Init+0x84>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4a04      	ldr	r2, [pc, #16]	; (8000830 <MX_SPI1_Init+0x84>)
 8000820:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000824:	6013      	str	r3, [r2, #0]
  /* USER CODE END SPI1_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	200003b8 	.word	0x200003b8
 8000830:	40013000 	.word	0x40013000

08000834 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000838:	4b14      	ldr	r3, [pc, #80]	; (800088c <MX_USART1_UART_Init+0x58>)
 800083a:	4a15      	ldr	r2, [pc, #84]	; (8000890 <MX_USART1_UART_Init+0x5c>)
 800083c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800083e:	4b13      	ldr	r3, [pc, #76]	; (800088c <MX_USART1_UART_Init+0x58>)
 8000840:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000844:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000846:	4b11      	ldr	r3, [pc, #68]	; (800088c <MX_USART1_UART_Init+0x58>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800084c:	4b0f      	ldr	r3, [pc, #60]	; (800088c <MX_USART1_UART_Init+0x58>)
 800084e:	2200      	movs	r2, #0
 8000850:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000852:	4b0e      	ldr	r3, [pc, #56]	; (800088c <MX_USART1_UART_Init+0x58>)
 8000854:	2200      	movs	r2, #0
 8000856:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000858:	4b0c      	ldr	r3, [pc, #48]	; (800088c <MX_USART1_UART_Init+0x58>)
 800085a:	220c      	movs	r2, #12
 800085c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800085e:	4b0b      	ldr	r3, [pc, #44]	; (800088c <MX_USART1_UART_Init+0x58>)
 8000860:	2200      	movs	r2, #0
 8000862:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000864:	4b09      	ldr	r3, [pc, #36]	; (800088c <MX_USART1_UART_Init+0x58>)
 8000866:	2200      	movs	r2, #0
 8000868:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086a:	4b08      	ldr	r3, [pc, #32]	; (800088c <MX_USART1_UART_Init+0x58>)
 800086c:	2200      	movs	r2, #0
 800086e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000870:	4b06      	ldr	r3, [pc, #24]	; (800088c <MX_USART1_UART_Init+0x58>)
 8000872:	2200      	movs	r2, #0
 8000874:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000876:	4805      	ldr	r0, [pc, #20]	; (800088c <MX_USART1_UART_Init+0x58>)
 8000878:	f003 fd80 	bl	800437c <HAL_UART_Init>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000882:	f000 fb77 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	2000041c 	.word	0x2000041c
 8000890:	40013800 	.word	0x40013800

08000894 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000898:	4b14      	ldr	r3, [pc, #80]	; (80008ec <MX_USART2_UART_Init+0x58>)
 800089a:	4a15      	ldr	r2, [pc, #84]	; (80008f0 <MX_USART2_UART_Init+0x5c>)
 800089c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800089e:	4b13      	ldr	r3, [pc, #76]	; (80008ec <MX_USART2_UART_Init+0x58>)
 80008a0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80008a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008a6:	4b11      	ldr	r3, [pc, #68]	; (80008ec <MX_USART2_UART_Init+0x58>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008ac:	4b0f      	ldr	r3, [pc, #60]	; (80008ec <MX_USART2_UART_Init+0x58>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008b2:	4b0e      	ldr	r3, [pc, #56]	; (80008ec <MX_USART2_UART_Init+0x58>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008b8:	4b0c      	ldr	r3, [pc, #48]	; (80008ec <MX_USART2_UART_Init+0x58>)
 80008ba:	220c      	movs	r2, #12
 80008bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008be:	4b0b      	ldr	r3, [pc, #44]	; (80008ec <MX_USART2_UART_Init+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c4:	4b09      	ldr	r3, [pc, #36]	; (80008ec <MX_USART2_UART_Init+0x58>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ca:	4b08      	ldr	r3, [pc, #32]	; (80008ec <MX_USART2_UART_Init+0x58>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008d0:	4b06      	ldr	r3, [pc, #24]	; (80008ec <MX_USART2_UART_Init+0x58>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008d6:	4805      	ldr	r0, [pc, #20]	; (80008ec <MX_USART2_UART_Init+0x58>)
 80008d8:	f003 fd50 	bl	800437c <HAL_UART_Init>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008e2:	f000 fb47 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008e6:	bf00      	nop
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	200004a0 	.word	0x200004a0
 80008f0:	40004400 	.word	0x40004400

080008f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b088      	sub	sp, #32
 80008f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fa:	f107 030c 	add.w	r3, r7, #12
 80008fe:	2200      	movs	r2, #0
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	605a      	str	r2, [r3, #4]
 8000904:	609a      	str	r2, [r3, #8]
 8000906:	60da      	str	r2, [r3, #12]
 8000908:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800090a:	4b34      	ldr	r3, [pc, #208]	; (80009dc <MX_GPIO_Init+0xe8>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090e:	4a33      	ldr	r2, [pc, #204]	; (80009dc <MX_GPIO_Init+0xe8>)
 8000910:	f043 0304 	orr.w	r3, r3, #4
 8000914:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000916:	4b31      	ldr	r3, [pc, #196]	; (80009dc <MX_GPIO_Init+0xe8>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091a:	f003 0304 	and.w	r3, r3, #4
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	4b2e      	ldr	r3, [pc, #184]	; (80009dc <MX_GPIO_Init+0xe8>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000926:	4a2d      	ldr	r2, [pc, #180]	; (80009dc <MX_GPIO_Init+0xe8>)
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800092e:	4b2b      	ldr	r3, [pc, #172]	; (80009dc <MX_GPIO_Init+0xe8>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000932:	f003 0301 	and.w	r3, r3, #1
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800093a:	4b28      	ldr	r3, [pc, #160]	; (80009dc <MX_GPIO_Init+0xe8>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093e:	4a27      	ldr	r2, [pc, #156]	; (80009dc <MX_GPIO_Init+0xe8>)
 8000940:	f043 0302 	orr.w	r3, r3, #2
 8000944:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000946:	4b25      	ldr	r3, [pc, #148]	; (80009dc <MX_GPIO_Init+0xe8>)
 8000948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094a:	f003 0302 	and.w	r3, r3, #2
 800094e:	603b      	str	r3, [r7, #0]
 8000950:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	2103      	movs	r1, #3
 8000956:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800095a:	f001 f853 	bl	8001a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_8, GPIO_PIN_RESET);
 800095e:	2200      	movs	r2, #0
 8000960:	f240 1101 	movw	r1, #257	; 0x101
 8000964:	481e      	ldr	r0, [pc, #120]	; (80009e0 <MX_GPIO_Init+0xec>)
 8000966:	f001 f84d 	bl	8001a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800096a:	2303      	movs	r3, #3
 800096c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096e:	2301      	movs	r3, #1
 8000970:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000976:	2300      	movs	r3, #0
 8000978:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097a:	f107 030c 	add.w	r3, r7, #12
 800097e:	4619      	mov	r1, r3
 8000980:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000984:	f000 fecc 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 8000988:	f240 1301 	movw	r3, #257	; 0x101
 800098c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098e:	2301      	movs	r3, #1
 8000990:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	2300      	movs	r3, #0
 8000998:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800099a:	f107 030c 	add.w	r3, r7, #12
 800099e:	4619      	mov	r1, r3
 80009a0:	480f      	ldr	r0, [pc, #60]	; (80009e0 <MX_GPIO_Init+0xec>)
 80009a2:	f000 febd 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80009a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80009aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009ac:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80009b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009b2:	2302      	movs	r3, #2
 80009b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b6:	f107 030c 	add.w	r3, r7, #12
 80009ba:	4619      	mov	r1, r3
 80009bc:	4808      	ldr	r0, [pc, #32]	; (80009e0 <MX_GPIO_Init+0xec>)
 80009be:	f000 feaf 	bl	8001720 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80009c2:	2200      	movs	r2, #0
 80009c4:	2105      	movs	r1, #5
 80009c6:	2028      	movs	r0, #40	; 0x28
 80009c8:	f000 fe3e 	bl	8001648 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009cc:	2028      	movs	r0, #40	; 0x28
 80009ce:	f000 fe57 	bl	8001680 <HAL_NVIC_EnableIRQ>

}
 80009d2:	bf00      	nop
 80009d4:	3720      	adds	r7, #32
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40021000 	.word	0x40021000
 80009e0:	48000400 	.word	0x48000400

080009e4 <USART1_IRQHandler>:

/* USER CODE BEGIN 4 */
void USART_GPS_IRQHandler(void) // Sync and Queue NMEA Sentences
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80009ea:	2300      	movs	r3, #0
 80009ec:	603b      	str	r3, [r7, #0]
	static char rx_buffer[LINEMAX + 1]; // Local holding buffer to build line, w/NUL
	static int rx_index = 0;
	if (USART_GPS->ISR & USART_ISR_ORE) // Overrun Error
 80009ee:	4b2e      	ldr	r3, [pc, #184]	; (8000aa8 <USART1_IRQHandler+0xc4>)
 80009f0:	69db      	ldr	r3, [r3, #28]
 80009f2:	f003 0308 	and.w	r3, r3, #8
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d002      	beq.n	8000a00 <USART1_IRQHandler+0x1c>
		USART_GPS->ICR = USART_ICR_ORECF;
 80009fa:	4b2b      	ldr	r3, [pc, #172]	; (8000aa8 <USART1_IRQHandler+0xc4>)
 80009fc:	2208      	movs	r2, #8
 80009fe:	621a      	str	r2, [r3, #32]
	if (USART_GPS->ISR & USART_ISR_NE) // Noise Error
 8000a00:	4b29      	ldr	r3, [pc, #164]	; (8000aa8 <USART1_IRQHandler+0xc4>)
 8000a02:	69db      	ldr	r3, [r3, #28]
 8000a04:	f003 0304 	and.w	r3, r3, #4
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d002      	beq.n	8000a12 <USART1_IRQHandler+0x2e>
		USART_GPS->ICR = USART_ICR_NCF;
 8000a0c:	4b26      	ldr	r3, [pc, #152]	; (8000aa8 <USART1_IRQHandler+0xc4>)
 8000a0e:	2204      	movs	r2, #4
 8000a10:	621a      	str	r2, [r3, #32]
	if (USART_GPS->ISR & USART_ISR_FE) // Framing Error
 8000a12:	4b25      	ldr	r3, [pc, #148]	; (8000aa8 <USART1_IRQHandler+0xc4>)
 8000a14:	69db      	ldr	r3, [r3, #28]
 8000a16:	f003 0302 	and.w	r3, r3, #2
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d002      	beq.n	8000a24 <USART1_IRQHandler+0x40>
		USART_GPS->ICR = USART_ICR_FECF;
 8000a1e:	4b22      	ldr	r3, [pc, #136]	; (8000aa8 <USART1_IRQHandler+0xc4>)
 8000a20:	2202      	movs	r2, #2
 8000a22:	621a      	str	r2, [r3, #32]
	if (USART_GPS->ISR & USART_ISR_RXNE) // Received character?
 8000a24:	4b20      	ldr	r3, [pc, #128]	; (8000aa8 <USART1_IRQHandler+0xc4>)
 8000a26:	69db      	ldr	r3, [r3, #28]
 8000a28:	f003 0320 	and.w	r3, r3, #32
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d036      	beq.n	8000a9e <USART1_IRQHandler+0xba>
	{
		char rx = (char)(USART_GPS->RDR & 0xFF);
 8000a30:	4b1d      	ldr	r3, [pc, #116]	; (8000aa8 <USART1_IRQHandler+0xc4>)
 8000a32:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000a34:	b29b      	uxth	r3, r3
 8000a36:	71fb      	strb	r3, [r7, #7]
		if ((rx == '\r') || (rx == '\n')) // Is this an end-of-line condition, either will suffice?
 8000a38:	79fb      	ldrb	r3, [r7, #7]
 8000a3a:	2b0d      	cmp	r3, #13
 8000a3c:	d002      	beq.n	8000a44 <USART1_IRQHandler+0x60>
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
 8000a40:	2b0a      	cmp	r3, #10
 8000a42:	d119      	bne.n	8000a78 <USART1_IRQHandler+0x94>
		{
			if (rx_index != 0) // Line has some content?
 8000a44:	4b19      	ldr	r3, [pc, #100]	; (8000aac <USART1_IRQHandler+0xc8>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d028      	beq.n	8000a9e <USART1_IRQHandler+0xba>
			{
				rx_buffer[rx_index++] = 0; // Add NUL if required down stream
 8000a4c:	4b17      	ldr	r3, [pc, #92]	; (8000aac <USART1_IRQHandler+0xc8>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	1c5a      	adds	r2, r3, #1
 8000a52:	4916      	ldr	r1, [pc, #88]	; (8000aac <USART1_IRQHandler+0xc8>)
 8000a54:	600a      	str	r2, [r1, #0]
 8000a56:	4a16      	ldr	r2, [pc, #88]	; (8000ab0 <USART1_IRQHandler+0xcc>)
 8000a58:	2100      	movs	r1, #0
 8000a5a:	54d1      	strb	r1, [r2, r3]
				//QueueBuffer(rx_buffer, rx_index); // Copy to queue from live dynamic receive buffer
				xQueueSendFromISR(xQueueSerialDataReceived,(void *)&rx_buffer,&xHigherPriorityTaskWoken);
 8000a5c:	4b15      	ldr	r3, [pc, #84]	; (8000ab4 <USART1_IRQHandler+0xd0>)
 8000a5e:	6818      	ldr	r0, [r3, #0]
 8000a60:	463a      	mov	r2, r7
 8000a62:	2300      	movs	r3, #0
 8000a64:	4912      	ldr	r1, [pc, #72]	; (8000ab0 <USART1_IRQHandler+0xcc>)
 8000a66:	f004 fd63 	bl	8005530 <xQueueGenericSendFromISR>
				rx_index = 0; // Reset content pointer
 8000a6a:	4b10      	ldr	r3, [pc, #64]	; (8000aac <USART1_IRQHandler+0xc8>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
				got_nmea = 1;
 8000a70:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <USART1_IRQHandler+0xd4>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	701a      	strb	r2, [r3, #0]
			if (rx_index != 0) // Line has some content?
 8000a76:	e012      	b.n	8000a9e <USART1_IRQHandler+0xba>
			}
		}
		else
		{
			if ((rx == '$') || (rx_index == LINEMAX)) // If resync or overflows pull back to start
 8000a78:	79fb      	ldrb	r3, [r7, #7]
 8000a7a:	2b24      	cmp	r3, #36	; 0x24
 8000a7c:	d003      	beq.n	8000a86 <USART1_IRQHandler+0xa2>
 8000a7e:	4b0b      	ldr	r3, [pc, #44]	; (8000aac <USART1_IRQHandler+0xc8>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	2bc8      	cmp	r3, #200	; 0xc8
 8000a84:	d102      	bne.n	8000a8c <USART1_IRQHandler+0xa8>
				rx_index = 0;
 8000a86:	4b09      	ldr	r3, [pc, #36]	; (8000aac <USART1_IRQHandler+0xc8>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
			rx_buffer[rx_index++] = rx; // Copy to buffer and increment
 8000a8c:	4b07      	ldr	r3, [pc, #28]	; (8000aac <USART1_IRQHandler+0xc8>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	1c5a      	adds	r2, r3, #1
 8000a92:	4906      	ldr	r1, [pc, #24]	; (8000aac <USART1_IRQHandler+0xc8>)
 8000a94:	600a      	str	r2, [r1, #0]
 8000a96:	4906      	ldr	r1, [pc, #24]	; (8000ab0 <USART1_IRQHandler+0xcc>)
 8000a98:	79fa      	ldrb	r2, [r7, #7]
 8000a9a:	54ca      	strb	r2, [r1, r3]
		}
	}
}
 8000a9c:	e7ff      	b.n	8000a9e <USART1_IRQHandler+0xba>
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40013800 	.word	0x40013800
 8000aac:	20000610 	.word	0x20000610
 8000ab0:	20000614 	.word	0x20000614
 8000ab4:	2000060c 	.word	0x2000060c
 8000ab8:	20000344 	.word	0x20000344

08000abc <HAL_GPIO_EXTI_Callback>:
  * @brief EXTI line detection callbacks
  * @param GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_11)
 8000ac6:	88fb      	ldrh	r3, [r7, #6]
 8000ac8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000acc:	d105      	bne.n	8000ada <HAL_GPIO_EXTI_Callback+0x1e>
  {
	  xSemaphoreGiveFromISR(external_semHandle, NULL);
 8000ace:	4b05      	ldr	r3, [pc, #20]	; (8000ae4 <HAL_GPIO_EXTI_Callback+0x28>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f004 fdc6 	bl	8005666 <xQueueGiveFromISR>
  }
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	2000053c 	.word	0x2000053c

08000ae8 <Startuart1Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Startuart1Task */
void Startuart1Task(void const * argument)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	static int spi_gps_read_addr = 0;
	static SerialBuffer gps_ext_buffer;
	static int statusbuf[8];
	int num_messages = 3500; //Number of FRAM messages for offset 72B -> 256KB storage =
 8000af0:	f640 53ac 	movw	r3, #3500	; 0xdac
 8000af4:	60bb      	str	r3, [r7, #8]
	//Code used for external UART write, reading SPI data
  /* Infinite loop */
	for(;;)
	{
		xSemaphoreTake(external_semHandle, portMAX_DELAY);
 8000af6:	4b2f      	ldr	r3, [pc, #188]	; (8000bb4 <Startuart1Task+0xcc>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	f04f 31ff 	mov.w	r1, #4294967295
 8000afe:	4618      	mov	r0, r3
 8000b00:	f004 ff1e 	bl	8005940 <xQueueSemaphoreTake>
		//Take both semaphores to keep other tasks from running (might be unnecessary bc higher priority)
		//xSemaphoreTake(uart_semHandle, portMAX_DELAY);
		//xSemaphoreTake(spi_semHandle, portMAX_DELAY);
		USART_GPS->CR1 &= ~(USART_CR1_RXNEIE); // Disable UART Interrupt
 8000b04:	4b2c      	ldr	r3, [pc, #176]	; (8000bb8 <Startuart1Task+0xd0>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a2b      	ldr	r2, [pc, #172]	; (8000bb8 <Startuart1Task+0xd0>)
 8000b0a:	f023 0320 	bic.w	r3, r3, #32
 8000b0e:	6013      	str	r3, [r2, #0]
		spi_gps_read_addr = 0;
 8000b10:	4b2a      	ldr	r3, [pc, #168]	; (8000bbc <Startuart1Task+0xd4>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]

		for(int i = 0; i < num_messages; i++){
 8000b16:	2300      	movs	r3, #0
 8000b18:	60fb      	str	r3, [r7, #12]
 8000b1a:	e03f      	b.n	8000b9c <Startuart1Task+0xb4>

			//Read NMEA_LEN bytes of data
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2101      	movs	r1, #1
 8000b20:	4827      	ldr	r0, [pc, #156]	; (8000bc0 <Startuart1Task+0xd8>)
 8000b22:	f000 ff6f 	bl	8001a04 <HAL_GPIO_WritePin>
			HAL_SPI_Transmit(&hspi1, (uint8_t *)&READ, 1, 100);
 8000b26:	2364      	movs	r3, #100	; 0x64
 8000b28:	2201      	movs	r2, #1
 8000b2a:	4926      	ldr	r1, [pc, #152]	; (8000bc4 <Startuart1Task+0xdc>)
 8000b2c:	4826      	ldr	r0, [pc, #152]	; (8000bc8 <Startuart1Task+0xe0>)
 8000b2e:	f002 f8fe 	bl	8002d2e <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi1, (uint8_t *)&spi_gps_read_addr, 2, 100);
 8000b32:	2364      	movs	r3, #100	; 0x64
 8000b34:	2202      	movs	r2, #2
 8000b36:	4921      	ldr	r1, [pc, #132]	; (8000bbc <Startuart1Task+0xd4>)
 8000b38:	4823      	ldr	r0, [pc, #140]	; (8000bc8 <Startuart1Task+0xe0>)
 8000b3a:	f002 f8f8 	bl	8002d2e <HAL_SPI_Transmit>
			HAL_SPI_Receive(&hspi1, (uint8_t *)&gps_ext_buffer.Buffer, NMEA_LEN, 100);
 8000b3e:	2364      	movs	r3, #100	; 0x64
 8000b40:	2248      	movs	r2, #72	; 0x48
 8000b42:	4922      	ldr	r1, [pc, #136]	; (8000bcc <Startuart1Task+0xe4>)
 8000b44:	4820      	ldr	r0, [pc, #128]	; (8000bc8 <Startuart1Task+0xe0>)
 8000b46:	f002 fa60 	bl	800300a <HAL_SPI_Receive>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	481c      	ldr	r0, [pc, #112]	; (8000bc0 <Startuart1Task+0xd8>)
 8000b50:	f000 ff58 	bl	8001a04 <HAL_GPIO_WritePin>

			spi_gps_read_addr += NMEA_LEN; //Increase offset to read next data value
 8000b54:	4b19      	ldr	r3, [pc, #100]	; (8000bbc <Startuart1Task+0xd4>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	3348      	adds	r3, #72	; 0x48
 8000b5a:	4a18      	ldr	r2, [pc, #96]	; (8000bbc <Startuart1Task+0xd4>)
 8000b5c:	6013      	str	r3, [r2, #0]

			// Read status register
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	2101      	movs	r1, #1
 8000b62:	4817      	ldr	r0, [pc, #92]	; (8000bc0 <Startuart1Task+0xd8>)
 8000b64:	f000 ff4e 	bl	8001a04 <HAL_GPIO_WritePin>
			HAL_SPI_Transmit(&hspi1, (uint8_t *)&RDSR, 1, 100);
 8000b68:	2364      	movs	r3, #100	; 0x64
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	4918      	ldr	r1, [pc, #96]	; (8000bd0 <Startuart1Task+0xe8>)
 8000b6e:	4816      	ldr	r0, [pc, #88]	; (8000bc8 <Startuart1Task+0xe0>)
 8000b70:	f002 f8dd 	bl	8002d2e <HAL_SPI_Transmit>
			HAL_SPI_Receive(&hspi1, (uint8_t *)statusbuf, 1, 100);
 8000b74:	2364      	movs	r3, #100	; 0x64
 8000b76:	2201      	movs	r2, #1
 8000b78:	4916      	ldr	r1, [pc, #88]	; (8000bd4 <Startuart1Task+0xec>)
 8000b7a:	4813      	ldr	r0, [pc, #76]	; (8000bc8 <Startuart1Task+0xe0>)
 8000b7c:	f002 fa45 	bl	800300a <HAL_SPI_Receive>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000b80:	2201      	movs	r2, #1
 8000b82:	2101      	movs	r1, #1
 8000b84:	480e      	ldr	r0, [pc, #56]	; (8000bc0 <Startuart1Task+0xd8>)
 8000b86:	f000 ff3d 	bl	8001a04 <HAL_GPIO_WritePin>

			//Write NMEA message to external UART
			HAL_UART_Transmit(&huart1, (uint8_t*)&gps_ext_buffer.Buffer, NMEA_LEN, 100);
 8000b8a:	2364      	movs	r3, #100	; 0x64
 8000b8c:	2248      	movs	r2, #72	; 0x48
 8000b8e:	490f      	ldr	r1, [pc, #60]	; (8000bcc <Startuart1Task+0xe4>)
 8000b90:	4811      	ldr	r0, [pc, #68]	; (8000bd8 <Startuart1Task+0xf0>)
 8000b92:	f003 fc41 	bl	8004418 <HAL_UART_Transmit>
		for(int i = 0; i < num_messages; i++){
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	60fb      	str	r3, [r7, #12]
 8000b9c:	68fa      	ldr	r2, [r7, #12]
 8000b9e:	68bb      	ldr	r3, [r7, #8]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	dbbb      	blt.n	8000b1c <Startuart1Task+0x34>
		}


		//Let other tasks continue running
		USART_GPS->CR1 |= USART_CR1_RXNEIE; // Enable UART Interrupt
 8000ba4:	4b04      	ldr	r3, [pc, #16]	; (8000bb8 <Startuart1Task+0xd0>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a03      	ldr	r2, [pc, #12]	; (8000bb8 <Startuart1Task+0xd0>)
 8000baa:	f043 0320 	orr.w	r3, r3, #32
 8000bae:	6013      	str	r3, [r2, #0]
		xSemaphoreTake(external_semHandle, portMAX_DELAY);
 8000bb0:	e7a1      	b.n	8000af6 <Startuart1Task+0xe>
 8000bb2:	bf00      	nop
 8000bb4:	2000053c 	.word	0x2000053c
 8000bb8:	40013800 	.word	0x40013800
 8000bbc:	200006e0 	.word	0x200006e0
 8000bc0:	48000400 	.word	0x48000400
 8000bc4:	080087bd 	.word	0x080087bd
 8000bc8:	200003b8 	.word	0x200003b8
 8000bcc:	200006e4 	.word	0x200006e4
 8000bd0:	080087c0 	.word	0x080087c0
 8000bd4:	20000748 	.word	0x20000748
 8000bd8:	2000041c 	.word	0x2000041c

08000bdc <Startuart2Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Startuart2Task */
void Startuart2Task(void const * argument)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
	float latitude, longitude;

	char* message_id, *time, *data_valid, *raw_latitude, *raw_longitude, *latdir, *longdir;

	//Set RF Switch to 0 for internal antenna:
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000be4:	2200      	movs	r2, #0
 8000be6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bea:	482c      	ldr	r0, [pc, #176]	; (8000c9c <Startuart2Task+0xc0>)
 8000bec:	f000 ff0a 	bl	8001a04 <HAL_GPIO_WritePin>

	/* Infinite loop */
	for(;;)
	{
	  if(uxQueueMessagesWaitingFromISR(xQueueSerialDataReceived)>0)
 8000bf0:	4b2b      	ldr	r3, [pc, #172]	; (8000ca0 <Startuart2Task+0xc4>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f004 ffaf 	bl	8005b58 <uxQueueMessagesWaitingFromISR>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d0f7      	beq.n	8000bf0 <Startuart2Task+0x14>
	  {


		  xQueueReceive(xQueueSerialDataReceived,&(SerialBufferReceived),1);
 8000c00:	4b27      	ldr	r3, [pc, #156]	; (8000ca0 <Startuart2Task+0xc4>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2201      	movs	r2, #1
 8000c06:	4927      	ldr	r1, [pc, #156]	; (8000ca4 <Startuart2Task+0xc8>)
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f004 fdb9 	bl	8005780 <xQueueReceive>
		  //Fill and check header
		  for(int c = 0; c < 6; c++){
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	e00b      	b.n	8000c2c <Startuart2Task+0x50>
			  nmea_header[c] = SerialBufferReceived.Buffer[c];
 8000c14:	4a23      	ldr	r2, [pc, #140]	; (8000ca4 <Startuart2Task+0xc8>)
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	4413      	add	r3, r2
 8000c1a:	7819      	ldrb	r1, [r3, #0]
 8000c1c:	4a22      	ldr	r2, [pc, #136]	; (8000ca8 <Startuart2Task+0xcc>)
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	4413      	add	r3, r2
 8000c22:	460a      	mov	r2, r1
 8000c24:	701a      	strb	r2, [r3, #0]
		  for(int c = 0; c < 6; c++){
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	2b05      	cmp	r3, #5
 8000c30:	ddf0      	ble.n	8000c14 <Startuart2Task+0x38>
		  }
		  if(!strcmp(nmea_header, "$GPRMC")){
 8000c32:	491e      	ldr	r1, [pc, #120]	; (8000cac <Startuart2Task+0xd0>)
 8000c34:	481c      	ldr	r0, [pc, #112]	; (8000ca8 <Startuart2Task+0xcc>)
 8000c36:	f7ff facb 	bl	80001d0 <strcmp>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d129      	bne.n	8000c94 <Startuart2Task+0xb8>
			  if(SerialBufferReceived.Buffer[18] == 'V'){
 8000c40:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <Startuart2Task+0xc8>)
 8000c42:	7c9b      	ldrb	r3, [r3, #18]
 8000c44:	2b56      	cmp	r3, #86	; 0x56
 8000c46:	d105      	bne.n	8000c54 <Startuart2Task+0x78>
				  //No fix, turn on LED
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000c48:	2201      	movs	r2, #1
 8000c4a:	2101      	movs	r1, #1
 8000c4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c50:	f000 fed8 	bl	8001a04 <HAL_GPIO_WritePin>

			  }
			  if(SerialBufferReceived.Buffer[18] == 'A'){
 8000c54:	4b13      	ldr	r3, [pc, #76]	; (8000ca4 <Startuart2Task+0xc8>)
 8000c56:	7c9b      	ldrb	r3, [r3, #18]
 8000c58:	2b41      	cmp	r3, #65	; 0x41
 8000c5a:	d11b      	bne.n	8000c94 <Startuart2Task+0xb8>
				  //Got a fix, turn off LED
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	2101      	movs	r1, #1
 8000c60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c64:	f000 fece 	bl	8001a04 <HAL_GPIO_WritePin>
//
//				  latitude = GpsToDecimalDegrees(raw_latitude, *latdir);
//				  longitude = GpsToDecimalDegrees(raw_longitude, *longdir);


				  if(tim1_counter > 1000){ //Post SPI write semaphore every 1s there is a valid message
 8000c68:	4b11      	ldr	r3, [pc, #68]	; (8000cb0 <Startuart2Task+0xd4>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000c70:	d910      	bls.n	8000c94 <Startuart2Task+0xb8>
					  xSemaphoreGive(spi_semHandle);
 8000c72:	4b10      	ldr	r3, [pc, #64]	; (8000cb4 <Startuart2Task+0xd8>)
 8000c74:	6818      	ldr	r0, [r3, #0]
 8000c76:	2300      	movs	r3, #0
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	f004 fb5a 	bl	8005334 <xQueueGenericSend>
					  tim1_counter = 0;
 8000c80:	4b0b      	ldr	r3, [pc, #44]	; (8000cb0 <Startuart2Task+0xd4>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
					  xSemaphoreTake(uart_semHandle, portMAX_DELAY); //Wait until SPI is posted
 8000c86:	4b0c      	ldr	r3, [pc, #48]	; (8000cb8 <Startuart2Task+0xdc>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f04f 31ff 	mov.w	r1, #4294967295
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f004 fe56 	bl	8005940 <xQueueSemaphoreTake>
				  }
			  }
		  }
		  got_nmea=0;
 8000c94:	4b09      	ldr	r3, [pc, #36]	; (8000cbc <Startuart2Task+0xe0>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	701a      	strb	r2, [r3, #0]
	  if(uxQueueMessagesWaitingFromISR(xQueueSerialDataReceived)>0)
 8000c9a:	e7a9      	b.n	8000bf0 <Startuart2Task+0x14>
 8000c9c:	48000400 	.word	0x48000400
 8000ca0:	2000060c 	.word	0x2000060c
 8000ca4:	20000540 	.word	0x20000540
 8000ca8:	20000348 	.word	0x20000348
 8000cac:	08008780 	.word	0x08008780
 8000cb0:	20000608 	.word	0x20000608
 8000cb4:	20000534 	.word	0x20000534
 8000cb8:	20000538 	.word	0x20000538
 8000cbc:	20000344 	.word	0x20000344

08000cc0 <startspi1Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startspi1Task */
void startspi1Task(void const * argument)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startspi1Task */
	HAL_StatusTypeDef response = HAL_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	73fb      	strb	r3, [r7, #15]

	//SPI Initialization **************************
	//Write CS Pin high
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	2101      	movs	r1, #1
 8000cd0:	488d      	ldr	r0, [pc, #564]	; (8000f08 <startspi1Task+0x248>)
 8000cd2:	f000 fe97 	bl	8001a04 <HAL_GPIO_WritePin>
	// Enable write enable latch (allow write operations)
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	2101      	movs	r1, #1
 8000cda:	488b      	ldr	r0, [pc, #556]	; (8000f08 <startspi1Task+0x248>)
 8000cdc:	f000 fe92 	bl	8001a04 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&WREN, 1, 100);
 8000ce0:	2364      	movs	r3, #100	; 0x64
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	4989      	ldr	r1, [pc, #548]	; (8000f0c <startspi1Task+0x24c>)
 8000ce6:	488a      	ldr	r0, [pc, #552]	; (8000f10 <startspi1Task+0x250>)
 8000ce8:	f002 f821 	bl	8002d2e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000cec:	2201      	movs	r2, #1
 8000cee:	2101      	movs	r1, #1
 8000cf0:	4885      	ldr	r0, [pc, #532]	; (8000f08 <startspi1Task+0x248>)
 8000cf2:	f000 fe87 	bl	8001a04 <HAL_GPIO_WritePin>

	// Test bytes to write to EEPROM
	spi_mout_buf[0] = 0xAB;
 8000cf6:	4b87      	ldr	r3, [pc, #540]	; (8000f14 <startspi1Task+0x254>)
 8000cf8:	22ab      	movs	r2, #171	; 0xab
 8000cfa:	701a      	strb	r2, [r3, #0]
	spi_mout_buf[1] = 0xCD;
 8000cfc:	4b85      	ldr	r3, [pc, #532]	; (8000f14 <startspi1Task+0x254>)
 8000cfe:	22cd      	movs	r2, #205	; 0xcd
 8000d00:	705a      	strb	r2, [r3, #1]
	spi_mout_buf[2] = 0xEF;
 8000d02:	4b84      	ldr	r3, [pc, #528]	; (8000f14 <startspi1Task+0x254>)
 8000d04:	22ef      	movs	r2, #239	; 0xef
 8000d06:	709a      	strb	r2, [r3, #2]

	// Write 3 bytes starting at given address
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000d08:	2200      	movs	r2, #0
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	487e      	ldr	r0, [pc, #504]	; (8000f08 <startspi1Task+0x248>)
 8000d0e:	f000 fe79 	bl	8001a04 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&WRITE, 1, 100);
 8000d12:	2364      	movs	r3, #100	; 0x64
 8000d14:	2201      	movs	r2, #1
 8000d16:	4980      	ldr	r1, [pc, #512]	; (8000f18 <startspi1Task+0x258>)
 8000d18:	487d      	ldr	r0, [pc, #500]	; (8000f10 <startspi1Task+0x250>)
 8000d1a:	f002 f808 	bl	8002d2e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&spi_addr, 2, 100);
 8000d1e:	2364      	movs	r3, #100	; 0x64
 8000d20:	2202      	movs	r2, #2
 8000d22:	497e      	ldr	r1, [pc, #504]	; (8000f1c <startspi1Task+0x25c>)
 8000d24:	487a      	ldr	r0, [pc, #488]	; (8000f10 <startspi1Task+0x250>)
 8000d26:	f002 f802 	bl	8002d2e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)spi_mout_buf, 3, 100);
 8000d2a:	2364      	movs	r3, #100	; 0x64
 8000d2c:	2203      	movs	r2, #3
 8000d2e:	4979      	ldr	r1, [pc, #484]	; (8000f14 <startspi1Task+0x254>)
 8000d30:	4877      	ldr	r0, [pc, #476]	; (8000f10 <startspi1Task+0x250>)
 8000d32:	f001 fffc 	bl	8002d2e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000d36:	2201      	movs	r2, #1
 8000d38:	2101      	movs	r1, #1
 8000d3a:	4873      	ldr	r0, [pc, #460]	; (8000f08 <startspi1Task+0x248>)
 8000d3c:	f000 fe62 	bl	8001a04 <HAL_GPIO_WritePin>
	//IO Driver for output pin enable

	// Clear buffer
	spi_mout_buf[0] = 0;
 8000d40:	4b74      	ldr	r3, [pc, #464]	; (8000f14 <startspi1Task+0x254>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	701a      	strb	r2, [r3, #0]
	spi_mout_buf[1] = 0;
 8000d46:	4b73      	ldr	r3, [pc, #460]	; (8000f14 <startspi1Task+0x254>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	705a      	strb	r2, [r3, #1]
	spi_mout_buf[2] = 0;
 8000d4c:	4b71      	ldr	r3, [pc, #452]	; (8000f14 <startspi1Task+0x254>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	709a      	strb	r2, [r3, #2]

	// Wait until WIP bit is cleared
	spi_wip = 1;
 8000d52:	4b73      	ldr	r3, [pc, #460]	; (8000f20 <startspi1Task+0x260>)
 8000d54:	2201      	movs	r2, #1
 8000d56:	701a      	strb	r2, [r3, #0]
	while (spi_wip)
 8000d58:	e02d      	b.n	8000db6 <startspi1Task+0xf6>
	{
	 // Read status register
	 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2101      	movs	r1, #1
 8000d5e:	486a      	ldr	r0, [pc, #424]	; (8000f08 <startspi1Task+0x248>)
 8000d60:	f000 fe50 	bl	8001a04 <HAL_GPIO_WritePin>
	 HAL_SPI_Transmit(&hspi1, (uint8_t *)&RDSR, 1, 100);
 8000d64:	2364      	movs	r3, #100	; 0x64
 8000d66:	2201      	movs	r2, #1
 8000d68:	496e      	ldr	r1, [pc, #440]	; (8000f24 <startspi1Task+0x264>)
 8000d6a:	4869      	ldr	r0, [pc, #420]	; (8000f10 <startspi1Task+0x250>)
 8000d6c:	f001 ffdf 	bl	8002d2e <HAL_SPI_Transmit>
	 response = HAL_SPI_Receive(&hspi1, (uint8_t *)spi_mout_buf, 1, 100);
 8000d70:	2364      	movs	r3, #100	; 0x64
 8000d72:	2201      	movs	r2, #1
 8000d74:	4967      	ldr	r1, [pc, #412]	; (8000f14 <startspi1Task+0x254>)
 8000d76:	4866      	ldr	r0, [pc, #408]	; (8000f10 <startspi1Task+0x250>)
 8000d78:	f002 f947 	bl	800300a <HAL_SPI_Receive>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	73fb      	strb	r3, [r7, #15]
	 if (response == HAL_OK) {
 8000d80:	7bfb      	ldrb	r3, [r7, #15]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d106      	bne.n	8000d94 <startspi1Task+0xd4>
	  printf("Status Reg: %02x \r\n", spi_mout_buf[0]);
 8000d86:	4b63      	ldr	r3, [pc, #396]	; (8000f14 <startspi1Task+0x254>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4866      	ldr	r0, [pc, #408]	; (8000f28 <startspi1Task+0x268>)
 8000d8e:	f006 fe43 	bl	8007a18 <iprintf>
 8000d92:	e004      	b.n	8000d9e <startspi1Task+0xde>
	 } else {
	  printf("Got error response as %d\r\n", response);
 8000d94:	7bfb      	ldrb	r3, [r7, #15]
 8000d96:	4619      	mov	r1, r3
 8000d98:	4864      	ldr	r0, [pc, #400]	; (8000f2c <startspi1Task+0x26c>)
 8000d9a:	f006 fe3d 	bl	8007a18 <iprintf>
	 }
	 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000d9e:	2201      	movs	r2, #1
 8000da0:	2101      	movs	r1, #1
 8000da2:	4859      	ldr	r0, [pc, #356]	; (8000f08 <startspi1Task+0x248>)
 8000da4:	f000 fe2e 	bl	8001a04 <HAL_GPIO_WritePin>

	 // Mask out WIP bit
	 spi_wip = spi_mout_buf[0] & 0b00000001;
 8000da8:	4b5a      	ldr	r3, [pc, #360]	; (8000f14 <startspi1Task+0x254>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	f003 0301 	and.w	r3, r3, #1
 8000db0:	b2da      	uxtb	r2, r3
 8000db2:	4b5b      	ldr	r3, [pc, #364]	; (8000f20 <startspi1Task+0x260>)
 8000db4:	701a      	strb	r2, [r3, #0]
	while (spi_wip)
 8000db6:	4b5a      	ldr	r3, [pc, #360]	; (8000f20 <startspi1Task+0x260>)
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d1cd      	bne.n	8000d5a <startspi1Task+0x9a>
	}

	// Read the 3 bytes back
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	4851      	ldr	r0, [pc, #324]	; (8000f08 <startspi1Task+0x248>)
 8000dc4:	f000 fe1e 	bl	8001a04 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&READ, 1, 100);
 8000dc8:	2364      	movs	r3, #100	; 0x64
 8000dca:	2201      	movs	r2, #1
 8000dcc:	4958      	ldr	r1, [pc, #352]	; (8000f30 <startspi1Task+0x270>)
 8000dce:	4850      	ldr	r0, [pc, #320]	; (8000f10 <startspi1Task+0x250>)
 8000dd0:	f001 ffad 	bl	8002d2e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&spi_addr, 2, 100);
 8000dd4:	2364      	movs	r3, #100	; 0x64
 8000dd6:	2202      	movs	r2, #2
 8000dd8:	4950      	ldr	r1, [pc, #320]	; (8000f1c <startspi1Task+0x25c>)
 8000dda:	484d      	ldr	r0, [pc, #308]	; (8000f10 <startspi1Task+0x250>)
 8000ddc:	f001 ffa7 	bl	8002d2e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t *)spi_mout_buf, 3, 100);
 8000de0:	2364      	movs	r3, #100	; 0x64
 8000de2:	2203      	movs	r2, #3
 8000de4:	494b      	ldr	r1, [pc, #300]	; (8000f14 <startspi1Task+0x254>)
 8000de6:	484a      	ldr	r0, [pc, #296]	; (8000f10 <startspi1Task+0x250>)
 8000de8:	f002 f90f 	bl	800300a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000dec:	2201      	movs	r2, #1
 8000dee:	2101      	movs	r1, #1
 8000df0:	4845      	ldr	r0, [pc, #276]	; (8000f08 <startspi1Task+0x248>)
 8000df2:	f000 fe07 	bl	8001a04 <HAL_GPIO_WritePin>

	// Read status register
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000df6:	2200      	movs	r2, #0
 8000df8:	2101      	movs	r1, #1
 8000dfa:	4843      	ldr	r0, [pc, #268]	; (8000f08 <startspi1Task+0x248>)
 8000dfc:	f000 fe02 	bl	8001a04 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&RDSR, 1, 100);
 8000e00:	2364      	movs	r3, #100	; 0x64
 8000e02:	2201      	movs	r2, #1
 8000e04:	4947      	ldr	r1, [pc, #284]	; (8000f24 <startspi1Task+0x264>)
 8000e06:	4842      	ldr	r0, [pc, #264]	; (8000f10 <startspi1Task+0x250>)
 8000e08:	f001 ff91 	bl	8002d2e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t *)spi_mout_buf, 1, 100);
 8000e0c:	2364      	movs	r3, #100	; 0x64
 8000e0e:	2201      	movs	r2, #1
 8000e10:	4940      	ldr	r1, [pc, #256]	; (8000f14 <startspi1Task+0x254>)
 8000e12:	483f      	ldr	r0, [pc, #252]	; (8000f10 <startspi1Task+0x250>)
 8000e14:	f002 f8f9 	bl	800300a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000e18:	2201      	movs	r2, #1
 8000e1a:	2101      	movs	r1, #1
 8000e1c:	483a      	ldr	r0, [pc, #232]	; (8000f08 <startspi1Task+0x248>)
 8000e1e:	f000 fdf1 	bl	8001a04 <HAL_GPIO_WritePin>

	/* Infinite loop */
	for(;;)
	{
	  //osStatus stat = osSemaphoreAcquire(SPI_semHandle, osWaitForever); //Wait for nmea sem to be posted
		xSemaphoreTake(spi_semHandle, portMAX_DELAY);
 8000e22:	4b44      	ldr	r3, [pc, #272]	; (8000f34 <startspi1Task+0x274>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f04f 31ff 	mov.w	r1, #4294967295
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f004 fd88 	bl	8005940 <xQueueSemaphoreTake>
	  //osDelay(1);

	  //Send over SPI to FRAM
	  //osSemaphoreRelease(UART_semHandle); //Tell UART to gather more data
		//Set Write enable latch
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000e30:	2200      	movs	r2, #0
 8000e32:	2101      	movs	r1, #1
 8000e34:	4834      	ldr	r0, [pc, #208]	; (8000f08 <startspi1Task+0x248>)
 8000e36:	f000 fde5 	bl	8001a04 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, (uint8_t *)&WREN, 1);
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	4933      	ldr	r1, [pc, #204]	; (8000f0c <startspi1Task+0x24c>)
 8000e3e:	4834      	ldr	r0, [pc, #208]	; (8000f10 <startspi1Task+0x250>)
 8000e40:	f002 fc26 	bl	8003690 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000e44:	2201      	movs	r2, #1
 8000e46:	2101      	movs	r1, #1
 8000e48:	482f      	ldr	r0, [pc, #188]	; (8000f08 <startspi1Task+0x248>)
 8000e4a:	f000 fddb 	bl	8001a04 <HAL_GPIO_WritePin>

		// Write 64 bytes starting at given address
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2101      	movs	r1, #1
 8000e52:	482d      	ldr	r0, [pc, #180]	; (8000f08 <startspi1Task+0x248>)
 8000e54:	f000 fdd6 	bl	8001a04 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, (uint8_t *)&WRITE, 1, 100);
 8000e58:	2364      	movs	r3, #100	; 0x64
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	492e      	ldr	r1, [pc, #184]	; (8000f18 <startspi1Task+0x258>)
 8000e5e:	482c      	ldr	r0, [pc, #176]	; (8000f10 <startspi1Task+0x250>)
 8000e60:	f001 ff65 	bl	8002d2e <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi1, (uint8_t *)&spi_addr, 2, 100);
 8000e64:	2364      	movs	r3, #100	; 0x64
 8000e66:	2202      	movs	r2, #2
 8000e68:	492c      	ldr	r1, [pc, #176]	; (8000f1c <startspi1Task+0x25c>)
 8000e6a:	4829      	ldr	r0, [pc, #164]	; (8000f10 <startspi1Task+0x250>)
 8000e6c:	f001 ff5f 	bl	8002d2e <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi1, (uint8_t *)&SerialBufferReceived.Buffer, NMEA_LEN, 100);
 8000e70:	2364      	movs	r3, #100	; 0x64
 8000e72:	2248      	movs	r2, #72	; 0x48
 8000e74:	4930      	ldr	r1, [pc, #192]	; (8000f38 <startspi1Task+0x278>)
 8000e76:	4826      	ldr	r0, [pc, #152]	; (8000f10 <startspi1Task+0x250>)
 8000e78:	f001 ff59 	bl	8002d2e <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	2101      	movs	r1, #1
 8000e80:	4821      	ldr	r0, [pc, #132]	; (8000f08 <startspi1Task+0x248>)
 8000e82:	f000 fdbf 	bl	8001a04 <HAL_GPIO_WritePin>

		// TEST READ ECHO
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2101      	movs	r1, #1
 8000e8a:	481f      	ldr	r0, [pc, #124]	; (8000f08 <startspi1Task+0x248>)
 8000e8c:	f000 fdba 	bl	8001a04 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, (uint8_t *)&READ, 1, 100);
 8000e90:	2364      	movs	r3, #100	; 0x64
 8000e92:	2201      	movs	r2, #1
 8000e94:	4926      	ldr	r1, [pc, #152]	; (8000f30 <startspi1Task+0x270>)
 8000e96:	481e      	ldr	r0, [pc, #120]	; (8000f10 <startspi1Task+0x250>)
 8000e98:	f001 ff49 	bl	8002d2e <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi1, (uint8_t *)&spi_addr, 2, 100);
 8000e9c:	2364      	movs	r3, #100	; 0x64
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	491e      	ldr	r1, [pc, #120]	; (8000f1c <startspi1Task+0x25c>)
 8000ea2:	481b      	ldr	r0, [pc, #108]	; (8000f10 <startspi1Task+0x250>)
 8000ea4:	f001 ff43 	bl	8002d2e <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, (uint8_t *)&test_spi_buf.Buffer, NMEA_LEN, 100);
 8000ea8:	2364      	movs	r3, #100	; 0x64
 8000eaa:	2248      	movs	r2, #72	; 0x48
 8000eac:	4923      	ldr	r1, [pc, #140]	; (8000f3c <startspi1Task+0x27c>)
 8000eae:	4818      	ldr	r0, [pc, #96]	; (8000f10 <startspi1Task+0x250>)
 8000eb0:	f002 f8ab 	bl	800300a <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	4813      	ldr	r0, [pc, #76]	; (8000f08 <startspi1Task+0x248>)
 8000eba:	f000 fda3 	bl	8001a04 <HAL_GPIO_WritePin>

		spi_addr += NMEA_LEN; //Offset within destination device to hold NMEA message
 8000ebe:	4b17      	ldr	r3, [pc, #92]	; (8000f1c <startspi1Task+0x25c>)
 8000ec0:	881b      	ldrh	r3, [r3, #0]
 8000ec2:	3348      	adds	r3, #72	; 0x48
 8000ec4:	b29a      	uxth	r2, r3
 8000ec6:	4b15      	ldr	r3, [pc, #84]	; (8000f1c <startspi1Task+0x25c>)
 8000ec8:	801a      	strh	r2, [r3, #0]

		if(spi_addr > 0x7FFF) spi_addr = 0;
 8000eca:	4b14      	ldr	r3, [pc, #80]	; (8000f1c <startspi1Task+0x25c>)
 8000ecc:	881b      	ldrh	r3, [r3, #0]
 8000ece:	b21b      	sxth	r3, r3
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	da02      	bge.n	8000eda <startspi1Task+0x21a>
 8000ed4:	4b11      	ldr	r3, [pc, #68]	; (8000f1c <startspi1Task+0x25c>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	801a      	strh	r2, [r3, #0]


		xSemaphoreGive(uart_semHandle);
 8000eda:	4b19      	ldr	r3, [pc, #100]	; (8000f40 <startspi1Task+0x280>)
 8000edc:	6818      	ldr	r0, [r3, #0]
 8000ede:	2300      	movs	r3, #0
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	f004 fa26 	bl	8005334 <xQueueGenericSend>

		//Blink LED to signal SPI write happened
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	2102      	movs	r1, #2
 8000eec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ef0:	f000 fd88 	bl	8001a04 <HAL_GPIO_WritePin>
		vTaskDelay( 200 / portTICK_PERIOD_MS );
 8000ef4:	20c8      	movs	r0, #200	; 0xc8
 8000ef6:	f005 f91f 	bl	8006138 <vTaskDelay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000efa:	2200      	movs	r2, #0
 8000efc:	2102      	movs	r1, #2
 8000efe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f02:	f000 fd7f 	bl	8001a04 <HAL_GPIO_WritePin>
		xSemaphoreTake(spi_semHandle, portMAX_DELAY);
 8000f06:	e78c      	b.n	8000e22 <startspi1Task+0x162>
 8000f08:	48000400 	.word	0x48000400
 8000f0c:	080087bf 	.word	0x080087bf
 8000f10:	200003b8 	.word	0x200003b8
 8000f14:	20000350 	.word	0x20000350
 8000f18:	080087be 	.word	0x080087be
 8000f1c:	200003b4 	.word	0x200003b4
 8000f20:	200003b6 	.word	0x200003b6
 8000f24:	080087c0 	.word	0x080087c0
 8000f28:	08008788 	.word	0x08008788
 8000f2c:	0800879c 	.word	0x0800879c
 8000f30:	080087bd 	.word	0x080087bd
 8000f34:	20000534 	.word	0x20000534
 8000f38:	20000540 	.word	0x20000540
 8000f3c:	200005a4 	.word	0x200005a4
 8000f40:	20000538 	.word	0x20000538

08000f44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	tim1_counter++; //Incrementing at 1kHz (1000 in 1 second)
 8000f4c:	4b07      	ldr	r3, [pc, #28]	; (8000f6c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	3301      	adds	r3, #1
 8000f52:	4a06      	ldr	r2, [pc, #24]	; (8000f6c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000f54:	6013      	str	r3, [r2, #0]
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a05      	ldr	r2, [pc, #20]	; (8000f70 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d101      	bne.n	8000f64 <HAL_TIM_PeriodElapsedCallback+0x20>
    HAL_IncTick();
 8000f60:	f000 fa9a 	bl	8001498 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f64:	bf00      	nop
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20000608 	.word	0x20000608
 8000f70:	40012c00 	.word	0x40012c00

08000f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f78:	b672      	cpsid	i
}
 8000f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f7c:	e7fe      	b.n	8000f7c <Error_Handler+0x8>
	...

08000f80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f86:	4b11      	ldr	r3, [pc, #68]	; (8000fcc <HAL_MspInit+0x4c>)
 8000f88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f8a:	4a10      	ldr	r2, [pc, #64]	; (8000fcc <HAL_MspInit+0x4c>)
 8000f8c:	f043 0301 	orr.w	r3, r3, #1
 8000f90:	6613      	str	r3, [r2, #96]	; 0x60
 8000f92:	4b0e      	ldr	r3, [pc, #56]	; (8000fcc <HAL_MspInit+0x4c>)
 8000f94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f96:	f003 0301 	and.w	r3, r3, #1
 8000f9a:	607b      	str	r3, [r7, #4]
 8000f9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f9e:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <HAL_MspInit+0x4c>)
 8000fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fa2:	4a0a      	ldr	r2, [pc, #40]	; (8000fcc <HAL_MspInit+0x4c>)
 8000fa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fa8:	6593      	str	r3, [r2, #88]	; 0x58
 8000faa:	4b08      	ldr	r3, [pc, #32]	; (8000fcc <HAL_MspInit+0x4c>)
 8000fac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fb2:	603b      	str	r3, [r7, #0]
 8000fb4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	210f      	movs	r1, #15
 8000fba:	f06f 0001 	mvn.w	r0, #1
 8000fbe:	f000 fb43 	bl	8001648 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b08a      	sub	sp, #40	; 0x28
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a1b      	ldr	r2, [pc, #108]	; (800105c <HAL_SPI_MspInit+0x8c>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d12f      	bne.n	8001052 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ff2:	4b1b      	ldr	r3, [pc, #108]	; (8001060 <HAL_SPI_MspInit+0x90>)
 8000ff4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ff6:	4a1a      	ldr	r2, [pc, #104]	; (8001060 <HAL_SPI_MspInit+0x90>)
 8000ff8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ffc:	6613      	str	r3, [r2, #96]	; 0x60
 8000ffe:	4b18      	ldr	r3, [pc, #96]	; (8001060 <HAL_SPI_MspInit+0x90>)
 8001000:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001002:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001006:	613b      	str	r3, [r7, #16]
 8001008:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800100a:	4b15      	ldr	r3, [pc, #84]	; (8001060 <HAL_SPI_MspInit+0x90>)
 800100c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800100e:	4a14      	ldr	r2, [pc, #80]	; (8001060 <HAL_SPI_MspInit+0x90>)
 8001010:	f043 0302 	orr.w	r3, r3, #2
 8001014:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001016:	4b12      	ldr	r3, [pc, #72]	; (8001060 <HAL_SPI_MspInit+0x90>)
 8001018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101a:	f003 0302 	and.w	r3, r3, #2
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001022:	2338      	movs	r3, #56	; 0x38
 8001024:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001026:	2302      	movs	r3, #2
 8001028:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102a:	2300      	movs	r3, #0
 800102c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102e:	2303      	movs	r3, #3
 8001030:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001032:	2305      	movs	r3, #5
 8001034:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001036:	f107 0314 	add.w	r3, r7, #20
 800103a:	4619      	mov	r1, r3
 800103c:	4809      	ldr	r0, [pc, #36]	; (8001064 <HAL_SPI_MspInit+0x94>)
 800103e:	f000 fb6f 	bl	8001720 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001042:	2200      	movs	r2, #0
 8001044:	2105      	movs	r1, #5
 8001046:	2023      	movs	r0, #35	; 0x23
 8001048:	f000 fafe 	bl	8001648 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800104c:	2023      	movs	r0, #35	; 0x23
 800104e:	f000 fb17 	bl	8001680 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001052:	bf00      	nop
 8001054:	3728      	adds	r7, #40	; 0x28
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	40013000 	.word	0x40013000
 8001060:	40021000 	.word	0x40021000
 8001064:	48000400 	.word	0x48000400

08001068 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b098      	sub	sp, #96	; 0x60
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001070:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	605a      	str	r2, [r3, #4]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	60da      	str	r2, [r3, #12]
 800107e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001080:	f107 0318 	add.w	r3, r7, #24
 8001084:	2234      	movs	r2, #52	; 0x34
 8001086:	2100      	movs	r1, #0
 8001088:	4618      	mov	r0, r3
 800108a:	f006 fc28 	bl	80078de <memset>
  if(huart->Instance==USART1)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a3e      	ldr	r2, [pc, #248]	; (800118c <HAL_UART_MspInit+0x124>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d138      	bne.n	800110a <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001098:	2301      	movs	r3, #1
 800109a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800109c:	2300      	movs	r3, #0
 800109e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010a0:	f107 0318 	add.w	r3, r7, #24
 80010a4:	4618      	mov	r0, r3
 80010a6:	f001 fc09 	bl	80028bc <HAL_RCCEx_PeriphCLKConfig>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80010b0:	f7ff ff60 	bl	8000f74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010b4:	4b36      	ldr	r3, [pc, #216]	; (8001190 <HAL_UART_MspInit+0x128>)
 80010b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010b8:	4a35      	ldr	r2, [pc, #212]	; (8001190 <HAL_UART_MspInit+0x128>)
 80010ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010be:	6613      	str	r3, [r2, #96]	; 0x60
 80010c0:	4b33      	ldr	r3, [pc, #204]	; (8001190 <HAL_UART_MspInit+0x128>)
 80010c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010c8:	617b      	str	r3, [r7, #20]
 80010ca:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010cc:	4b30      	ldr	r3, [pc, #192]	; (8001190 <HAL_UART_MspInit+0x128>)
 80010ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d0:	4a2f      	ldr	r2, [pc, #188]	; (8001190 <HAL_UART_MspInit+0x128>)
 80010d2:	f043 0301 	orr.w	r3, r3, #1
 80010d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010d8:	4b2d      	ldr	r3, [pc, #180]	; (8001190 <HAL_UART_MspInit+0x128>)
 80010da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010dc:	f003 0301 	and.w	r3, r3, #1
 80010e0:	613b      	str	r3, [r7, #16]
 80010e2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80010e4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80010e8:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ea:	2302      	movs	r3, #2
 80010ec:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f2:	2303      	movs	r3, #3
 80010f4:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80010f6:	2307      	movs	r3, #7
 80010f8:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80010fe:	4619      	mov	r1, r3
 8001100:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001104:	f000 fb0c 	bl	8001720 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001108:	e03b      	b.n	8001182 <HAL_UART_MspInit+0x11a>
  else if(huart->Instance==USART2)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a21      	ldr	r2, [pc, #132]	; (8001194 <HAL_UART_MspInit+0x12c>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d136      	bne.n	8001182 <HAL_UART_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001114:	2302      	movs	r3, #2
 8001116:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001118:	2300      	movs	r3, #0
 800111a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800111c:	f107 0318 	add.w	r3, r7, #24
 8001120:	4618      	mov	r0, r3
 8001122:	f001 fbcb 	bl	80028bc <HAL_RCCEx_PeriphCLKConfig>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 800112c:	f7ff ff22 	bl	8000f74 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001130:	4b17      	ldr	r3, [pc, #92]	; (8001190 <HAL_UART_MspInit+0x128>)
 8001132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001134:	4a16      	ldr	r2, [pc, #88]	; (8001190 <HAL_UART_MspInit+0x128>)
 8001136:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800113a:	6593      	str	r3, [r2, #88]	; 0x58
 800113c:	4b14      	ldr	r3, [pc, #80]	; (8001190 <HAL_UART_MspInit+0x128>)
 800113e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001140:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001148:	4b11      	ldr	r3, [pc, #68]	; (8001190 <HAL_UART_MspInit+0x128>)
 800114a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114c:	4a10      	ldr	r2, [pc, #64]	; (8001190 <HAL_UART_MspInit+0x128>)
 800114e:	f043 0301 	orr.w	r3, r3, #1
 8001152:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001154:	4b0e      	ldr	r3, [pc, #56]	; (8001190 <HAL_UART_MspInit+0x128>)
 8001156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001160:	230c      	movs	r3, #12
 8001162:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001164:	2302      	movs	r3, #2
 8001166:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800116c:	2303      	movs	r3, #3
 800116e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001170:	2307      	movs	r3, #7
 8001172:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001174:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001178:	4619      	mov	r1, r3
 800117a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800117e:	f000 facf 	bl	8001720 <HAL_GPIO_Init>
}
 8001182:	bf00      	nop
 8001184:	3760      	adds	r7, #96	; 0x60
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40013800 	.word	0x40013800
 8001190:	40021000 	.word	0x40021000
 8001194:	40004400 	.word	0x40004400

08001198 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08c      	sub	sp, #48	; 0x30
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 80011a8:	2200      	movs	r2, #0
 80011aa:	6879      	ldr	r1, [r7, #4]
 80011ac:	2019      	movs	r0, #25
 80011ae:	f000 fa4b 	bl	8001648 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80011b2:	2019      	movs	r0, #25
 80011b4:	f000 fa64 	bl	8001680 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80011b8:	4b1e      	ldr	r3, [pc, #120]	; (8001234 <HAL_InitTick+0x9c>)
 80011ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011bc:	4a1d      	ldr	r2, [pc, #116]	; (8001234 <HAL_InitTick+0x9c>)
 80011be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80011c2:	6613      	str	r3, [r2, #96]	; 0x60
 80011c4:	4b1b      	ldr	r3, [pc, #108]	; (8001234 <HAL_InitTick+0x9c>)
 80011c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80011cc:	60fb      	str	r3, [r7, #12]
 80011ce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011d0:	f107 0210 	add.w	r2, r7, #16
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	4611      	mov	r1, r2
 80011da:	4618      	mov	r0, r3
 80011dc:	f001 fadc 	bl	8002798 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80011e0:	f001 fac4 	bl	800276c <HAL_RCC_GetPCLK2Freq>
 80011e4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011e8:	4a13      	ldr	r2, [pc, #76]	; (8001238 <HAL_InitTick+0xa0>)
 80011ea:	fba2 2303 	umull	r2, r3, r2, r3
 80011ee:	0c9b      	lsrs	r3, r3, #18
 80011f0:	3b01      	subs	r3, #1
 80011f2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80011f4:	4b11      	ldr	r3, [pc, #68]	; (800123c <HAL_InitTick+0xa4>)
 80011f6:	4a12      	ldr	r2, [pc, #72]	; (8001240 <HAL_InitTick+0xa8>)
 80011f8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80011fa:	4b10      	ldr	r3, [pc, #64]	; (800123c <HAL_InitTick+0xa4>)
 80011fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001200:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001202:	4a0e      	ldr	r2, [pc, #56]	; (800123c <HAL_InitTick+0xa4>)
 8001204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001206:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001208:	4b0c      	ldr	r3, [pc, #48]	; (800123c <HAL_InitTick+0xa4>)
 800120a:	2200      	movs	r2, #0
 800120c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800120e:	4b0b      	ldr	r3, [pc, #44]	; (800123c <HAL_InitTick+0xa4>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001214:	4809      	ldr	r0, [pc, #36]	; (800123c <HAL_InitTick+0xa4>)
 8001216:	f002 fe32 	bl	8003e7e <HAL_TIM_Base_Init>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d104      	bne.n	800122a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001220:	4806      	ldr	r0, [pc, #24]	; (800123c <HAL_InitTick+0xa4>)
 8001222:	f002 fe8d 	bl	8003f40 <HAL_TIM_Base_Start_IT>
 8001226:	4603      	mov	r3, r0
 8001228:	e000      	b.n	800122c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
}
 800122c:	4618      	mov	r0, r3
 800122e:	3730      	adds	r7, #48	; 0x30
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	40021000 	.word	0x40021000
 8001238:	431bde83 	.word	0x431bde83
 800123c:	20000768 	.word	0x20000768
 8001240:	40012c00 	.word	0x40012c00

08001244 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001248:	e7fe      	b.n	8001248 <NMI_Handler+0x4>

0800124a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800124a:	b480      	push	{r7}
 800124c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800124e:	e7fe      	b.n	800124e <HardFault_Handler+0x4>

08001250 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001254:	e7fe      	b.n	8001254 <MemManage_Handler+0x4>

08001256 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001256:	b480      	push	{r7}
 8001258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800125a:	e7fe      	b.n	800125a <BusFault_Handler+0x4>

0800125c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001260:	e7fe      	b.n	8001260 <UsageFault_Handler+0x4>

08001262 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001262:	b480      	push	{r7}
 8001264:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001266:	bf00      	nop
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001274:	4802      	ldr	r0, [pc, #8]	; (8001280 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001276:	f002 feb7 	bl	8003fe8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20000768 	.word	0x20000768

08001284 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001288:	4802      	ldr	r0, [pc, #8]	; (8001294 <SPI1_IRQHandler+0x10>)
 800128a:	f002 fa8f 	bl	80037ac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	200003b8 	.word	0x200003b8

08001298 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800129c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80012a0:	f000 fbc8 	bl	8001a34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b4:	2300      	movs	r3, #0
 80012b6:	617b      	str	r3, [r7, #20]
 80012b8:	e00a      	b.n	80012d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80012ba:	f3af 8000 	nop.w
 80012be:	4601      	mov	r1, r0
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	1c5a      	adds	r2, r3, #1
 80012c4:	60ba      	str	r2, [r7, #8]
 80012c6:	b2ca      	uxtb	r2, r1
 80012c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	3301      	adds	r3, #1
 80012ce:	617b      	str	r3, [r7, #20]
 80012d0:	697a      	ldr	r2, [r7, #20]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	dbf0      	blt.n	80012ba <_read+0x12>
	}

return len;
 80012d8:	687b      	ldr	r3, [r7, #4]
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3718      	adds	r7, #24
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b086      	sub	sp, #24
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	60f8      	str	r0, [r7, #12]
 80012ea:	60b9      	str	r1, [r7, #8]
 80012ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ee:	2300      	movs	r3, #0
 80012f0:	617b      	str	r3, [r7, #20]
 80012f2:	e009      	b.n	8001308 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	1c5a      	adds	r2, r3, #1
 80012f8:	60ba      	str	r2, [r7, #8]
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	3301      	adds	r3, #1
 8001306:	617b      	str	r3, [r7, #20]
 8001308:	697a      	ldr	r2, [r7, #20]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	429a      	cmp	r2, r3
 800130e:	dbf1      	blt.n	80012f4 <_write+0x12>
	}
	return len;
 8001310:	687b      	ldr	r3, [r7, #4]
}
 8001312:	4618      	mov	r0, r3
 8001314:	3718      	adds	r7, #24
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}

0800131a <_close>:

int _close(int file)
{
 800131a:	b480      	push	{r7}
 800131c:	b083      	sub	sp, #12
 800131e:	af00      	add	r7, sp, #0
 8001320:	6078      	str	r0, [r7, #4]
	return -1;
 8001322:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001326:	4618      	mov	r0, r3
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
 800133a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001342:	605a      	str	r2, [r3, #4]
	return 0;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr

08001352 <_isatty>:

int _isatty(int file)
{
 8001352:	b480      	push	{r7}
 8001354:	b083      	sub	sp, #12
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
	return 1;
 800135a:	2301      	movs	r3, #1
}
 800135c:	4618      	mov	r0, r3
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
	return 0;
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
	...

08001384 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800138c:	4a14      	ldr	r2, [pc, #80]	; (80013e0 <_sbrk+0x5c>)
 800138e:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <_sbrk+0x60>)
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001398:	4b13      	ldr	r3, [pc, #76]	; (80013e8 <_sbrk+0x64>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d102      	bne.n	80013a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013a0:	4b11      	ldr	r3, [pc, #68]	; (80013e8 <_sbrk+0x64>)
 80013a2:	4a12      	ldr	r2, [pc, #72]	; (80013ec <_sbrk+0x68>)
 80013a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013a6:	4b10      	ldr	r3, [pc, #64]	; (80013e8 <_sbrk+0x64>)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4413      	add	r3, r2
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d207      	bcs.n	80013c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013b4:	f006 f962 	bl	800767c <__errno>
 80013b8:	4603      	mov	r3, r0
 80013ba:	220c      	movs	r2, #12
 80013bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013be:	f04f 33ff 	mov.w	r3, #4294967295
 80013c2:	e009      	b.n	80013d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013c4:	4b08      	ldr	r3, [pc, #32]	; (80013e8 <_sbrk+0x64>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ca:	4b07      	ldr	r3, [pc, #28]	; (80013e8 <_sbrk+0x64>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4413      	add	r3, r2
 80013d2:	4a05      	ldr	r2, [pc, #20]	; (80013e8 <_sbrk+0x64>)
 80013d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013d6:	68fb      	ldr	r3, [r7, #12]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3718      	adds	r7, #24
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	2000a000 	.word	0x2000a000
 80013e4:	00000400 	.word	0x00000400
 80013e8:	200007b4 	.word	0x200007b4
 80013ec:	20003030 	.word	0x20003030

080013f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80013f4:	4b06      	ldr	r3, [pc, #24]	; (8001410 <SystemInit+0x20>)
 80013f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013fa:	4a05      	ldr	r2, [pc, #20]	; (8001410 <SystemInit+0x20>)
 80013fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001400:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000ed00 	.word	0xe000ed00

08001414 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001414:	f8df d034 	ldr.w	sp, [pc, #52]	; 800144c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001418:	f7ff ffea 	bl	80013f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800141c:	480c      	ldr	r0, [pc, #48]	; (8001450 <LoopForever+0x6>)
  ldr r1, =_edata
 800141e:	490d      	ldr	r1, [pc, #52]	; (8001454 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001420:	4a0d      	ldr	r2, [pc, #52]	; (8001458 <LoopForever+0xe>)
  movs r3, #0
 8001422:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001424:	e002      	b.n	800142c <LoopCopyDataInit>

08001426 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001426:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001428:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800142a:	3304      	adds	r3, #4

0800142c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800142c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800142e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001430:	d3f9      	bcc.n	8001426 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001432:	4a0a      	ldr	r2, [pc, #40]	; (800145c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001434:	4c0a      	ldr	r4, [pc, #40]	; (8001460 <LoopForever+0x16>)
  movs r3, #0
 8001436:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001438:	e001      	b.n	800143e <LoopFillZerobss>

0800143a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800143a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800143c:	3204      	adds	r2, #4

0800143e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800143e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001440:	d3fb      	bcc.n	800143a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001442:	f006 fa17 	bl	8007874 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001446:	f7ff f8bf 	bl	80005c8 <main>

0800144a <LoopForever>:

LoopForever:
    b LoopForever
 800144a:	e7fe      	b.n	800144a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800144c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001450:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001454:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001458:	080088b4 	.word	0x080088b4
  ldr r2, =_sbss
 800145c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001460:	20003030 	.word	0x20003030

08001464 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001464:	e7fe      	b.n	8001464 <ADC1_2_IRQHandler>

08001466 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800146c:	2300      	movs	r3, #0
 800146e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001470:	2003      	movs	r0, #3
 8001472:	f000 f8de 	bl	8001632 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001476:	200f      	movs	r0, #15
 8001478:	f7ff fe8e 	bl	8001198 <HAL_InitTick>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d002      	beq.n	8001488 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	71fb      	strb	r3, [r7, #7]
 8001486:	e001      	b.n	800148c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001488:	f7ff fd7a 	bl	8000f80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800148c:	79fb      	ldrb	r3, [r7, #7]
}
 800148e:	4618      	mov	r0, r3
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800149c:	4b06      	ldr	r3, [pc, #24]	; (80014b8 <HAL_IncTick+0x20>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	461a      	mov	r2, r3
 80014a2:	4b06      	ldr	r3, [pc, #24]	; (80014bc <HAL_IncTick+0x24>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4413      	add	r3, r2
 80014a8:	4a04      	ldr	r2, [pc, #16]	; (80014bc <HAL_IncTick+0x24>)
 80014aa:	6013      	str	r3, [r2, #0]
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	20000008 	.word	0x20000008
 80014bc:	200007b8 	.word	0x200007b8

080014c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  return uwTick;
 80014c4:	4b03      	ldr	r3, [pc, #12]	; (80014d4 <HAL_GetTick+0x14>)
 80014c6:	681b      	ldr	r3, [r3, #0]
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	200007b8 	.word	0x200007b8

080014d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f003 0307 	and.w	r3, r3, #7
 80014e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014e8:	4b0c      	ldr	r3, [pc, #48]	; (800151c <__NVIC_SetPriorityGrouping+0x44>)
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ee:	68ba      	ldr	r2, [r7, #8]
 80014f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014f4:	4013      	ands	r3, r2
 80014f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001500:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001504:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001508:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800150a:	4a04      	ldr	r2, [pc, #16]	; (800151c <__NVIC_SetPriorityGrouping+0x44>)
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	60d3      	str	r3, [r2, #12]
}
 8001510:	bf00      	nop
 8001512:	3714      	adds	r7, #20
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001524:	4b04      	ldr	r3, [pc, #16]	; (8001538 <__NVIC_GetPriorityGrouping+0x18>)
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	0a1b      	lsrs	r3, r3, #8
 800152a:	f003 0307 	and.w	r3, r3, #7
}
 800152e:	4618      	mov	r0, r3
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr
 8001538:	e000ed00 	.word	0xe000ed00

0800153c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154a:	2b00      	cmp	r3, #0
 800154c:	db0b      	blt.n	8001566 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800154e:	79fb      	ldrb	r3, [r7, #7]
 8001550:	f003 021f 	and.w	r2, r3, #31
 8001554:	4907      	ldr	r1, [pc, #28]	; (8001574 <__NVIC_EnableIRQ+0x38>)
 8001556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155a:	095b      	lsrs	r3, r3, #5
 800155c:	2001      	movs	r0, #1
 800155e:	fa00 f202 	lsl.w	r2, r0, r2
 8001562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001566:	bf00      	nop
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	e000e100 	.word	0xe000e100

08001578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	6039      	str	r1, [r7, #0]
 8001582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001588:	2b00      	cmp	r3, #0
 800158a:	db0a      	blt.n	80015a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	b2da      	uxtb	r2, r3
 8001590:	490c      	ldr	r1, [pc, #48]	; (80015c4 <__NVIC_SetPriority+0x4c>)
 8001592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001596:	0112      	lsls	r2, r2, #4
 8001598:	b2d2      	uxtb	r2, r2
 800159a:	440b      	add	r3, r1
 800159c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015a0:	e00a      	b.n	80015b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	b2da      	uxtb	r2, r3
 80015a6:	4908      	ldr	r1, [pc, #32]	; (80015c8 <__NVIC_SetPriority+0x50>)
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	f003 030f 	and.w	r3, r3, #15
 80015ae:	3b04      	subs	r3, #4
 80015b0:	0112      	lsls	r2, r2, #4
 80015b2:	b2d2      	uxtb	r2, r2
 80015b4:	440b      	add	r3, r1
 80015b6:	761a      	strb	r2, [r3, #24]
}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr
 80015c4:	e000e100 	.word	0xe000e100
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b089      	sub	sp, #36	; 0x24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	60f8      	str	r0, [r7, #12]
 80015d4:	60b9      	str	r1, [r7, #8]
 80015d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	f003 0307 	and.w	r3, r3, #7
 80015de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	f1c3 0307 	rsb	r3, r3, #7
 80015e6:	2b04      	cmp	r3, #4
 80015e8:	bf28      	it	cs
 80015ea:	2304      	movcs	r3, #4
 80015ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	3304      	adds	r3, #4
 80015f2:	2b06      	cmp	r3, #6
 80015f4:	d902      	bls.n	80015fc <NVIC_EncodePriority+0x30>
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	3b03      	subs	r3, #3
 80015fa:	e000      	b.n	80015fe <NVIC_EncodePriority+0x32>
 80015fc:	2300      	movs	r3, #0
 80015fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001600:	f04f 32ff 	mov.w	r2, #4294967295
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	fa02 f303 	lsl.w	r3, r2, r3
 800160a:	43da      	mvns	r2, r3
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	401a      	ands	r2, r3
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001614:	f04f 31ff 	mov.w	r1, #4294967295
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	fa01 f303 	lsl.w	r3, r1, r3
 800161e:	43d9      	mvns	r1, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001624:	4313      	orrs	r3, r2
         );
}
 8001626:	4618      	mov	r0, r3
 8001628:	3724      	adds	r7, #36	; 0x24
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	b082      	sub	sp, #8
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f7ff ff4c 	bl	80014d8 <__NVIC_SetPriorityGrouping>
}
 8001640:	bf00      	nop
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
 8001654:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001656:	2300      	movs	r3, #0
 8001658:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800165a:	f7ff ff61 	bl	8001520 <__NVIC_GetPriorityGrouping>
 800165e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	68b9      	ldr	r1, [r7, #8]
 8001664:	6978      	ldr	r0, [r7, #20]
 8001666:	f7ff ffb1 	bl	80015cc <NVIC_EncodePriority>
 800166a:	4602      	mov	r2, r0
 800166c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001670:	4611      	mov	r1, r2
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff ff80 	bl	8001578 <__NVIC_SetPriority>
}
 8001678:	bf00      	nop
 800167a:	3718      	adds	r7, #24
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	4603      	mov	r3, r0
 8001688:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800168a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff ff54 	bl	800153c <__NVIC_EnableIRQ>
}
 8001694:	bf00      	nop
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016a4:	2300      	movs	r3, #0
 80016a6:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d005      	beq.n	80016c0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2204      	movs	r2, #4
 80016b8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	73fb      	strb	r3, [r7, #15]
 80016be:	e029      	b.n	8001714 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f022 020e 	bic.w	r2, r2, #14
 80016ce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f022 0201 	bic.w	r2, r2, #1
 80016de:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e4:	f003 021c 	and.w	r2, r3, #28
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ec:	2101      	movs	r1, #1
 80016ee:	fa01 f202 	lsl.w	r2, r1, r2
 80016f2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2201      	movs	r2, #1
 80016f8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2200      	movs	r2, #0
 8001700:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001708:	2b00      	cmp	r3, #0
 800170a:	d003      	beq.n	8001714 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	4798      	blx	r3
    }
  }
  return status;
 8001714:	7bfb      	ldrb	r3, [r7, #15]
}
 8001716:	4618      	mov	r0, r3
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
	...

08001720 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001720:	b480      	push	{r7}
 8001722:	b087      	sub	sp, #28
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800172a:	2300      	movs	r3, #0
 800172c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800172e:	e14e      	b.n	80019ce <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	2101      	movs	r1, #1
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	fa01 f303 	lsl.w	r3, r1, r3
 800173c:	4013      	ands	r3, r2
 800173e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	2b00      	cmp	r3, #0
 8001744:	f000 8140 	beq.w	80019c8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f003 0303 	and.w	r3, r3, #3
 8001750:	2b01      	cmp	r3, #1
 8001752:	d005      	beq.n	8001760 <HAL_GPIO_Init+0x40>
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f003 0303 	and.w	r3, r3, #3
 800175c:	2b02      	cmp	r3, #2
 800175e:	d130      	bne.n	80017c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	2203      	movs	r2, #3
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	43db      	mvns	r3, r3
 8001772:	693a      	ldr	r2, [r7, #16]
 8001774:	4013      	ands	r3, r2
 8001776:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	68da      	ldr	r2, [r3, #12]
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	fa02 f303 	lsl.w	r3, r2, r3
 8001784:	693a      	ldr	r2, [r7, #16]
 8001786:	4313      	orrs	r3, r2
 8001788:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	693a      	ldr	r2, [r7, #16]
 800178e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001796:	2201      	movs	r2, #1
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	43db      	mvns	r3, r3
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	4013      	ands	r3, r2
 80017a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	091b      	lsrs	r3, r3, #4
 80017ac:	f003 0201 	and.w	r2, r3, #1
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	693a      	ldr	r2, [r7, #16]
 80017c0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f003 0303 	and.w	r3, r3, #3
 80017ca:	2b03      	cmp	r3, #3
 80017cc:	d017      	beq.n	80017fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	68db      	ldr	r3, [r3, #12]
 80017d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	2203      	movs	r2, #3
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	43db      	mvns	r3, r3
 80017e0:	693a      	ldr	r2, [r7, #16]
 80017e2:	4013      	ands	r3, r2
 80017e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	689a      	ldr	r2, [r3, #8]
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	fa02 f303 	lsl.w	r3, r2, r3
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	693a      	ldr	r2, [r7, #16]
 80017fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f003 0303 	and.w	r3, r3, #3
 8001806:	2b02      	cmp	r3, #2
 8001808:	d123      	bne.n	8001852 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	08da      	lsrs	r2, r3, #3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	3208      	adds	r2, #8
 8001812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001816:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	f003 0307 	and.w	r3, r3, #7
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	220f      	movs	r2, #15
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	43db      	mvns	r3, r3
 8001828:	693a      	ldr	r2, [r7, #16]
 800182a:	4013      	ands	r3, r2
 800182c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	691a      	ldr	r2, [r3, #16]
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	f003 0307 	and.w	r3, r3, #7
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	4313      	orrs	r3, r2
 8001842:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	08da      	lsrs	r2, r3, #3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	3208      	adds	r2, #8
 800184c:	6939      	ldr	r1, [r7, #16]
 800184e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	2203      	movs	r2, #3
 800185e:	fa02 f303 	lsl.w	r3, r2, r3
 8001862:	43db      	mvns	r3, r3
 8001864:	693a      	ldr	r2, [r7, #16]
 8001866:	4013      	ands	r3, r2
 8001868:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f003 0203 	and.w	r2, r3, #3
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	fa02 f303 	lsl.w	r3, r2, r3
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	4313      	orrs	r3, r2
 800187e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	693a      	ldr	r2, [r7, #16]
 8001884:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800188e:	2b00      	cmp	r3, #0
 8001890:	f000 809a 	beq.w	80019c8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001894:	4b55      	ldr	r3, [pc, #340]	; (80019ec <HAL_GPIO_Init+0x2cc>)
 8001896:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001898:	4a54      	ldr	r2, [pc, #336]	; (80019ec <HAL_GPIO_Init+0x2cc>)
 800189a:	f043 0301 	orr.w	r3, r3, #1
 800189e:	6613      	str	r3, [r2, #96]	; 0x60
 80018a0:	4b52      	ldr	r3, [pc, #328]	; (80019ec <HAL_GPIO_Init+0x2cc>)
 80018a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018a4:	f003 0301 	and.w	r3, r3, #1
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80018ac:	4a50      	ldr	r2, [pc, #320]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	089b      	lsrs	r3, r3, #2
 80018b2:	3302      	adds	r3, #2
 80018b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	f003 0303 	and.w	r3, r3, #3
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	220f      	movs	r2, #15
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	43db      	mvns	r3, r3
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	4013      	ands	r3, r2
 80018ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80018d6:	d013      	beq.n	8001900 <HAL_GPIO_Init+0x1e0>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4a46      	ldr	r2, [pc, #280]	; (80019f4 <HAL_GPIO_Init+0x2d4>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d00d      	beq.n	80018fc <HAL_GPIO_Init+0x1dc>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a45      	ldr	r2, [pc, #276]	; (80019f8 <HAL_GPIO_Init+0x2d8>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d007      	beq.n	80018f8 <HAL_GPIO_Init+0x1d8>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	4a44      	ldr	r2, [pc, #272]	; (80019fc <HAL_GPIO_Init+0x2dc>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d101      	bne.n	80018f4 <HAL_GPIO_Init+0x1d4>
 80018f0:	2303      	movs	r3, #3
 80018f2:	e006      	b.n	8001902 <HAL_GPIO_Init+0x1e2>
 80018f4:	2307      	movs	r3, #7
 80018f6:	e004      	b.n	8001902 <HAL_GPIO_Init+0x1e2>
 80018f8:	2302      	movs	r3, #2
 80018fa:	e002      	b.n	8001902 <HAL_GPIO_Init+0x1e2>
 80018fc:	2301      	movs	r3, #1
 80018fe:	e000      	b.n	8001902 <HAL_GPIO_Init+0x1e2>
 8001900:	2300      	movs	r3, #0
 8001902:	697a      	ldr	r2, [r7, #20]
 8001904:	f002 0203 	and.w	r2, r2, #3
 8001908:	0092      	lsls	r2, r2, #2
 800190a:	4093      	lsls	r3, r2
 800190c:	693a      	ldr	r2, [r7, #16]
 800190e:	4313      	orrs	r3, r2
 8001910:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001912:	4937      	ldr	r1, [pc, #220]	; (80019f0 <HAL_GPIO_Init+0x2d0>)
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	089b      	lsrs	r3, r3, #2
 8001918:	3302      	adds	r3, #2
 800191a:	693a      	ldr	r2, [r7, #16]
 800191c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001920:	4b37      	ldr	r3, [pc, #220]	; (8001a00 <HAL_GPIO_Init+0x2e0>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	43db      	mvns	r3, r3
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	4013      	ands	r3, r2
 800192e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001938:	2b00      	cmp	r3, #0
 800193a:	d003      	beq.n	8001944 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800193c:	693a      	ldr	r2, [r7, #16]
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	4313      	orrs	r3, r2
 8001942:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001944:	4a2e      	ldr	r2, [pc, #184]	; (8001a00 <HAL_GPIO_Init+0x2e0>)
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800194a:	4b2d      	ldr	r3, [pc, #180]	; (8001a00 <HAL_GPIO_Init+0x2e0>)
 800194c:	68db      	ldr	r3, [r3, #12]
 800194e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	43db      	mvns	r3, r3
 8001954:	693a      	ldr	r2, [r7, #16]
 8001956:	4013      	ands	r3, r2
 8001958:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d003      	beq.n	800196e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	4313      	orrs	r3, r2
 800196c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800196e:	4a24      	ldr	r2, [pc, #144]	; (8001a00 <HAL_GPIO_Init+0x2e0>)
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001974:	4b22      	ldr	r3, [pc, #136]	; (8001a00 <HAL_GPIO_Init+0x2e0>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	43db      	mvns	r3, r3
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	4013      	ands	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d003      	beq.n	8001998 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	4313      	orrs	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001998:	4a19      	ldr	r2, [pc, #100]	; (8001a00 <HAL_GPIO_Init+0x2e0>)
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800199e:	4b18      	ldr	r3, [pc, #96]	; (8001a00 <HAL_GPIO_Init+0x2e0>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	43db      	mvns	r3, r3
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	4013      	ands	r3, r2
 80019ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d003      	beq.n	80019c2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80019ba:	693a      	ldr	r2, [r7, #16]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	4313      	orrs	r3, r2
 80019c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019c2:	4a0f      	ldr	r2, [pc, #60]	; (8001a00 <HAL_GPIO_Init+0x2e0>)
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	3301      	adds	r3, #1
 80019cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	fa22 f303 	lsr.w	r3, r2, r3
 80019d8:	2b00      	cmp	r3, #0
 80019da:	f47f aea9 	bne.w	8001730 <HAL_GPIO_Init+0x10>
  }
}
 80019de:	bf00      	nop
 80019e0:	bf00      	nop
 80019e2:	371c      	adds	r7, #28
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	40021000 	.word	0x40021000
 80019f0:	40010000 	.word	0x40010000
 80019f4:	48000400 	.word	0x48000400
 80019f8:	48000800 	.word	0x48000800
 80019fc:	48000c00 	.word	0x48000c00
 8001a00:	40010400 	.word	0x40010400

08001a04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	807b      	strh	r3, [r7, #2]
 8001a10:	4613      	mov	r3, r2
 8001a12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a14:	787b      	ldrb	r3, [r7, #1]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d003      	beq.n	8001a22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a1a:	887a      	ldrh	r2, [r7, #2]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a20:	e002      	b.n	8001a28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a22:	887a      	ldrh	r2, [r7, #2]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a28:	bf00      	nop
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001a3e:	4b08      	ldr	r3, [pc, #32]	; (8001a60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a40:	695a      	ldr	r2, [r3, #20]
 8001a42:	88fb      	ldrh	r3, [r7, #6]
 8001a44:	4013      	ands	r3, r2
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d006      	beq.n	8001a58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a4a:	4a05      	ldr	r2, [pc, #20]	; (8001a60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a4c:	88fb      	ldrh	r3, [r7, #6]
 8001a4e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a50:	88fb      	ldrh	r3, [r7, #6]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7ff f832 	bl	8000abc <HAL_GPIO_EXTI_Callback>
  }
}
 8001a58:	bf00      	nop
 8001a5a:	3708      	adds	r7, #8
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40010400 	.word	0x40010400

08001a64 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a68:	4b05      	ldr	r3, [pc, #20]	; (8001a80 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a04      	ldr	r2, [pc, #16]	; (8001a80 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001a6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a72:	6013      	str	r3, [r2, #0]
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	40007000 	.word	0x40007000

08001a84 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001a88:	4b04      	ldr	r3, [pc, #16]	; (8001a9c <HAL_PWREx_GetVoltageRange+0x18>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	40007000 	.word	0x40007000

08001aa0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001aae:	d130      	bne.n	8001b12 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ab0:	4b23      	ldr	r3, [pc, #140]	; (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001ab8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001abc:	d038      	beq.n	8001b30 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001abe:	4b20      	ldr	r3, [pc, #128]	; (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ac6:	4a1e      	ldr	r2, [pc, #120]	; (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ac8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001acc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ace:	4b1d      	ldr	r3, [pc, #116]	; (8001b44 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2232      	movs	r2, #50	; 0x32
 8001ad4:	fb02 f303 	mul.w	r3, r2, r3
 8001ad8:	4a1b      	ldr	r2, [pc, #108]	; (8001b48 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001ada:	fba2 2303 	umull	r2, r3, r2, r3
 8001ade:	0c9b      	lsrs	r3, r3, #18
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ae4:	e002      	b.n	8001aec <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	3b01      	subs	r3, #1
 8001aea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001aec:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001aee:	695b      	ldr	r3, [r3, #20]
 8001af0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001af4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001af8:	d102      	bne.n	8001b00 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d1f2      	bne.n	8001ae6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b00:	4b0f      	ldr	r3, [pc, #60]	; (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b02:	695b      	ldr	r3, [r3, #20]
 8001b04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b0c:	d110      	bne.n	8001b30 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e00f      	b.n	8001b32 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b12:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001b1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b1e:	d007      	beq.n	8001b30 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b20:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001b28:	4a05      	ldr	r2, [pc, #20]	; (8001b40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b2e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3714      	adds	r7, #20
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	40007000 	.word	0x40007000
 8001b44:	20000000 	.word	0x20000000
 8001b48:	431bde83 	.word	0x431bde83

08001b4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08a      	sub	sp, #40	; 0x28
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d102      	bne.n	8001b60 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	f000 bc4f 	b.w	80023fe <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b60:	4b97      	ldr	r3, [pc, #604]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f003 030c 	and.w	r3, r3, #12
 8001b68:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b6a:	4b95      	ldr	r3, [pc, #596]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	f003 0303 	and.w	r3, r3, #3
 8001b72:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0310 	and.w	r3, r3, #16
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f000 80e6 	beq.w	8001d4e <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b82:	6a3b      	ldr	r3, [r7, #32]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d007      	beq.n	8001b98 <HAL_RCC_OscConfig+0x4c>
 8001b88:	6a3b      	ldr	r3, [r7, #32]
 8001b8a:	2b0c      	cmp	r3, #12
 8001b8c:	f040 808d 	bne.w	8001caa <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	f040 8089 	bne.w	8001caa <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b98:	4b89      	ldr	r3, [pc, #548]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d006      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x66>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69db      	ldr	r3, [r3, #28]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d102      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	f000 bc26 	b.w	80023fe <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bb6:	4b82      	ldr	r3, [pc, #520]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0308 	and.w	r3, r3, #8
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d004      	beq.n	8001bcc <HAL_RCC_OscConfig+0x80>
 8001bc2:	4b7f      	ldr	r3, [pc, #508]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bca:	e005      	b.n	8001bd8 <HAL_RCC_OscConfig+0x8c>
 8001bcc:	4b7c      	ldr	r3, [pc, #496]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001bce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bd2:	091b      	lsrs	r3, r3, #4
 8001bd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d224      	bcs.n	8001c26 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be0:	4618      	mov	r0, r3
 8001be2:	f000 fe0b 	bl	80027fc <RCC_SetFlashLatencyFromMSIRange>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d002      	beq.n	8001bf2 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	f000 bc06 	b.w	80023fe <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bf2:	4b73      	ldr	r3, [pc, #460]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a72      	ldr	r2, [pc, #456]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001bf8:	f043 0308 	orr.w	r3, r3, #8
 8001bfc:	6013      	str	r3, [r2, #0]
 8001bfe:	4b70      	ldr	r3, [pc, #448]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0a:	496d      	ldr	r1, [pc, #436]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c10:	4b6b      	ldr	r3, [pc, #428]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6a1b      	ldr	r3, [r3, #32]
 8001c1c:	021b      	lsls	r3, r3, #8
 8001c1e:	4968      	ldr	r1, [pc, #416]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001c20:	4313      	orrs	r3, r2
 8001c22:	604b      	str	r3, [r1, #4]
 8001c24:	e025      	b.n	8001c72 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c26:	4b66      	ldr	r3, [pc, #408]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a65      	ldr	r2, [pc, #404]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001c2c:	f043 0308 	orr.w	r3, r3, #8
 8001c30:	6013      	str	r3, [r2, #0]
 8001c32:	4b63      	ldr	r3, [pc, #396]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c3e:	4960      	ldr	r1, [pc, #384]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001c40:	4313      	orrs	r3, r2
 8001c42:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c44:	4b5e      	ldr	r3, [pc, #376]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a1b      	ldr	r3, [r3, #32]
 8001c50:	021b      	lsls	r3, r3, #8
 8001c52:	495b      	ldr	r1, [pc, #364]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001c54:	4313      	orrs	r3, r2
 8001c56:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c58:	6a3b      	ldr	r3, [r7, #32]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d109      	bne.n	8001c72 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c62:	4618      	mov	r0, r3
 8001c64:	f000 fdca 	bl	80027fc <RCC_SetFlashLatencyFromMSIRange>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e3c5      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c72:	f000 fccd 	bl	8002610 <HAL_RCC_GetSysClockFreq>
 8001c76:	4602      	mov	r2, r0
 8001c78:	4b51      	ldr	r3, [pc, #324]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	091b      	lsrs	r3, r3, #4
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	4950      	ldr	r1, [pc, #320]	; (8001dc4 <HAL_RCC_OscConfig+0x278>)
 8001c84:	5ccb      	ldrb	r3, [r1, r3]
 8001c86:	f003 031f 	and.w	r3, r3, #31
 8001c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c8e:	4a4e      	ldr	r2, [pc, #312]	; (8001dc8 <HAL_RCC_OscConfig+0x27c>)
 8001c90:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001c92:	4b4e      	ldr	r3, [pc, #312]	; (8001dcc <HAL_RCC_OscConfig+0x280>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff fa7e 	bl	8001198 <HAL_InitTick>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8001ca0:	7dfb      	ldrb	r3, [r7, #23]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d052      	beq.n	8001d4c <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8001ca6:	7dfb      	ldrb	r3, [r7, #23]
 8001ca8:	e3a9      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	69db      	ldr	r3, [r3, #28]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d032      	beq.n	8001d18 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001cb2:	4b43      	ldr	r3, [pc, #268]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a42      	ldr	r2, [pc, #264]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001cbe:	f7ff fbff 	bl	80014c0 <HAL_GetTick>
 8001cc2:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001cc4:	e008      	b.n	8001cd8 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001cc6:	f7ff fbfb 	bl	80014c0 <HAL_GetTick>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d901      	bls.n	8001cd8 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e392      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001cd8:	4b39      	ldr	r3, [pc, #228]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0302 	and.w	r3, r3, #2
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d0f0      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ce4:	4b36      	ldr	r3, [pc, #216]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a35      	ldr	r2, [pc, #212]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001cea:	f043 0308 	orr.w	r3, r3, #8
 8001cee:	6013      	str	r3, [r2, #0]
 8001cf0:	4b33      	ldr	r3, [pc, #204]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfc:	4930      	ldr	r1, [pc, #192]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d02:	4b2f      	ldr	r3, [pc, #188]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6a1b      	ldr	r3, [r3, #32]
 8001d0e:	021b      	lsls	r3, r3, #8
 8001d10:	492b      	ldr	r1, [pc, #172]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001d12:	4313      	orrs	r3, r2
 8001d14:	604b      	str	r3, [r1, #4]
 8001d16:	e01a      	b.n	8001d4e <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001d18:	4b29      	ldr	r3, [pc, #164]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a28      	ldr	r2, [pc, #160]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001d1e:	f023 0301 	bic.w	r3, r3, #1
 8001d22:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001d24:	f7ff fbcc 	bl	80014c0 <HAL_GetTick>
 8001d28:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001d2a:	e008      	b.n	8001d3e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d2c:	f7ff fbc8 	bl	80014c0 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e35f      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001d3e:	4b20      	ldr	r3, [pc, #128]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1f0      	bne.n	8001d2c <HAL_RCC_OscConfig+0x1e0>
 8001d4a:	e000      	b.n	8001d4e <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d4c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d073      	beq.n	8001e42 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001d5a:	6a3b      	ldr	r3, [r7, #32]
 8001d5c:	2b08      	cmp	r3, #8
 8001d5e:	d005      	beq.n	8001d6c <HAL_RCC_OscConfig+0x220>
 8001d60:	6a3b      	ldr	r3, [r7, #32]
 8001d62:	2b0c      	cmp	r3, #12
 8001d64:	d10e      	bne.n	8001d84 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	2b03      	cmp	r3, #3
 8001d6a:	d10b      	bne.n	8001d84 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d6c:	4b14      	ldr	r3, [pc, #80]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d063      	beq.n	8001e40 <HAL_RCC_OscConfig+0x2f4>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d15f      	bne.n	8001e40 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e33c      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d8c:	d106      	bne.n	8001d9c <HAL_RCC_OscConfig+0x250>
 8001d8e:	4b0c      	ldr	r3, [pc, #48]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a0b      	ldr	r2, [pc, #44]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001d94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d98:	6013      	str	r3, [r2, #0]
 8001d9a:	e025      	b.n	8001de8 <HAL_RCC_OscConfig+0x29c>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001da4:	d114      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x284>
 8001da6:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a05      	ldr	r2, [pc, #20]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001dac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001db0:	6013      	str	r3, [r2, #0]
 8001db2:	4b03      	ldr	r3, [pc, #12]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a02      	ldr	r2, [pc, #8]	; (8001dc0 <HAL_RCC_OscConfig+0x274>)
 8001db8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dbc:	6013      	str	r3, [r2, #0]
 8001dbe:	e013      	b.n	8001de8 <HAL_RCC_OscConfig+0x29c>
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	080087c4 	.word	0x080087c4
 8001dc8:	20000000 	.word	0x20000000
 8001dcc:	20000004 	.word	0x20000004
 8001dd0:	4b8f      	ldr	r3, [pc, #572]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a8e      	ldr	r2, [pc, #568]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001dd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dda:	6013      	str	r3, [r2, #0]
 8001ddc:	4b8c      	ldr	r3, [pc, #560]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a8b      	ldr	r2, [pc, #556]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001de2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001de6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d013      	beq.n	8001e18 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df0:	f7ff fb66 	bl	80014c0 <HAL_GetTick>
 8001df4:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001df6:	e008      	b.n	8001e0a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001df8:	f7ff fb62 	bl	80014c0 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b64      	cmp	r3, #100	; 0x64
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e2f9      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e0a:	4b81      	ldr	r3, [pc, #516]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d0f0      	beq.n	8001df8 <HAL_RCC_OscConfig+0x2ac>
 8001e16:	e014      	b.n	8001e42 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e18:	f7ff fb52 	bl	80014c0 <HAL_GetTick>
 8001e1c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e1e:	e008      	b.n	8001e32 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e20:	f7ff fb4e 	bl	80014c0 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b64      	cmp	r3, #100	; 0x64
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e2e5      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e32:	4b77      	ldr	r3, [pc, #476]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f0      	bne.n	8001e20 <HAL_RCC_OscConfig+0x2d4>
 8001e3e:	e000      	b.n	8001e42 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0302 	and.w	r3, r3, #2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d060      	beq.n	8001f10 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001e4e:	6a3b      	ldr	r3, [r7, #32]
 8001e50:	2b04      	cmp	r3, #4
 8001e52:	d005      	beq.n	8001e60 <HAL_RCC_OscConfig+0x314>
 8001e54:	6a3b      	ldr	r3, [r7, #32]
 8001e56:	2b0c      	cmp	r3, #12
 8001e58:	d119      	bne.n	8001e8e <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d116      	bne.n	8001e8e <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e60:	4b6b      	ldr	r3, [pc, #428]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d005      	beq.n	8001e78 <HAL_RCC_OscConfig+0x32c>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d101      	bne.n	8001e78 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e2c2      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e78:	4b65      	ldr	r3, [pc, #404]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	691b      	ldr	r3, [r3, #16]
 8001e84:	061b      	lsls	r3, r3, #24
 8001e86:	4962      	ldr	r1, [pc, #392]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e8c:	e040      	b.n	8001f10 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d023      	beq.n	8001ede <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e96:	4b5e      	ldr	r3, [pc, #376]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a5d      	ldr	r2, [pc, #372]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001e9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ea0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea2:	f7ff fb0d 	bl	80014c0 <HAL_GetTick>
 8001ea6:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ea8:	e008      	b.n	8001ebc <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eaa:	f7ff fb09 	bl	80014c0 <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e2a0      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ebc:	4b54      	ldr	r3, [pc, #336]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d0f0      	beq.n	8001eaa <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ec8:	4b51      	ldr	r3, [pc, #324]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	691b      	ldr	r3, [r3, #16]
 8001ed4:	061b      	lsls	r3, r3, #24
 8001ed6:	494e      	ldr	r1, [pc, #312]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	604b      	str	r3, [r1, #4]
 8001edc:	e018      	b.n	8001f10 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ede:	4b4c      	ldr	r3, [pc, #304]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a4b      	ldr	r2, [pc, #300]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001ee4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ee8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eea:	f7ff fae9 	bl	80014c0 <HAL_GetTick>
 8001eee:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ef0:	e008      	b.n	8001f04 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ef2:	f7ff fae5 	bl	80014c0 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d901      	bls.n	8001f04 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	e27c      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f04:	4b42      	ldr	r3, [pc, #264]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d1f0      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 0308 	and.w	r3, r3, #8
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	f000 8082 	beq.w	8002022 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d05f      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8001f26:	4b3a      	ldr	r3, [pc, #232]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001f28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f2c:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	699a      	ldr	r2, [r3, #24]
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	f003 0310 	and.w	r3, r3, #16
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d037      	beq.n	8001fac <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d006      	beq.n	8001f54 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d101      	bne.n	8001f54 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e254      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d01b      	beq.n	8001f96 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8001f5e:	4b2c      	ldr	r3, [pc, #176]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001f60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f64:	4a2a      	ldr	r2, [pc, #168]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001f66:	f023 0301 	bic.w	r3, r3, #1
 8001f6a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001f6e:	f7ff faa7 	bl	80014c0 <HAL_GetTick>
 8001f72:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f74:	e008      	b.n	8001f88 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f76:	f7ff faa3 	bl	80014c0 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	2b11      	cmp	r3, #17
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e23a      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f88:	4b21      	ldr	r3, [pc, #132]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001f8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1ef      	bne.n	8001f76 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8001f96:	4b1e      	ldr	r3, [pc, #120]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001f98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f9c:	f023 0210 	bic.w	r2, r3, #16
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	491a      	ldr	r1, [pc, #104]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fac:	4b18      	ldr	r3, [pc, #96]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001fae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fb2:	4a17      	ldr	r2, [pc, #92]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fbc:	f7ff fa80 	bl	80014c0 <HAL_GetTick>
 8001fc0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fc4:	f7ff fa7c 	bl	80014c0 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b11      	cmp	r3, #17
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e213      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fd6:	4b0e      	ldr	r3, [pc, #56]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001fd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fdc:	f003 0302 	and.w	r3, r3, #2
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d0ef      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x478>
 8001fe4:	e01d      	b.n	8002022 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001fe8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fec:	4a08      	ldr	r2, [pc, #32]	; (8002010 <HAL_RCC_OscConfig+0x4c4>)
 8001fee:	f023 0301 	bic.w	r3, r3, #1
 8001ff2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ff6:	f7ff fa63 	bl	80014c0 <HAL_GetTick>
 8001ffa:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ffc:	e00a      	b.n	8002014 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ffe:	f7ff fa5f 	bl	80014c0 <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b11      	cmp	r3, #17
 800200a:	d903      	bls.n	8002014 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e1f6      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
 8002010:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002014:	4ba9      	ldr	r3, [pc, #676]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 8002016:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1ed      	bne.n	8001ffe <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0304 	and.w	r3, r3, #4
 800202a:	2b00      	cmp	r3, #0
 800202c:	f000 80bd 	beq.w	80021aa <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002030:	2300      	movs	r3, #0
 8002032:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002036:	4ba1      	ldr	r3, [pc, #644]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 8002038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800203a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d10e      	bne.n	8002060 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002042:	4b9e      	ldr	r3, [pc, #632]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 8002044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002046:	4a9d      	ldr	r2, [pc, #628]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 8002048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800204c:	6593      	str	r3, [r2, #88]	; 0x58
 800204e:	4b9b      	ldr	r3, [pc, #620]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 8002050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800205a:	2301      	movs	r3, #1
 800205c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002060:	4b97      	ldr	r3, [pc, #604]	; (80022c0 <HAL_RCC_OscConfig+0x774>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002068:	2b00      	cmp	r3, #0
 800206a:	d118      	bne.n	800209e <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800206c:	4b94      	ldr	r3, [pc, #592]	; (80022c0 <HAL_RCC_OscConfig+0x774>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a93      	ldr	r2, [pc, #588]	; (80022c0 <HAL_RCC_OscConfig+0x774>)
 8002072:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002076:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002078:	f7ff fa22 	bl	80014c0 <HAL_GetTick>
 800207c:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800207e:	e008      	b.n	8002092 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002080:	f7ff fa1e 	bl	80014c0 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e1b5      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002092:	4b8b      	ldr	r3, [pc, #556]	; (80022c0 <HAL_RCC_OscConfig+0x774>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800209a:	2b00      	cmp	r3, #0
 800209c:	d0f0      	beq.n	8002080 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d02c      	beq.n	8002104 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80020aa:	4b84      	ldr	r3, [pc, #528]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80020ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020b0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020bc:	497f      	ldr	r1, [pc, #508]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	f003 0304 	and.w	r3, r3, #4
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d010      	beq.n	80020f2 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80020d0:	4b7a      	ldr	r3, [pc, #488]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80020d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020d6:	4a79      	ldr	r2, [pc, #484]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80020d8:	f043 0304 	orr.w	r3, r3, #4
 80020dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80020e0:	4b76      	ldr	r3, [pc, #472]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80020e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020e6:	4a75      	ldr	r2, [pc, #468]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80020e8:	f043 0301 	orr.w	r3, r3, #1
 80020ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80020f0:	e018      	b.n	8002124 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80020f2:	4b72      	ldr	r3, [pc, #456]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80020f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020f8:	4a70      	ldr	r2, [pc, #448]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80020fa:	f043 0301 	orr.w	r3, r3, #1
 80020fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002102:	e00f      	b.n	8002124 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002104:	4b6d      	ldr	r3, [pc, #436]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 8002106:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800210a:	4a6c      	ldr	r2, [pc, #432]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 800210c:	f023 0301 	bic.w	r3, r3, #1
 8002110:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002114:	4b69      	ldr	r3, [pc, #420]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 8002116:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800211a:	4a68      	ldr	r2, [pc, #416]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 800211c:	f023 0304 	bic.w	r3, r3, #4
 8002120:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d016      	beq.n	800215a <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800212c:	f7ff f9c8 	bl	80014c0 <HAL_GetTick>
 8002130:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002132:	e00a      	b.n	800214a <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002134:	f7ff f9c4 	bl	80014c0 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002142:	4293      	cmp	r3, r2
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e159      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800214a:	4b5c      	ldr	r3, [pc, #368]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 800214c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0ed      	beq.n	8002134 <HAL_RCC_OscConfig+0x5e8>
 8002158:	e01d      	b.n	8002196 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800215a:	f7ff f9b1 	bl	80014c0 <HAL_GetTick>
 800215e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002160:	e00a      	b.n	8002178 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002162:	f7ff f9ad 	bl	80014c0 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	69bb      	ldr	r3, [r7, #24]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002170:	4293      	cmp	r3, r2
 8002172:	d901      	bls.n	8002178 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e142      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002178:	4b50      	ldr	r3, [pc, #320]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 800217a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800217e:	f003 0302 	and.w	r3, r3, #2
 8002182:	2b00      	cmp	r3, #0
 8002184:	d1ed      	bne.n	8002162 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8002186:	4b4d      	ldr	r3, [pc, #308]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 8002188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800218c:	4a4b      	ldr	r2, [pc, #300]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 800218e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002192:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002196:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800219a:	2b01      	cmp	r3, #1
 800219c:	d105      	bne.n	80021aa <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800219e:	4b47      	ldr	r3, [pc, #284]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80021a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a2:	4a46      	ldr	r2, [pc, #280]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80021a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021a8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0320 	and.w	r3, r3, #32
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d03c      	beq.n	8002230 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d01c      	beq.n	80021f8 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80021be:	4b3f      	ldr	r3, [pc, #252]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80021c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80021c4:	4a3d      	ldr	r2, [pc, #244]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80021c6:	f043 0301 	orr.w	r3, r3, #1
 80021ca:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021ce:	f7ff f977 	bl	80014c0 <HAL_GetTick>
 80021d2:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80021d4:	e008      	b.n	80021e8 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021d6:	f7ff f973 	bl	80014c0 <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d901      	bls.n	80021e8 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e10a      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80021e8:	4b34      	ldr	r3, [pc, #208]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80021ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80021ee:	f003 0302 	and.w	r3, r3, #2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d0ef      	beq.n	80021d6 <HAL_RCC_OscConfig+0x68a>
 80021f6:	e01b      	b.n	8002230 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80021f8:	4b30      	ldr	r3, [pc, #192]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80021fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80021fe:	4a2f      	ldr	r2, [pc, #188]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 8002200:	f023 0301 	bic.w	r3, r3, #1
 8002204:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002208:	f7ff f95a 	bl	80014c0 <HAL_GetTick>
 800220c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002210:	f7ff f956 	bl	80014c0 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e0ed      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002222:	4b26      	ldr	r3, [pc, #152]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 8002224:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d1ef      	bne.n	8002210 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 80e1 	beq.w	80023fc <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800223e:	2b02      	cmp	r3, #2
 8002240:	f040 80b5 	bne.w	80023ae <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002244:	4b1d      	ldr	r3, [pc, #116]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	f003 0203 	and.w	r2, r3, #3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002254:	429a      	cmp	r2, r3
 8002256:	d124      	bne.n	80022a2 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002262:	3b01      	subs	r3, #1
 8002264:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002266:	429a      	cmp	r2, r3
 8002268:	d11b      	bne.n	80022a2 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002274:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002276:	429a      	cmp	r2, r3
 8002278:	d113      	bne.n	80022a2 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002284:	085b      	lsrs	r3, r3, #1
 8002286:	3b01      	subs	r3, #1
 8002288:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800228a:	429a      	cmp	r2, r3
 800228c:	d109      	bne.n	80022a2 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002298:	085b      	lsrs	r3, r3, #1
 800229a:	3b01      	subs	r3, #1
 800229c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800229e:	429a      	cmp	r2, r3
 80022a0:	d05f      	beq.n	8002362 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022a2:	6a3b      	ldr	r3, [r7, #32]
 80022a4:	2b0c      	cmp	r3, #12
 80022a6:	d05a      	beq.n	800235e <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80022a8:	4b04      	ldr	r3, [pc, #16]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a03      	ldr	r2, [pc, #12]	; (80022bc <HAL_RCC_OscConfig+0x770>)
 80022ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022b2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80022b4:	f7ff f904 	bl	80014c0 <HAL_GetTick>
 80022b8:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022ba:	e00c      	b.n	80022d6 <HAL_RCC_OscConfig+0x78a>
 80022bc:	40021000 	.word	0x40021000
 80022c0:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c4:	f7ff f8fc 	bl	80014c0 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e093      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022d6:	4b4c      	ldr	r3, [pc, #304]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d1f0      	bne.n	80022c4 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022e2:	4b49      	ldr	r3, [pc, #292]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 80022e4:	68da      	ldr	r2, [r3, #12]
 80022e6:	4b49      	ldr	r3, [pc, #292]	; (800240c <HAL_RCC_OscConfig+0x8c0>)
 80022e8:	4013      	ands	r3, r2
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80022f2:	3a01      	subs	r2, #1
 80022f4:	0112      	lsls	r2, r2, #4
 80022f6:	4311      	orrs	r1, r2
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80022fc:	0212      	lsls	r2, r2, #8
 80022fe:	4311      	orrs	r1, r2
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002304:	0852      	lsrs	r2, r2, #1
 8002306:	3a01      	subs	r2, #1
 8002308:	0552      	lsls	r2, r2, #21
 800230a:	4311      	orrs	r1, r2
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002310:	0852      	lsrs	r2, r2, #1
 8002312:	3a01      	subs	r2, #1
 8002314:	0652      	lsls	r2, r2, #25
 8002316:	430a      	orrs	r2, r1
 8002318:	493b      	ldr	r1, [pc, #236]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 800231a:	4313      	orrs	r3, r2
 800231c:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800231e:	4b3a      	ldr	r3, [pc, #232]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a39      	ldr	r2, [pc, #228]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 8002324:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002328:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800232a:	4b37      	ldr	r3, [pc, #220]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	4a36      	ldr	r2, [pc, #216]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 8002330:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002334:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002336:	f7ff f8c3 	bl	80014c0 <HAL_GetTick>
 800233a:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800233c:	e008      	b.n	8002350 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800233e:	f7ff f8bf 	bl	80014c0 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	2b02      	cmp	r3, #2
 800234a:	d901      	bls.n	8002350 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	e056      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002350:	4b2d      	ldr	r3, [pc, #180]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d0f0      	beq.n	800233e <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800235c:	e04e      	b.n	80023fc <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e04d      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002362:	4b29      	ldr	r3, [pc, #164]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d146      	bne.n	80023fc <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800236e:	4b26      	ldr	r3, [pc, #152]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a25      	ldr	r2, [pc, #148]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 8002374:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002378:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800237a:	4b23      	ldr	r3, [pc, #140]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	4a22      	ldr	r2, [pc, #136]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 8002380:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002384:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002386:	f7ff f89b 	bl	80014c0 <HAL_GetTick>
 800238a:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800238c:	e008      	b.n	80023a0 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800238e:	f7ff f897 	bl	80014c0 <HAL_GetTick>
 8002392:	4602      	mov	r2, r0
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	2b02      	cmp	r3, #2
 800239a:	d901      	bls.n	80023a0 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e02e      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023a0:	4b19      	ldr	r3, [pc, #100]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d0f0      	beq.n	800238e <HAL_RCC_OscConfig+0x842>
 80023ac:	e026      	b.n	80023fc <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023ae:	6a3b      	ldr	r3, [r7, #32]
 80023b0:	2b0c      	cmp	r3, #12
 80023b2:	d021      	beq.n	80023f8 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023b4:	4b14      	ldr	r3, [pc, #80]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a13      	ldr	r2, [pc, #76]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 80023ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c0:	f7ff f87e 	bl	80014c0 <HAL_GetTick>
 80023c4:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023c6:	e008      	b.n	80023da <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023c8:	f7ff f87a 	bl	80014c0 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e011      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023da:	4b0b      	ldr	r3, [pc, #44]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d1f0      	bne.n	80023c8 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 80023e6:	4b08      	ldr	r3, [pc, #32]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	4a07      	ldr	r2, [pc, #28]	; (8002408 <HAL_RCC_OscConfig+0x8bc>)
 80023ec:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80023f0:	f023 0303 	bic.w	r3, r3, #3
 80023f4:	60d3      	str	r3, [r2, #12]
 80023f6:	e001      	b.n	80023fc <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e000      	b.n	80023fe <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3728      	adds	r7, #40	; 0x28
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40021000 	.word	0x40021000
 800240c:	f99f808c 	.word	0xf99f808c

08002410 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d101      	bne.n	8002424 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e0e7      	b.n	80025f4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002424:	4b75      	ldr	r3, [pc, #468]	; (80025fc <HAL_RCC_ClockConfig+0x1ec>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0307 	and.w	r3, r3, #7
 800242c:	683a      	ldr	r2, [r7, #0]
 800242e:	429a      	cmp	r2, r3
 8002430:	d910      	bls.n	8002454 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002432:	4b72      	ldr	r3, [pc, #456]	; (80025fc <HAL_RCC_ClockConfig+0x1ec>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f023 0207 	bic.w	r2, r3, #7
 800243a:	4970      	ldr	r1, [pc, #448]	; (80025fc <HAL_RCC_ClockConfig+0x1ec>)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	4313      	orrs	r3, r2
 8002440:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002442:	4b6e      	ldr	r3, [pc, #440]	; (80025fc <HAL_RCC_ClockConfig+0x1ec>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	683a      	ldr	r2, [r7, #0]
 800244c:	429a      	cmp	r2, r3
 800244e:	d001      	beq.n	8002454 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e0cf      	b.n	80025f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0302 	and.w	r3, r3, #2
 800245c:	2b00      	cmp	r3, #0
 800245e:	d010      	beq.n	8002482 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	4b66      	ldr	r3, [pc, #408]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800246c:	429a      	cmp	r2, r3
 800246e:	d908      	bls.n	8002482 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002470:	4b63      	ldr	r3, [pc, #396]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	4960      	ldr	r1, [pc, #384]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 800247e:	4313      	orrs	r3, r2
 8002480:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	2b00      	cmp	r3, #0
 800248c:	d04c      	beq.n	8002528 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	2b03      	cmp	r3, #3
 8002494:	d107      	bne.n	80024a6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002496:	4b5a      	ldr	r3, [pc, #360]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d121      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e0a6      	b.n	80025f4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d107      	bne.n	80024be <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024ae:	4b54      	ldr	r3, [pc, #336]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d115      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e09a      	b.n	80025f4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d107      	bne.n	80024d6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024c6:	4b4e      	ldr	r3, [pc, #312]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0302 	and.w	r3, r3, #2
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d109      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e08e      	b.n	80025f4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024d6:	4b4a      	ldr	r3, [pc, #296]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e086      	b.n	80025f4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80024e6:	4b46      	ldr	r3, [pc, #280]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f023 0203 	bic.w	r2, r3, #3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	4943      	ldr	r1, [pc, #268]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024f8:	f7fe ffe2 	bl	80014c0 <HAL_GetTick>
 80024fc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024fe:	e00a      	b.n	8002516 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002500:	f7fe ffde 	bl	80014c0 <HAL_GetTick>
 8002504:	4602      	mov	r2, r0
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	f241 3288 	movw	r2, #5000	; 0x1388
 800250e:	4293      	cmp	r3, r2
 8002510:	d901      	bls.n	8002516 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e06e      	b.n	80025f4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002516:	4b3a      	ldr	r3, [pc, #232]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f003 020c 	and.w	r2, r3, #12
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	429a      	cmp	r2, r3
 8002526:	d1eb      	bne.n	8002500 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b00      	cmp	r3, #0
 8002532:	d010      	beq.n	8002556 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	4b31      	ldr	r3, [pc, #196]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002540:	429a      	cmp	r2, r3
 8002542:	d208      	bcs.n	8002556 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002544:	4b2e      	ldr	r3, [pc, #184]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	492b      	ldr	r1, [pc, #172]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 8002552:	4313      	orrs	r3, r2
 8002554:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002556:	4b29      	ldr	r3, [pc, #164]	; (80025fc <HAL_RCC_ClockConfig+0x1ec>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0307 	and.w	r3, r3, #7
 800255e:	683a      	ldr	r2, [r7, #0]
 8002560:	429a      	cmp	r2, r3
 8002562:	d210      	bcs.n	8002586 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002564:	4b25      	ldr	r3, [pc, #148]	; (80025fc <HAL_RCC_ClockConfig+0x1ec>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f023 0207 	bic.w	r2, r3, #7
 800256c:	4923      	ldr	r1, [pc, #140]	; (80025fc <HAL_RCC_ClockConfig+0x1ec>)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	4313      	orrs	r3, r2
 8002572:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002574:	4b21      	ldr	r3, [pc, #132]	; (80025fc <HAL_RCC_ClockConfig+0x1ec>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0307 	and.w	r3, r3, #7
 800257c:	683a      	ldr	r2, [r7, #0]
 800257e:	429a      	cmp	r2, r3
 8002580:	d001      	beq.n	8002586 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e036      	b.n	80025f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0304 	and.w	r3, r3, #4
 800258e:	2b00      	cmp	r3, #0
 8002590:	d008      	beq.n	80025a4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002592:	4b1b      	ldr	r3, [pc, #108]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	4918      	ldr	r1, [pc, #96]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 80025a0:	4313      	orrs	r3, r2
 80025a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0308 	and.w	r3, r3, #8
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d009      	beq.n	80025c4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025b0:	4b13      	ldr	r3, [pc, #76]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	00db      	lsls	r3, r3, #3
 80025be:	4910      	ldr	r1, [pc, #64]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80025c4:	f000 f824 	bl	8002610 <HAL_RCC_GetSysClockFreq>
 80025c8:	4602      	mov	r2, r0
 80025ca:	4b0d      	ldr	r3, [pc, #52]	; (8002600 <HAL_RCC_ClockConfig+0x1f0>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	091b      	lsrs	r3, r3, #4
 80025d0:	f003 030f 	and.w	r3, r3, #15
 80025d4:	490b      	ldr	r1, [pc, #44]	; (8002604 <HAL_RCC_ClockConfig+0x1f4>)
 80025d6:	5ccb      	ldrb	r3, [r1, r3]
 80025d8:	f003 031f 	and.w	r3, r3, #31
 80025dc:	fa22 f303 	lsr.w	r3, r2, r3
 80025e0:	4a09      	ldr	r2, [pc, #36]	; (8002608 <HAL_RCC_ClockConfig+0x1f8>)
 80025e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80025e4:	4b09      	ldr	r3, [pc, #36]	; (800260c <HAL_RCC_ClockConfig+0x1fc>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7fe fdd5 	bl	8001198 <HAL_InitTick>
 80025ee:	4603      	mov	r3, r0
 80025f0:	72fb      	strb	r3, [r7, #11]

  return status;
 80025f2:	7afb      	ldrb	r3, [r7, #11]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40022000 	.word	0x40022000
 8002600:	40021000 	.word	0x40021000
 8002604:	080087c4 	.word	0x080087c4
 8002608:	20000000 	.word	0x20000000
 800260c:	20000004 	.word	0x20000004

08002610 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002610:	b480      	push	{r7}
 8002612:	b089      	sub	sp, #36	; 0x24
 8002614:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002616:	2300      	movs	r3, #0
 8002618:	61fb      	str	r3, [r7, #28]
 800261a:	2300      	movs	r3, #0
 800261c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800261e:	4b3e      	ldr	r3, [pc, #248]	; (8002718 <HAL_RCC_GetSysClockFreq+0x108>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 030c 	and.w	r3, r3, #12
 8002626:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002628:	4b3b      	ldr	r3, [pc, #236]	; (8002718 <HAL_RCC_GetSysClockFreq+0x108>)
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	f003 0303 	and.w	r3, r3, #3
 8002630:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d005      	beq.n	8002644 <HAL_RCC_GetSysClockFreq+0x34>
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	2b0c      	cmp	r3, #12
 800263c:	d121      	bne.n	8002682 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d11e      	bne.n	8002682 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002644:	4b34      	ldr	r3, [pc, #208]	; (8002718 <HAL_RCC_GetSysClockFreq+0x108>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0308 	and.w	r3, r3, #8
 800264c:	2b00      	cmp	r3, #0
 800264e:	d107      	bne.n	8002660 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002650:	4b31      	ldr	r3, [pc, #196]	; (8002718 <HAL_RCC_GetSysClockFreq+0x108>)
 8002652:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002656:	0a1b      	lsrs	r3, r3, #8
 8002658:	f003 030f 	and.w	r3, r3, #15
 800265c:	61fb      	str	r3, [r7, #28]
 800265e:	e005      	b.n	800266c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002660:	4b2d      	ldr	r3, [pc, #180]	; (8002718 <HAL_RCC_GetSysClockFreq+0x108>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	091b      	lsrs	r3, r3, #4
 8002666:	f003 030f 	and.w	r3, r3, #15
 800266a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800266c:	4a2b      	ldr	r2, [pc, #172]	; (800271c <HAL_RCC_GetSysClockFreq+0x10c>)
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002674:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d10d      	bne.n	8002698 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002680:	e00a      	b.n	8002698 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	2b04      	cmp	r3, #4
 8002686:	d102      	bne.n	800268e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002688:	4b25      	ldr	r3, [pc, #148]	; (8002720 <HAL_RCC_GetSysClockFreq+0x110>)
 800268a:	61bb      	str	r3, [r7, #24]
 800268c:	e004      	b.n	8002698 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	2b08      	cmp	r3, #8
 8002692:	d101      	bne.n	8002698 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002694:	4b23      	ldr	r3, [pc, #140]	; (8002724 <HAL_RCC_GetSysClockFreq+0x114>)
 8002696:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	2b0c      	cmp	r3, #12
 800269c:	d134      	bne.n	8002708 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800269e:	4b1e      	ldr	r3, [pc, #120]	; (8002718 <HAL_RCC_GetSysClockFreq+0x108>)
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	f003 0303 	and.w	r3, r3, #3
 80026a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d003      	beq.n	80026b6 <HAL_RCC_GetSysClockFreq+0xa6>
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	2b03      	cmp	r3, #3
 80026b2:	d003      	beq.n	80026bc <HAL_RCC_GetSysClockFreq+0xac>
 80026b4:	e005      	b.n	80026c2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80026b6:	4b1a      	ldr	r3, [pc, #104]	; (8002720 <HAL_RCC_GetSysClockFreq+0x110>)
 80026b8:	617b      	str	r3, [r7, #20]
      break;
 80026ba:	e005      	b.n	80026c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80026bc:	4b19      	ldr	r3, [pc, #100]	; (8002724 <HAL_RCC_GetSysClockFreq+0x114>)
 80026be:	617b      	str	r3, [r7, #20]
      break;
 80026c0:	e002      	b.n	80026c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	617b      	str	r3, [r7, #20]
      break;
 80026c6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80026c8:	4b13      	ldr	r3, [pc, #76]	; (8002718 <HAL_RCC_GetSysClockFreq+0x108>)
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	091b      	lsrs	r3, r3, #4
 80026ce:	f003 0307 	and.w	r3, r3, #7
 80026d2:	3301      	adds	r3, #1
 80026d4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80026d6:	4b10      	ldr	r3, [pc, #64]	; (8002718 <HAL_RCC_GetSysClockFreq+0x108>)
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	0a1b      	lsrs	r3, r3, #8
 80026dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	fb03 f202 	mul.w	r2, r3, r2
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026ec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80026ee:	4b0a      	ldr	r3, [pc, #40]	; (8002718 <HAL_RCC_GetSysClockFreq+0x108>)
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	0e5b      	lsrs	r3, r3, #25
 80026f4:	f003 0303 	and.w	r3, r3, #3
 80026f8:	3301      	adds	r3, #1
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	fbb2 f3f3 	udiv	r3, r2, r3
 8002706:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002708:	69bb      	ldr	r3, [r7, #24]
}
 800270a:	4618      	mov	r0, r3
 800270c:	3724      	adds	r7, #36	; 0x24
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	40021000 	.word	0x40021000
 800271c:	080087dc 	.word	0x080087dc
 8002720:	00f42400 	.word	0x00f42400
 8002724:	007a1200 	.word	0x007a1200

08002728 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800272c:	4b03      	ldr	r3, [pc, #12]	; (800273c <HAL_RCC_GetHCLKFreq+0x14>)
 800272e:	681b      	ldr	r3, [r3, #0]
}
 8002730:	4618      	mov	r0, r3
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	20000000 	.word	0x20000000

08002740 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002744:	f7ff fff0 	bl	8002728 <HAL_RCC_GetHCLKFreq>
 8002748:	4602      	mov	r2, r0
 800274a:	4b06      	ldr	r3, [pc, #24]	; (8002764 <HAL_RCC_GetPCLK1Freq+0x24>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	0a1b      	lsrs	r3, r3, #8
 8002750:	f003 0307 	and.w	r3, r3, #7
 8002754:	4904      	ldr	r1, [pc, #16]	; (8002768 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002756:	5ccb      	ldrb	r3, [r1, r3]
 8002758:	f003 031f 	and.w	r3, r3, #31
 800275c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002760:	4618      	mov	r0, r3
 8002762:	bd80      	pop	{r7, pc}
 8002764:	40021000 	.word	0x40021000
 8002768:	080087d4 	.word	0x080087d4

0800276c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002770:	f7ff ffda 	bl	8002728 <HAL_RCC_GetHCLKFreq>
 8002774:	4602      	mov	r2, r0
 8002776:	4b06      	ldr	r3, [pc, #24]	; (8002790 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	0adb      	lsrs	r3, r3, #11
 800277c:	f003 0307 	and.w	r3, r3, #7
 8002780:	4904      	ldr	r1, [pc, #16]	; (8002794 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002782:	5ccb      	ldrb	r3, [r1, r3]
 8002784:	f003 031f 	and.w	r3, r3, #31
 8002788:	fa22 f303 	lsr.w	r3, r2, r3
}
 800278c:	4618      	mov	r0, r3
 800278e:	bd80      	pop	{r7, pc}
 8002790:	40021000 	.word	0x40021000
 8002794:	080087d4 	.word	0x080087d4

08002798 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	220f      	movs	r2, #15
 80027a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80027a8:	4b12      	ldr	r3, [pc, #72]	; (80027f4 <HAL_RCC_GetClockConfig+0x5c>)
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 0203 	and.w	r2, r3, #3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80027b4:	4b0f      	ldr	r3, [pc, #60]	; (80027f4 <HAL_RCC_GetClockConfig+0x5c>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80027c0:	4b0c      	ldr	r3, [pc, #48]	; (80027f4 <HAL_RCC_GetClockConfig+0x5c>)
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80027cc:	4b09      	ldr	r3, [pc, #36]	; (80027f4 <HAL_RCC_GetClockConfig+0x5c>)
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	08db      	lsrs	r3, r3, #3
 80027d2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80027da:	4b07      	ldr	r3, [pc, #28]	; (80027f8 <HAL_RCC_GetClockConfig+0x60>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0207 	and.w	r2, r3, #7
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	601a      	str	r2, [r3, #0]
}
 80027e6:	bf00      	nop
 80027e8:	370c      	adds	r7, #12
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	40021000 	.word	0x40021000
 80027f8:	40022000 	.word	0x40022000

080027fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002804:	2300      	movs	r3, #0
 8002806:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002808:	4b2a      	ldr	r3, [pc, #168]	; (80028b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800280a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800280c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d003      	beq.n	800281c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002814:	f7ff f936 	bl	8001a84 <HAL_PWREx_GetVoltageRange>
 8002818:	6178      	str	r0, [r7, #20]
 800281a:	e014      	b.n	8002846 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800281c:	4b25      	ldr	r3, [pc, #148]	; (80028b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800281e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002820:	4a24      	ldr	r2, [pc, #144]	; (80028b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002822:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002826:	6593      	str	r3, [r2, #88]	; 0x58
 8002828:	4b22      	ldr	r3, [pc, #136]	; (80028b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800282a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800282c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002830:	60fb      	str	r3, [r7, #12]
 8002832:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002834:	f7ff f926 	bl	8001a84 <HAL_PWREx_GetVoltageRange>
 8002838:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800283a:	4b1e      	ldr	r3, [pc, #120]	; (80028b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800283c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800283e:	4a1d      	ldr	r2, [pc, #116]	; (80028b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002840:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002844:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800284c:	d10b      	bne.n	8002866 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2b80      	cmp	r3, #128	; 0x80
 8002852:	d919      	bls.n	8002888 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2ba0      	cmp	r3, #160	; 0xa0
 8002858:	d902      	bls.n	8002860 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800285a:	2302      	movs	r3, #2
 800285c:	613b      	str	r3, [r7, #16]
 800285e:	e013      	b.n	8002888 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002860:	2301      	movs	r3, #1
 8002862:	613b      	str	r3, [r7, #16]
 8002864:	e010      	b.n	8002888 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2b80      	cmp	r3, #128	; 0x80
 800286a:	d902      	bls.n	8002872 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800286c:	2303      	movs	r3, #3
 800286e:	613b      	str	r3, [r7, #16]
 8002870:	e00a      	b.n	8002888 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2b80      	cmp	r3, #128	; 0x80
 8002876:	d102      	bne.n	800287e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002878:	2302      	movs	r3, #2
 800287a:	613b      	str	r3, [r7, #16]
 800287c:	e004      	b.n	8002888 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2b70      	cmp	r3, #112	; 0x70
 8002882:	d101      	bne.n	8002888 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002884:	2301      	movs	r3, #1
 8002886:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002888:	4b0b      	ldr	r3, [pc, #44]	; (80028b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f023 0207 	bic.w	r2, r3, #7
 8002890:	4909      	ldr	r1, [pc, #36]	; (80028b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	4313      	orrs	r3, r2
 8002896:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002898:	4b07      	ldr	r3, [pc, #28]	; (80028b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0307 	and.w	r3, r3, #7
 80028a0:	693a      	ldr	r2, [r7, #16]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d001      	beq.n	80028aa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e000      	b.n	80028ac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80028aa:	2300      	movs	r3, #0
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3718      	adds	r7, #24
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40021000 	.word	0x40021000
 80028b8:	40022000 	.word	0x40022000

080028bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80028c4:	2300      	movs	r3, #0
 80028c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80028c8:	2300      	movs	r3, #0
 80028ca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f000 809e 	beq.w	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028da:	2300      	movs	r3, #0
 80028dc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80028de:	4b46      	ldr	r3, [pc, #280]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80028e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x32>
 80028ea:	2301      	movs	r3, #1
 80028ec:	e000      	b.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x34>
 80028ee:	2300      	movs	r3, #0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d00d      	beq.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028f4:	4b40      	ldr	r3, [pc, #256]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80028f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028f8:	4a3f      	ldr	r2, [pc, #252]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80028fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028fe:	6593      	str	r3, [r2, #88]	; 0x58
 8002900:	4b3d      	ldr	r3, [pc, #244]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800290c:	2301      	movs	r3, #1
 800290e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002910:	4b3a      	ldr	r3, [pc, #232]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a39      	ldr	r2, [pc, #228]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002916:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800291a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800291c:	f7fe fdd0 	bl	80014c0 <HAL_GetTick>
 8002920:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002922:	e009      	b.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002924:	f7fe fdcc 	bl	80014c0 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b02      	cmp	r3, #2
 8002930:	d902      	bls.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	74fb      	strb	r3, [r7, #19]
        break;
 8002936:	e005      	b.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002938:	4b30      	ldr	r3, [pc, #192]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002940:	2b00      	cmp	r3, #0
 8002942:	d0ef      	beq.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8002944:	7cfb      	ldrb	r3, [r7, #19]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d15a      	bne.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800294a:	4b2b      	ldr	r3, [pc, #172]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800294c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002950:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002954:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d01e      	beq.n	800299a <HAL_RCCEx_PeriphCLKConfig+0xde>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002960:	697a      	ldr	r2, [r7, #20]
 8002962:	429a      	cmp	r2, r3
 8002964:	d019      	beq.n	800299a <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002966:	4b24      	ldr	r3, [pc, #144]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002968:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800296c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002970:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002972:	4b21      	ldr	r3, [pc, #132]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002974:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002978:	4a1f      	ldr	r2, [pc, #124]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800297a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800297e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002982:	4b1d      	ldr	r3, [pc, #116]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002984:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002988:	4a1b      	ldr	r2, [pc, #108]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800298a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800298e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002992:	4a19      	ldr	r2, [pc, #100]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	f003 0301 	and.w	r3, r3, #1
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d016      	beq.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a4:	f7fe fd8c 	bl	80014c0 <HAL_GetTick>
 80029a8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029aa:	e00b      	b.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ac:	f7fe fd88 	bl	80014c0 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d902      	bls.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	74fb      	strb	r3, [r7, #19]
            break;
 80029c2:	e006      	b.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029c4:	4b0c      	ldr	r3, [pc, #48]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80029c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d0ec      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 80029d2:	7cfb      	ldrb	r3, [r7, #19]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d10b      	bne.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029d8:	4b07      	ldr	r3, [pc, #28]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80029da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e6:	4904      	ldr	r1, [pc, #16]	; (80029f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80029ee:	e009      	b.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80029f0:	7cfb      	ldrb	r3, [r7, #19]
 80029f2:	74bb      	strb	r3, [r7, #18]
 80029f4:	e006      	b.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x148>
 80029f6:	bf00      	nop
 80029f8:	40021000 	.word	0x40021000
 80029fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a00:	7cfb      	ldrb	r3, [r7, #19]
 8002a02:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a04:	7c7b      	ldrb	r3, [r7, #17]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d105      	bne.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a0a:	4b6e      	ldr	r3, [pc, #440]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a0e:	4a6d      	ldr	r2, [pc, #436]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002a10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a14:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00a      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a22:	4b68      	ldr	r3, [pc, #416]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a28:	f023 0203 	bic.w	r2, r3, #3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	4964      	ldr	r1, [pc, #400]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002a32:	4313      	orrs	r3, r2
 8002a34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d00a      	beq.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a44:	4b5f      	ldr	r3, [pc, #380]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a4a:	f023 020c 	bic.w	r2, r3, #12
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	495c      	ldr	r1, [pc, #368]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0304 	and.w	r3, r3, #4
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d00a      	beq.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a66:	4b57      	ldr	r3, [pc, #348]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a6c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	4953      	ldr	r1, [pc, #332]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0320 	and.w	r3, r3, #32
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d00a      	beq.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a88:	4b4e      	ldr	r3, [pc, #312]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a8e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	494b      	ldr	r1, [pc, #300]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d00a      	beq.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002aaa:	4b46      	ldr	r3, [pc, #280]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ab0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	4942      	ldr	r1, [pc, #264]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d00a      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002acc:	4b3d      	ldr	r3, [pc, #244]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ad2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ada:	493a      	ldr	r1, [pc, #232]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00a      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002aee:	4b35      	ldr	r3, [pc, #212]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002af4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	695b      	ldr	r3, [r3, #20]
 8002afc:	4931      	ldr	r1, [pc, #196]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002afe:	4313      	orrs	r3, r2
 8002b00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d00a      	beq.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b10:	4b2c      	ldr	r3, [pc, #176]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b16:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	4929      	ldr	r1, [pc, #164]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002b20:	4313      	orrs	r3, r2
 8002b22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00a      	beq.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b32:	4b24      	ldr	r3, [pc, #144]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b38:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	69db      	ldr	r3, [r3, #28]
 8002b40:	4920      	ldr	r1, [pc, #128]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002b42:	4313      	orrs	r3, r2
 8002b44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d015      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b54:	4b1b      	ldr	r3, [pc, #108]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b5a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b62:	4918      	ldr	r1, [pc, #96]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002b64:	4313      	orrs	r3, r2
 8002b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b6e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b72:	d105      	bne.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b74:	4b13      	ldr	r3, [pc, #76]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	4a12      	ldr	r2, [pc, #72]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002b7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b7e:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d015      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b8c:	4b0d      	ldr	r3, [pc, #52]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b92:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b9a:	490a      	ldr	r1, [pc, #40]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002baa:	d105      	bne.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bac:	4b05      	ldr	r3, [pc, #20]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	4a04      	ldr	r2, [pc, #16]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002bb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002bb6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002bb8:	7cbb      	ldrb	r3, [r7, #18]
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3718      	adds	r7, #24
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	40021000 	.word	0x40021000

08002bc8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002bcc:	4b05      	ldr	r3, [pc, #20]	; (8002be4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a04      	ldr	r2, [pc, #16]	; (8002be4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002bd2:	f043 0304 	orr.w	r3, r3, #4
 8002bd6:	6013      	str	r3, [r2, #0]
}
 8002bd8:	bf00      	nop
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	40021000 	.word	0x40021000

08002be8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d101      	bne.n	8002bfa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e095      	b.n	8002d26 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d108      	bne.n	8002c14 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c0a:	d009      	beq.n	8002c20 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	61da      	str	r2, [r3, #28]
 8002c12:	e005      	b.n	8002c20 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d106      	bne.n	8002c40 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f7fe f9c8 	bl	8000fd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2202      	movs	r2, #2
 8002c44:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c56:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002c60:	d902      	bls.n	8002c68 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002c62:	2300      	movs	r3, #0
 8002c64:	60fb      	str	r3, [r7, #12]
 8002c66:	e002      	b.n	8002c6e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002c68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c6c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002c76:	d007      	beq.n	8002c88 <HAL_SPI_Init+0xa0>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002c80:	d002      	beq.n	8002c88 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002c98:	431a      	orrs	r2, r3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	695b      	ldr	r3, [r3, #20]
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	431a      	orrs	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cb6:	431a      	orrs	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	69db      	ldr	r3, [r3, #28]
 8002cbc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cca:	ea42 0103 	orr.w	r1, r2, r3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	0c1b      	lsrs	r3, r3, #16
 8002ce4:	f003 0204 	and.w	r2, r3, #4
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cec:	f003 0310 	and.w	r3, r3, #16
 8002cf0:	431a      	orrs	r2, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cf6:	f003 0308 	and.w	r3, r3, #8
 8002cfa:	431a      	orrs	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002d04:	ea42 0103 	orr.w	r1, r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b088      	sub	sp, #32
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	60f8      	str	r0, [r7, #12]
 8002d36:	60b9      	str	r1, [r7, #8]
 8002d38:	603b      	str	r3, [r7, #0]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d101      	bne.n	8002d50 <HAL_SPI_Transmit+0x22>
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	e158      	b.n	8003002 <HAL_SPI_Transmit+0x2d4>
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d58:	f7fe fbb2 	bl	80014c0 <HAL_GetTick>
 8002d5c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002d5e:	88fb      	ldrh	r3, [r7, #6]
 8002d60:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d002      	beq.n	8002d74 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002d6e:	2302      	movs	r3, #2
 8002d70:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002d72:	e13d      	b.n	8002ff0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d002      	beq.n	8002d80 <HAL_SPI_Transmit+0x52>
 8002d7a:	88fb      	ldrh	r3, [r7, #6]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d102      	bne.n	8002d86 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002d84:	e134      	b.n	8002ff0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2203      	movs	r2, #3
 8002d8a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2200      	movs	r2, #0
 8002d92:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	68ba      	ldr	r2, [r7, #8]
 8002d98:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	88fa      	ldrh	r2, [r7, #6]
 8002d9e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	88fa      	ldrh	r2, [r7, #6]
 8002da4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2200      	movs	r2, #0
 8002daa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dd0:	d10f      	bne.n	8002df2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002de0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002df0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dfc:	2b40      	cmp	r3, #64	; 0x40
 8002dfe:	d007      	beq.n	8002e10 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002e18:	d94b      	bls.n	8002eb2 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d002      	beq.n	8002e28 <HAL_SPI_Transmit+0xfa>
 8002e22:	8afb      	ldrh	r3, [r7, #22]
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d13e      	bne.n	8002ea6 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e2c:	881a      	ldrh	r2, [r3, #0]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e38:	1c9a      	adds	r2, r3, #2
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	3b01      	subs	r3, #1
 8002e46:	b29a      	uxth	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002e4c:	e02b      	b.n	8002ea6 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d112      	bne.n	8002e82 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e60:	881a      	ldrh	r2, [r3, #0]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6c:	1c9a      	adds	r2, r3, #2
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002e80:	e011      	b.n	8002ea6 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e82:	f7fe fb1d 	bl	80014c0 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	683a      	ldr	r2, [r7, #0]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d803      	bhi.n	8002e9a <HAL_SPI_Transmit+0x16c>
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e98:	d102      	bne.n	8002ea0 <HAL_SPI_Transmit+0x172>
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d102      	bne.n	8002ea6 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002ea4:	e0a4      	b.n	8002ff0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1ce      	bne.n	8002e4e <HAL_SPI_Transmit+0x120>
 8002eb0:	e07c      	b.n	8002fac <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d002      	beq.n	8002ec0 <HAL_SPI_Transmit+0x192>
 8002eba:	8afb      	ldrh	r3, [r7, #22]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d170      	bne.n	8002fa2 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d912      	bls.n	8002ef0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ece:	881a      	ldrh	r2, [r3, #0]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eda:	1c9a      	adds	r2, r3, #2
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	3b02      	subs	r3, #2
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002eee:	e058      	b.n	8002fa2 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	330c      	adds	r3, #12
 8002efa:	7812      	ldrb	r2, [r2, #0]
 8002efc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f02:	1c5a      	adds	r2, r3, #1
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	b29a      	uxth	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002f16:	e044      	b.n	8002fa2 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d12b      	bne.n	8002f7e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d912      	bls.n	8002f56 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f34:	881a      	ldrh	r2, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f40:	1c9a      	adds	r2, r3, #2
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	3b02      	subs	r3, #2
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002f54:	e025      	b.n	8002fa2 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	330c      	adds	r3, #12
 8002f60:	7812      	ldrb	r2, [r2, #0]
 8002f62:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f68:	1c5a      	adds	r2, r3, #1
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	3b01      	subs	r3, #1
 8002f76:	b29a      	uxth	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002f7c:	e011      	b.n	8002fa2 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f7e:	f7fe fa9f 	bl	80014c0 <HAL_GetTick>
 8002f82:	4602      	mov	r2, r0
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	683a      	ldr	r2, [r7, #0]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d803      	bhi.n	8002f96 <HAL_SPI_Transmit+0x268>
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f94:	d102      	bne.n	8002f9c <HAL_SPI_Transmit+0x26e>
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d102      	bne.n	8002fa2 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002fa0:	e026      	b.n	8002ff0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d1b5      	bne.n	8002f18 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	6839      	ldr	r1, [r7, #0]
 8002fb0:	68f8      	ldr	r0, [r7, #12]
 8002fb2:	f000 fedf 	bl	8003d74 <SPI_EndRxTxTransaction>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d002      	beq.n	8002fc2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2220      	movs	r2, #32
 8002fc0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d10a      	bne.n	8002fe0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002fca:	2300      	movs	r3, #0
 8002fcc:	613b      	str	r3, [r7, #16]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	613b      	str	r3, [r7, #16]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d002      	beq.n	8002fee <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	77fb      	strb	r3, [r7, #31]
 8002fec:	e000      	b.n	8002ff0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8002fee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003000:	7ffb      	ldrb	r3, [r7, #31]
}
 8003002:	4618      	mov	r0, r3
 8003004:	3720      	adds	r7, #32
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b088      	sub	sp, #32
 800300e:	af02      	add	r7, sp, #8
 8003010:	60f8      	str	r0, [r7, #12]
 8003012:	60b9      	str	r1, [r7, #8]
 8003014:	603b      	str	r3, [r7, #0]
 8003016:	4613      	mov	r3, r2
 8003018:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800301a:	2300      	movs	r3, #0
 800301c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003026:	d112      	bne.n	800304e <HAL_SPI_Receive+0x44>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d10e      	bne.n	800304e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2204      	movs	r2, #4
 8003034:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003038:	88fa      	ldrh	r2, [r7, #6]
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	4613      	mov	r3, r2
 8003040:	68ba      	ldr	r2, [r7, #8]
 8003042:	68b9      	ldr	r1, [r7, #8]
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 f910 	bl	800326a <HAL_SPI_TransmitReceive>
 800304a:	4603      	mov	r3, r0
 800304c:	e109      	b.n	8003262 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003054:	2b01      	cmp	r3, #1
 8003056:	d101      	bne.n	800305c <HAL_SPI_Receive+0x52>
 8003058:	2302      	movs	r3, #2
 800305a:	e102      	b.n	8003262 <HAL_SPI_Receive+0x258>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003064:	f7fe fa2c 	bl	80014c0 <HAL_GetTick>
 8003068:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b01      	cmp	r3, #1
 8003074:	d002      	beq.n	800307c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003076:	2302      	movs	r3, #2
 8003078:	75fb      	strb	r3, [r7, #23]
    goto error;
 800307a:	e0e9      	b.n	8003250 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d002      	beq.n	8003088 <HAL_SPI_Receive+0x7e>
 8003082:	88fb      	ldrh	r3, [r7, #6]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d102      	bne.n	800308e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800308c:	e0e0      	b.n	8003250 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2204      	movs	r2, #4
 8003092:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	68ba      	ldr	r2, [r7, #8]
 80030a0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	88fa      	ldrh	r2, [r7, #6]
 80030a6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	88fa      	ldrh	r2, [r7, #6]
 80030ae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2200      	movs	r2, #0
 80030b6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80030d8:	d908      	bls.n	80030ec <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	685a      	ldr	r2, [r3, #4]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80030e8:	605a      	str	r2, [r3, #4]
 80030ea:	e007      	b.n	80030fc <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	685a      	ldr	r2, [r3, #4]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80030fa:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003104:	d10f      	bne.n	8003126 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003114:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003124:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003130:	2b40      	cmp	r3, #64	; 0x40
 8003132:	d007      	beq.n	8003144 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003142:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800314c:	d867      	bhi.n	800321e <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800314e:	e030      	b.n	80031b2 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f003 0301 	and.w	r3, r3, #1
 800315a:	2b01      	cmp	r3, #1
 800315c:	d117      	bne.n	800318e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f103 020c 	add.w	r2, r3, #12
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	7812      	ldrb	r2, [r2, #0]
 800316c:	b2d2      	uxtb	r2, r2
 800316e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003174:	1c5a      	adds	r2, r3, #1
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003180:	b29b      	uxth	r3, r3
 8003182:	3b01      	subs	r3, #1
 8003184:	b29a      	uxth	r2, r3
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800318c:	e011      	b.n	80031b2 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800318e:	f7fe f997 	bl	80014c0 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	683a      	ldr	r2, [r7, #0]
 800319a:	429a      	cmp	r2, r3
 800319c:	d803      	bhi.n	80031a6 <HAL_SPI_Receive+0x19c>
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031a4:	d102      	bne.n	80031ac <HAL_SPI_Receive+0x1a2>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d102      	bne.n	80031b2 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	75fb      	strb	r3, [r7, #23]
          goto error;
 80031b0:	e04e      	b.n	8003250 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1c8      	bne.n	8003150 <HAL_SPI_Receive+0x146>
 80031be:	e034      	b.n	800322a <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d115      	bne.n	80031fa <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68da      	ldr	r2, [r3, #12]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d8:	b292      	uxth	r2, r2
 80031da:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e0:	1c9a      	adds	r2, r3, #2
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	3b01      	subs	r3, #1
 80031f0:	b29a      	uxth	r2, r3
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80031f8:	e011      	b.n	800321e <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80031fa:	f7fe f961 	bl	80014c0 <HAL_GetTick>
 80031fe:	4602      	mov	r2, r0
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	683a      	ldr	r2, [r7, #0]
 8003206:	429a      	cmp	r2, r3
 8003208:	d803      	bhi.n	8003212 <HAL_SPI_Receive+0x208>
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003210:	d102      	bne.n	8003218 <HAL_SPI_Receive+0x20e>
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d102      	bne.n	800321e <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800321c:	e018      	b.n	8003250 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003224:	b29b      	uxth	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d1ca      	bne.n	80031c0 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	6839      	ldr	r1, [r7, #0]
 800322e:	68f8      	ldr	r0, [r7, #12]
 8003230:	f000 fd48 	bl	8003cc4 <SPI_EndRxTransaction>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d002      	beq.n	8003240 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2220      	movs	r2, #32
 800323e:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003244:	2b00      	cmp	r3, #0
 8003246:	d002      	beq.n	800324e <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	75fb      	strb	r3, [r7, #23]
 800324c:	e000      	b.n	8003250 <HAL_SPI_Receive+0x246>
  }

error :
 800324e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003260:	7dfb      	ldrb	r3, [r7, #23]
}
 8003262:	4618      	mov	r0, r3
 8003264:	3718      	adds	r7, #24
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	b08a      	sub	sp, #40	; 0x28
 800326e:	af00      	add	r7, sp, #0
 8003270:	60f8      	str	r0, [r7, #12]
 8003272:	60b9      	str	r1, [r7, #8]
 8003274:	607a      	str	r2, [r7, #4]
 8003276:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003278:	2301      	movs	r3, #1
 800327a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003288:	2b01      	cmp	r3, #1
 800328a:	d101      	bne.n	8003290 <HAL_SPI_TransmitReceive+0x26>
 800328c:	2302      	movs	r3, #2
 800328e:	e1fb      	b.n	8003688 <HAL_SPI_TransmitReceive+0x41e>
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003298:	f7fe f912 	bl	80014c0 <HAL_GetTick>
 800329c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80032a4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80032ac:	887b      	ldrh	r3, [r7, #2]
 80032ae:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80032b0:	887b      	ldrh	r3, [r7, #2]
 80032b2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80032b4:	7efb      	ldrb	r3, [r7, #27]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d00e      	beq.n	80032d8 <HAL_SPI_TransmitReceive+0x6e>
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032c0:	d106      	bne.n	80032d0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d102      	bne.n	80032d0 <HAL_SPI_TransmitReceive+0x66>
 80032ca:	7efb      	ldrb	r3, [r7, #27]
 80032cc:	2b04      	cmp	r3, #4
 80032ce:	d003      	beq.n	80032d8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80032d0:	2302      	movs	r3, #2
 80032d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80032d6:	e1cd      	b.n	8003674 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d005      	beq.n	80032ea <HAL_SPI_TransmitReceive+0x80>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d002      	beq.n	80032ea <HAL_SPI_TransmitReceive+0x80>
 80032e4:	887b      	ldrh	r3, [r7, #2]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d103      	bne.n	80032f2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80032f0:	e1c0      	b.n	8003674 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d003      	beq.n	8003306 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2205      	movs	r2, #5
 8003302:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	887a      	ldrh	r2, [r7, #2]
 8003316:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	887a      	ldrh	r2, [r7, #2]
 800331e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	68ba      	ldr	r2, [r7, #8]
 8003326:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	887a      	ldrh	r2, [r7, #2]
 800332c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	887a      	ldrh	r2, [r7, #2]
 8003332:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2200      	movs	r2, #0
 8003338:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003348:	d802      	bhi.n	8003350 <HAL_SPI_TransmitReceive+0xe6>
 800334a:	8a3b      	ldrh	r3, [r7, #16]
 800334c:	2b01      	cmp	r3, #1
 800334e:	d908      	bls.n	8003362 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	685a      	ldr	r2, [r3, #4]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800335e:	605a      	str	r2, [r3, #4]
 8003360:	e007      	b.n	8003372 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	685a      	ldr	r2, [r3, #4]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003370:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800337c:	2b40      	cmp	r3, #64	; 0x40
 800337e:	d007      	beq.n	8003390 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800338e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003398:	d97c      	bls.n	8003494 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d002      	beq.n	80033a8 <HAL_SPI_TransmitReceive+0x13e>
 80033a2:	8a7b      	ldrh	r3, [r7, #18]
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d169      	bne.n	800347c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ac:	881a      	ldrh	r2, [r3, #0]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b8:	1c9a      	adds	r2, r3, #2
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	3b01      	subs	r3, #1
 80033c6:	b29a      	uxth	r2, r3
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033cc:	e056      	b.n	800347c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f003 0302 	and.w	r3, r3, #2
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d11b      	bne.n	8003414 <HAL_SPI_TransmitReceive+0x1aa>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d016      	beq.n	8003414 <HAL_SPI_TransmitReceive+0x1aa>
 80033e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d113      	bne.n	8003414 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f0:	881a      	ldrh	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fc:	1c9a      	adds	r2, r3, #2
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003406:	b29b      	uxth	r3, r3
 8003408:	3b01      	subs	r3, #1
 800340a:	b29a      	uxth	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003410:	2300      	movs	r3, #0
 8003412:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b01      	cmp	r3, #1
 8003420:	d11c      	bne.n	800345c <HAL_SPI_TransmitReceive+0x1f2>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003428:	b29b      	uxth	r3, r3
 800342a:	2b00      	cmp	r3, #0
 800342c:	d016      	beq.n	800345c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	68da      	ldr	r2, [r3, #12]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003438:	b292      	uxth	r2, r2
 800343a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003440:	1c9a      	adds	r2, r3, #2
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800344c:	b29b      	uxth	r3, r3
 800344e:	3b01      	subs	r3, #1
 8003450:	b29a      	uxth	r2, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003458:	2301      	movs	r3, #1
 800345a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800345c:	f7fe f830 	bl	80014c0 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003468:	429a      	cmp	r2, r3
 800346a:	d807      	bhi.n	800347c <HAL_SPI_TransmitReceive+0x212>
 800346c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800346e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003472:	d003      	beq.n	800347c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800347a:	e0fb      	b.n	8003674 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003480:	b29b      	uxth	r3, r3
 8003482:	2b00      	cmp	r3, #0
 8003484:	d1a3      	bne.n	80033ce <HAL_SPI_TransmitReceive+0x164>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800348c:	b29b      	uxth	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d19d      	bne.n	80033ce <HAL_SPI_TransmitReceive+0x164>
 8003492:	e0df      	b.n	8003654 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d003      	beq.n	80034a4 <HAL_SPI_TransmitReceive+0x23a>
 800349c:	8a7b      	ldrh	r3, [r7, #18]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	f040 80cb 	bne.w	800363a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d912      	bls.n	80034d4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034b2:	881a      	ldrh	r2, [r3, #0]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034be:	1c9a      	adds	r2, r3, #2
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	3b02      	subs	r3, #2
 80034cc:	b29a      	uxth	r2, r3
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80034d2:	e0b2      	b.n	800363a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	330c      	adds	r3, #12
 80034de:	7812      	ldrb	r2, [r2, #0]
 80034e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034e6:	1c5a      	adds	r2, r3, #1
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	3b01      	subs	r3, #1
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034fa:	e09e      	b.n	800363a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b02      	cmp	r3, #2
 8003508:	d134      	bne.n	8003574 <HAL_SPI_TransmitReceive+0x30a>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800350e:	b29b      	uxth	r3, r3
 8003510:	2b00      	cmp	r3, #0
 8003512:	d02f      	beq.n	8003574 <HAL_SPI_TransmitReceive+0x30a>
 8003514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003516:	2b01      	cmp	r3, #1
 8003518:	d12c      	bne.n	8003574 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800351e:	b29b      	uxth	r3, r3
 8003520:	2b01      	cmp	r3, #1
 8003522:	d912      	bls.n	800354a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003528:	881a      	ldrh	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003534:	1c9a      	adds	r2, r3, #2
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800353e:	b29b      	uxth	r3, r3
 8003540:	3b02      	subs	r3, #2
 8003542:	b29a      	uxth	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003548:	e012      	b.n	8003570 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	330c      	adds	r3, #12
 8003554:	7812      	ldrb	r2, [r2, #0]
 8003556:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800355c:	1c5a      	adds	r2, r3, #1
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003566:	b29b      	uxth	r3, r3
 8003568:	3b01      	subs	r3, #1
 800356a:	b29a      	uxth	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003570:	2300      	movs	r3, #0
 8003572:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b01      	cmp	r3, #1
 8003580:	d148      	bne.n	8003614 <HAL_SPI_TransmitReceive+0x3aa>
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003588:	b29b      	uxth	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d042      	beq.n	8003614 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003594:	b29b      	uxth	r3, r3
 8003596:	2b01      	cmp	r3, #1
 8003598:	d923      	bls.n	80035e2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	68da      	ldr	r2, [r3, #12]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a4:	b292      	uxth	r2, r2
 80035a6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ac:	1c9a      	adds	r2, r3, #2
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	3b02      	subs	r3, #2
 80035bc:	b29a      	uxth	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d81f      	bhi.n	8003610 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80035de:	605a      	str	r2, [r3, #4]
 80035e0:	e016      	b.n	8003610 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f103 020c 	add.w	r2, r3, #12
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ee:	7812      	ldrb	r2, [r2, #0]
 80035f0:	b2d2      	uxtb	r2, r2
 80035f2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f8:	1c5a      	adds	r2, r3, #1
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003604:	b29b      	uxth	r3, r3
 8003606:	3b01      	subs	r3, #1
 8003608:	b29a      	uxth	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003610:	2301      	movs	r3, #1
 8003612:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003614:	f7fd ff54 	bl	80014c0 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003620:	429a      	cmp	r2, r3
 8003622:	d803      	bhi.n	800362c <HAL_SPI_TransmitReceive+0x3c2>
 8003624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800362a:	d102      	bne.n	8003632 <HAL_SPI_TransmitReceive+0x3c8>
 800362c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800362e:	2b00      	cmp	r3, #0
 8003630:	d103      	bne.n	800363a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003638:	e01c      	b.n	8003674 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800363e:	b29b      	uxth	r3, r3
 8003640:	2b00      	cmp	r3, #0
 8003642:	f47f af5b 	bne.w	80034fc <HAL_SPI_TransmitReceive+0x292>
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800364c:	b29b      	uxth	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	f47f af54 	bne.w	80034fc <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003654:	69fa      	ldr	r2, [r7, #28]
 8003656:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f000 fb8b 	bl	8003d74 <SPI_EndRxTxTransaction>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d006      	beq.n	8003672 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2220      	movs	r2, #32
 800366e:	661a      	str	r2, [r3, #96]	; 0x60
 8003670:	e000      	b.n	8003674 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8003672:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003684:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003688:	4618      	mov	r0, r3
 800368a:	3728      	adds	r7, #40	; 0x28
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003690:	b480      	push	{r7}
 8003692:	b087      	sub	sp, #28
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	4613      	mov	r3, r2
 800369c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800369e:	2300      	movs	r3, #0
 80036a0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d101      	bne.n	80036b0 <HAL_SPI_Transmit_IT+0x20>
 80036ac:	2302      	movs	r3, #2
 80036ae:	e072      	b.n	8003796 <HAL_SPI_Transmit_IT+0x106>
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d002      	beq.n	80036c4 <HAL_SPI_Transmit_IT+0x34>
 80036be:	88fb      	ldrh	r3, [r7, #6]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d102      	bne.n	80036ca <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80036c8:	e060      	b.n	800378c <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d002      	beq.n	80036dc <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 80036d6:	2302      	movs	r3, #2
 80036d8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80036da:	e057      	b.n	800378c <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2203      	movs	r2, #3
 80036e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	68ba      	ldr	r2, [r7, #8]
 80036ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	88fa      	ldrh	r2, [r7, #6]
 80036f4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	88fa      	ldrh	r2, [r7, #6]
 80036fa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2200      	movs	r2, #0
 8003706:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2200      	movs	r2, #0
 8003716:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003720:	d903      	bls.n	800372a <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	4a1f      	ldr	r2, [pc, #124]	; (80037a4 <HAL_SPI_Transmit_IT+0x114>)
 8003726:	651a      	str	r2, [r3, #80]	; 0x50
 8003728:	e002      	b.n	8003730 <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	4a1e      	ldr	r2, [pc, #120]	; (80037a8 <HAL_SPI_Transmit_IT+0x118>)
 800372e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003738:	d10f      	bne.n	800375a <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003748:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003758:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8003768:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003774:	2b40      	cmp	r3, #64	; 0x40
 8003776:	d008      	beq.n	800378a <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	e000      	b.n	800378c <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 800378a:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003794:	7dfb      	ldrb	r3, [r7, #23]
}
 8003796:	4618      	mov	r0, r3
 8003798:	371c      	adds	r7, #28
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	08003a45 	.word	0x08003a45
 80037a8:	080039ff 	.word	0x080039ff

080037ac <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b088      	sub	sp, #32
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	099b      	lsrs	r3, r3, #6
 80037c8:	f003 0301 	and.w	r3, r3, #1
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d10f      	bne.n	80037f0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00a      	beq.n	80037f0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	099b      	lsrs	r3, r3, #6
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d004      	beq.n	80037f0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	4798      	blx	r3
    return;
 80037ee:	e0d7      	b.n	80039a0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	085b      	lsrs	r3, r3, #1
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d00a      	beq.n	8003812 <HAL_SPI_IRQHandler+0x66>
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	09db      	lsrs	r3, r3, #7
 8003800:	f003 0301 	and.w	r3, r3, #1
 8003804:	2b00      	cmp	r3, #0
 8003806:	d004      	beq.n	8003812 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	4798      	blx	r3
    return;
 8003810:	e0c6      	b.n	80039a0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	095b      	lsrs	r3, r3, #5
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	2b00      	cmp	r3, #0
 800381c:	d10c      	bne.n	8003838 <HAL_SPI_IRQHandler+0x8c>
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	099b      	lsrs	r3, r3, #6
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	2b00      	cmp	r3, #0
 8003828:	d106      	bne.n	8003838 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	0a1b      	lsrs	r3, r3, #8
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b00      	cmp	r3, #0
 8003834:	f000 80b4 	beq.w	80039a0 <HAL_SPI_IRQHandler+0x1f4>
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	095b      	lsrs	r3, r3, #5
 800383c:	f003 0301 	and.w	r3, r3, #1
 8003840:	2b00      	cmp	r3, #0
 8003842:	f000 80ad 	beq.w	80039a0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	099b      	lsrs	r3, r3, #6
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	2b00      	cmp	r3, #0
 8003850:	d023      	beq.n	800389a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b03      	cmp	r3, #3
 800385c:	d011      	beq.n	8003882 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003862:	f043 0204 	orr.w	r2, r3, #4
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800386a:	2300      	movs	r3, #0
 800386c:	617b      	str	r3, [r7, #20]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	617b      	str	r3, [r7, #20]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	617b      	str	r3, [r7, #20]
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	e00b      	b.n	800389a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003882:	2300      	movs	r3, #0
 8003884:	613b      	str	r3, [r7, #16]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	613b      	str	r3, [r7, #16]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	613b      	str	r3, [r7, #16]
 8003896:	693b      	ldr	r3, [r7, #16]
        return;
 8003898:	e082      	b.n	80039a0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	095b      	lsrs	r3, r3, #5
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d014      	beq.n	80038d0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038aa:	f043 0201 	orr.w	r2, r3, #1
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80038b2:	2300      	movs	r3, #0
 80038b4:	60fb      	str	r3, [r7, #12]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	60fb      	str	r3, [r7, #12]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80038d0:	69bb      	ldr	r3, [r7, #24]
 80038d2:	0a1b      	lsrs	r3, r3, #8
 80038d4:	f003 0301 	and.w	r3, r3, #1
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d00c      	beq.n	80038f6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038e0:	f043 0208 	orr.w	r2, r3, #8
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80038e8:	2300      	movs	r3, #0
 80038ea:	60bb      	str	r3, [r7, #8]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	60bb      	str	r3, [r7, #8]
 80038f4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d04f      	beq.n	800399e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	685a      	ldr	r2, [r3, #4]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800390c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d104      	bne.n	800392a <HAL_SPI_IRQHandler+0x17e>
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	2b00      	cmp	r3, #0
 8003928:	d034      	beq.n	8003994 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 0203 	bic.w	r2, r2, #3
 8003938:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800393e:	2b00      	cmp	r3, #0
 8003940:	d011      	beq.n	8003966 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003946:	4a18      	ldr	r2, [pc, #96]	; (80039a8 <HAL_SPI_IRQHandler+0x1fc>)
 8003948:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800394e:	4618      	mov	r0, r3
 8003950:	f7fd fea4 	bl	800169c <HAL_DMA_Abort_IT>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d005      	beq.n	8003966 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800395e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800396a:	2b00      	cmp	r3, #0
 800396c:	d016      	beq.n	800399c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003972:	4a0d      	ldr	r2, [pc, #52]	; (80039a8 <HAL_SPI_IRQHandler+0x1fc>)
 8003974:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800397a:	4618      	mov	r0, r3
 800397c:	f7fd fe8e 	bl	800169c <HAL_DMA_Abort_IT>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00a      	beq.n	800399c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800398a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8003992:	e003      	b.n	800399c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f000 f813 	bl	80039c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800399a:	e000      	b.n	800399e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800399c:	bf00      	nop
    return;
 800399e:	bf00      	nop
  }
}
 80039a0:	3720      	adds	r7, #32
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	080039d5 	.word	0x080039d5

080039ac <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80039b4:	bf00      	nop
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80039c8:	bf00      	nop
 80039ca:	370c      	adds	r7, #12
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr

080039d4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2200      	movs	r2, #0
 80039ee:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f7ff ffe5 	bl	80039c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80039f6:	bf00      	nop
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b082      	sub	sp, #8
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	330c      	adds	r3, #12
 8003a10:	7812      	ldrb	r2, [r2, #0]
 8003a12:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a18:	1c5a      	adds	r2, r3, #1
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	3b01      	subs	r3, #1
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d102      	bne.n	8003a3c <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f000 f9e2 	bl	8003e00 <SPI_CloseTx_ISR>
  }
}
 8003a3c:	bf00      	nop
 8003a3e:	3708      	adds	r7, #8
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a50:	881a      	ldrh	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5c:	1c9a      	adds	r2, r3, #2
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	b29a      	uxth	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d102      	bne.n	8003a80 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f000 f9c0 	bl	8003e00 <SPI_CloseTx_ISR>
  }
}
 8003a80:	bf00      	nop
 8003a82:	3708      	adds	r7, #8
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b088      	sub	sp, #32
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	603b      	str	r3, [r7, #0]
 8003a94:	4613      	mov	r3, r2
 8003a96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003a98:	f7fd fd12 	bl	80014c0 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aa0:	1a9b      	subs	r3, r3, r2
 8003aa2:	683a      	ldr	r2, [r7, #0]
 8003aa4:	4413      	add	r3, r2
 8003aa6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003aa8:	f7fd fd0a 	bl	80014c0 <HAL_GetTick>
 8003aac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003aae:	4b39      	ldr	r3, [pc, #228]	; (8003b94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	015b      	lsls	r3, r3, #5
 8003ab4:	0d1b      	lsrs	r3, r3, #20
 8003ab6:	69fa      	ldr	r2, [r7, #28]
 8003ab8:	fb02 f303 	mul.w	r3, r2, r3
 8003abc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003abe:	e054      	b.n	8003b6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ac6:	d050      	beq.n	8003b6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ac8:	f7fd fcfa 	bl	80014c0 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	69fa      	ldr	r2, [r7, #28]
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d902      	bls.n	8003ade <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d13d      	bne.n	8003b5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	685a      	ldr	r2, [r3, #4]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003aec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003af6:	d111      	bne.n	8003b1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b00:	d004      	beq.n	8003b0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b0a:	d107      	bne.n	8003b1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b24:	d10f      	bne.n	8003b46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b34:	601a      	str	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e017      	b.n	8003b8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d101      	bne.n	8003b64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003b60:	2300      	movs	r3, #0
 8003b62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	3b01      	subs	r3, #1
 8003b68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	689a      	ldr	r2, [r3, #8]
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	4013      	ands	r3, r2
 8003b74:	68ba      	ldr	r2, [r7, #8]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	bf0c      	ite	eq
 8003b7a:	2301      	moveq	r3, #1
 8003b7c:	2300      	movne	r3, #0
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	461a      	mov	r2, r3
 8003b82:	79fb      	ldrb	r3, [r7, #7]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d19b      	bne.n	8003ac0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3720      	adds	r7, #32
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	20000000 	.word	0x20000000

08003b98 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b08a      	sub	sp, #40	; 0x28
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
 8003ba4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003baa:	f7fd fc89 	bl	80014c0 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bb2:	1a9b      	subs	r3, r3, r2
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003bba:	f7fd fc81 	bl	80014c0 <HAL_GetTick>
 8003bbe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	330c      	adds	r3, #12
 8003bc6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003bc8:	4b3d      	ldr	r3, [pc, #244]	; (8003cc0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	4413      	add	r3, r2
 8003bd2:	00da      	lsls	r2, r3, #3
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	0d1b      	lsrs	r3, r3, #20
 8003bd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bda:	fb02 f303 	mul.w	r3, r2, r3
 8003bde:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003be0:	e060      	b.n	8003ca4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003be8:	d107      	bne.n	8003bfa <SPI_WaitFifoStateUntilTimeout+0x62>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d104      	bne.n	8003bfa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003bf8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c00:	d050      	beq.n	8003ca4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c02:	f7fd fc5d 	bl	80014c0 <HAL_GetTick>
 8003c06:	4602      	mov	r2, r0
 8003c08:	6a3b      	ldr	r3, [r7, #32]
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d902      	bls.n	8003c18 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d13d      	bne.n	8003c94 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003c26:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c30:	d111      	bne.n	8003c56 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c3a:	d004      	beq.n	8003c46 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c44:	d107      	bne.n	8003c56 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c54:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c5e:	d10f      	bne.n	8003c80 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c6e:	601a      	str	r2, [r3, #0]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c7e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e010      	b.n	8003cb6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d101      	bne.n	8003c9e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	3b01      	subs	r3, #1
 8003ca2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689a      	ldr	r2, [r3, #8]
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	4013      	ands	r3, r2
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d196      	bne.n	8003be2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3728      	adds	r7, #40	; 0x28
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	20000000 	.word	0x20000000

08003cc4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b086      	sub	sp, #24
 8003cc8:	af02      	add	r7, sp, #8
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cd8:	d111      	bne.n	8003cfe <SPI_EndRxTransaction+0x3a>
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ce2:	d004      	beq.n	8003cee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cec:	d107      	bne.n	8003cfe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cfc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	9300      	str	r3, [sp, #0]
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	2200      	movs	r2, #0
 8003d06:	2180      	movs	r1, #128	; 0x80
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f7ff febd 	bl	8003a88 <SPI_WaitFlagStateUntilTimeout>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d007      	beq.n	8003d24 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d18:	f043 0220 	orr.w	r2, r3, #32
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e023      	b.n	8003d6c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d2c:	d11d      	bne.n	8003d6a <SPI_EndRxTransaction+0xa6>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d36:	d004      	beq.n	8003d42 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d40:	d113      	bne.n	8003d6a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	9300      	str	r3, [sp, #0]
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f7ff ff22 	bl	8003b98 <SPI_WaitFifoStateUntilTimeout>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d007      	beq.n	8003d6a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d5e:	f043 0220 	orr.w	r2, r3, #32
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e000      	b.n	8003d6c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af02      	add	r7, sp, #8
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	9300      	str	r3, [sp, #0]
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	2200      	movs	r2, #0
 8003d88:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003d8c:	68f8      	ldr	r0, [r7, #12]
 8003d8e:	f7ff ff03 	bl	8003b98 <SPI_WaitFifoStateUntilTimeout>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d007      	beq.n	8003da8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d9c:	f043 0220 	orr.w	r2, r3, #32
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e027      	b.n	8003df8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	9300      	str	r3, [sp, #0]
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	2200      	movs	r2, #0
 8003db0:	2180      	movs	r1, #128	; 0x80
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f7ff fe68 	bl	8003a88 <SPI_WaitFlagStateUntilTimeout>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d007      	beq.n	8003dce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dc2:	f043 0220 	orr.w	r2, r3, #32
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e014      	b.n	8003df8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	9300      	str	r3, [sp, #0]
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f7ff fedc 	bl	8003b98 <SPI_WaitFifoStateUntilTimeout>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d007      	beq.n	8003df6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dea:	f043 0220 	orr.w	r2, r3, #32
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e000      	b.n	8003df8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e08:	f7fd fb5a 	bl	80014c0 <HAL_GetTick>
 8003e0c:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003e1c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	2164      	movs	r1, #100	; 0x64
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f7ff ffa6 	bl	8003d74 <SPI_EndRxTxTransaction>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d005      	beq.n	8003e3a <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e32:	f043 0220 	orr.w	r2, r3, #32
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10a      	bne.n	8003e58 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e42:	2300      	movs	r3, #0
 8003e44:	60bb      	str	r3, [r7, #8]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	60bb      	str	r3, [r7, #8]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	60bb      	str	r3, [r7, #8]
 8003e56:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d003      	beq.n	8003e70 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f7ff fda9 	bl	80039c0 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8003e6e:	e002      	b.n	8003e76 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8003e70:	6878      	ldr	r0, [r7, #4]
 8003e72:	f7ff fd9b 	bl	80039ac <HAL_SPI_TxCpltCallback>
}
 8003e76:	bf00      	nop
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}

08003e7e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b082      	sub	sp, #8
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d101      	bne.n	8003e90 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e049      	b.n	8003f24 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d106      	bne.n	8003eaa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f000 f841 	bl	8003f2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2202      	movs	r2, #2
 8003eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	3304      	adds	r3, #4
 8003eba:	4619      	mov	r1, r3
 8003ebc:	4610      	mov	r0, r2
 8003ebe:	f000 f9db 	bl	8004278 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2201      	movs	r2, #1
 8003ede:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2201      	movs	r2, #1
 8003efe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2201      	movs	r2, #1
 8003f06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2201      	movs	r2, #1
 8003f16:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3708      	adds	r7, #8
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d001      	beq.n	8003f58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e03b      	b.n	8003fd0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	68da      	ldr	r2, [r3, #12]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f042 0201 	orr.w	r2, r2, #1
 8003f6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a19      	ldr	r2, [pc, #100]	; (8003fdc <HAL_TIM_Base_Start_IT+0x9c>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d009      	beq.n	8003f8e <HAL_TIM_Base_Start_IT+0x4e>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f82:	d004      	beq.n	8003f8e <HAL_TIM_Base_Start_IT+0x4e>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a15      	ldr	r2, [pc, #84]	; (8003fe0 <HAL_TIM_Base_Start_IT+0xa0>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d115      	bne.n	8003fba <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	689a      	ldr	r2, [r3, #8]
 8003f94:	4b13      	ldr	r3, [pc, #76]	; (8003fe4 <HAL_TIM_Base_Start_IT+0xa4>)
 8003f96:	4013      	ands	r3, r2
 8003f98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2b06      	cmp	r3, #6
 8003f9e:	d015      	beq.n	8003fcc <HAL_TIM_Base_Start_IT+0x8c>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fa6:	d011      	beq.n	8003fcc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f042 0201 	orr.w	r2, r2, #1
 8003fb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fb8:	e008      	b.n	8003fcc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f042 0201 	orr.w	r2, r2, #1
 8003fc8:	601a      	str	r2, [r3, #0]
 8003fca:	e000      	b.n	8003fce <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fcc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003fce:	2300      	movs	r3, #0
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3714      	adds	r7, #20
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr
 8003fdc:	40012c00 	.word	0x40012c00
 8003fe0:	40014000 	.word	0x40014000
 8003fe4:	00010007 	.word	0x00010007

08003fe8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	691b      	ldr	r3, [r3, #16]
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d122      	bne.n	8004044 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	f003 0302 	and.w	r3, r3, #2
 8004008:	2b02      	cmp	r3, #2
 800400a:	d11b      	bne.n	8004044 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f06f 0202 	mvn.w	r2, #2
 8004014:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2201      	movs	r2, #1
 800401a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	f003 0303 	and.w	r3, r3, #3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d003      	beq.n	8004032 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f000 f905 	bl	800423a <HAL_TIM_IC_CaptureCallback>
 8004030:	e005      	b.n	800403e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f8f7 	bl	8004226 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 f908 	bl	800424e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	691b      	ldr	r3, [r3, #16]
 800404a:	f003 0304 	and.w	r3, r3, #4
 800404e:	2b04      	cmp	r3, #4
 8004050:	d122      	bne.n	8004098 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	f003 0304 	and.w	r3, r3, #4
 800405c:	2b04      	cmp	r3, #4
 800405e:	d11b      	bne.n	8004098 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f06f 0204 	mvn.w	r2, #4
 8004068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2202      	movs	r2, #2
 800406e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	699b      	ldr	r3, [r3, #24]
 8004076:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 f8db 	bl	800423a <HAL_TIM_IC_CaptureCallback>
 8004084:	e005      	b.n	8004092 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 f8cd 	bl	8004226 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 f8de 	bl	800424e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	691b      	ldr	r3, [r3, #16]
 800409e:	f003 0308 	and.w	r3, r3, #8
 80040a2:	2b08      	cmp	r3, #8
 80040a4:	d122      	bne.n	80040ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	f003 0308 	and.w	r3, r3, #8
 80040b0:	2b08      	cmp	r3, #8
 80040b2:	d11b      	bne.n	80040ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f06f 0208 	mvn.w	r2, #8
 80040bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2204      	movs	r2, #4
 80040c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	f003 0303 	and.w	r3, r3, #3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 f8b1 	bl	800423a <HAL_TIM_IC_CaptureCallback>
 80040d8:	e005      	b.n	80040e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 f8a3 	bl	8004226 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f000 f8b4 	bl	800424e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	f003 0310 	and.w	r3, r3, #16
 80040f6:	2b10      	cmp	r3, #16
 80040f8:	d122      	bne.n	8004140 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	f003 0310 	and.w	r3, r3, #16
 8004104:	2b10      	cmp	r3, #16
 8004106:	d11b      	bne.n	8004140 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f06f 0210 	mvn.w	r2, #16
 8004110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2208      	movs	r2, #8
 8004116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	69db      	ldr	r3, [r3, #28]
 800411e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004122:	2b00      	cmp	r3, #0
 8004124:	d003      	beq.n	800412e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f887 	bl	800423a <HAL_TIM_IC_CaptureCallback>
 800412c:	e005      	b.n	800413a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f879 	bl	8004226 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	f000 f88a 	bl	800424e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	2b01      	cmp	r3, #1
 800414c:	d10e      	bne.n	800416c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	f003 0301 	and.w	r3, r3, #1
 8004158:	2b01      	cmp	r3, #1
 800415a:	d107      	bne.n	800416c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f06f 0201 	mvn.w	r2, #1
 8004164:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7fc feec 	bl	8000f44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004176:	2b80      	cmp	r3, #128	; 0x80
 8004178:	d10e      	bne.n	8004198 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004184:	2b80      	cmp	r3, #128	; 0x80
 8004186:	d107      	bne.n	8004198 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004190:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f8de 	bl	8004354 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041a6:	d10e      	bne.n	80041c6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041b2:	2b80      	cmp	r3, #128	; 0x80
 80041b4:	d107      	bne.n	80041c6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80041be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f000 f8d1 	bl	8004368 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	691b      	ldr	r3, [r3, #16]
 80041cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d0:	2b40      	cmp	r3, #64	; 0x40
 80041d2:	d10e      	bne.n	80041f2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041de:	2b40      	cmp	r3, #64	; 0x40
 80041e0:	d107      	bne.n	80041f2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80041ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f000 f838 	bl	8004262 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	f003 0320 	and.w	r3, r3, #32
 80041fc:	2b20      	cmp	r3, #32
 80041fe:	d10e      	bne.n	800421e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f003 0320 	and.w	r3, r3, #32
 800420a:	2b20      	cmp	r3, #32
 800420c:	d107      	bne.n	800421e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f06f 0220 	mvn.w	r2, #32
 8004216:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f000 f891 	bl	8004340 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800421e:	bf00      	nop
 8004220:	3708      	adds	r7, #8
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}

08004226 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004226:	b480      	push	{r7}
 8004228:	b083      	sub	sp, #12
 800422a:	af00      	add	r7, sp, #0
 800422c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800422e:	bf00      	nop
 8004230:	370c      	adds	r7, #12
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr

0800423a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800423a:	b480      	push	{r7}
 800423c:	b083      	sub	sp, #12
 800423e:	af00      	add	r7, sp, #0
 8004240:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004242:	bf00      	nop
 8004244:	370c      	adds	r7, #12
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr

0800424e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800424e:	b480      	push	{r7}
 8004250:	b083      	sub	sp, #12
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004256:	bf00      	nop
 8004258:	370c      	adds	r7, #12
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr

08004262 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004262:	b480      	push	{r7}
 8004264:	b083      	sub	sp, #12
 8004266:	af00      	add	r7, sp, #0
 8004268:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800426a:	bf00      	nop
 800426c:	370c      	adds	r7, #12
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
	...

08004278 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a2a      	ldr	r2, [pc, #168]	; (8004334 <TIM_Base_SetConfig+0xbc>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d003      	beq.n	8004298 <TIM_Base_SetConfig+0x20>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004296:	d108      	bne.n	80042aa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800429e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	68fa      	ldr	r2, [r7, #12]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a21      	ldr	r2, [pc, #132]	; (8004334 <TIM_Base_SetConfig+0xbc>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d00b      	beq.n	80042ca <TIM_Base_SetConfig+0x52>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042b8:	d007      	beq.n	80042ca <TIM_Base_SetConfig+0x52>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a1e      	ldr	r2, [pc, #120]	; (8004338 <TIM_Base_SetConfig+0xc0>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d003      	beq.n	80042ca <TIM_Base_SetConfig+0x52>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a1d      	ldr	r2, [pc, #116]	; (800433c <TIM_Base_SetConfig+0xc4>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d108      	bne.n	80042dc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	4313      	orrs	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	695b      	ldr	r3, [r3, #20]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	68fa      	ldr	r2, [r7, #12]
 80042ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	689a      	ldr	r2, [r3, #8]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a0c      	ldr	r2, [pc, #48]	; (8004334 <TIM_Base_SetConfig+0xbc>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d007      	beq.n	8004318 <TIM_Base_SetConfig+0xa0>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a0b      	ldr	r2, [pc, #44]	; (8004338 <TIM_Base_SetConfig+0xc0>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d003      	beq.n	8004318 <TIM_Base_SetConfig+0xa0>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a0a      	ldr	r2, [pc, #40]	; (800433c <TIM_Base_SetConfig+0xc4>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d103      	bne.n	8004320 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	691a      	ldr	r2, [r3, #16]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	615a      	str	r2, [r3, #20]
}
 8004326:	bf00      	nop
 8004328:	3714      	adds	r7, #20
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	40012c00 	.word	0x40012c00
 8004338:	40014000 	.word	0x40014000
 800433c:	40014400 	.word	0x40014400

08004340 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004348:	bf00      	nop
 800434a:	370c      	adds	r7, #12
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800435c:	bf00      	nop
 800435e:	370c      	adds	r7, #12
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr

08004368 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004370:	bf00      	nop
 8004372:	370c      	adds	r7, #12
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d101      	bne.n	800438e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e040      	b.n	8004410 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f7fc fe62 	bl	8001068 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2224      	movs	r2, #36	; 0x24
 80043a8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f022 0201 	bic.w	r2, r2, #1
 80043b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 f8c0 	bl	8004540 <UART_SetConfig>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d101      	bne.n	80043ca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e022      	b.n	8004410 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d002      	beq.n	80043d8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 fb0e 	bl	80049f4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	685a      	ldr	r2, [r3, #4]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689a      	ldr	r2, [r3, #8]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f042 0201 	orr.w	r2, r2, #1
 8004406:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 fb95 	bl	8004b38 <UART_CheckIdleState>
 800440e:	4603      	mov	r3, r0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3708      	adds	r7, #8
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b08a      	sub	sp, #40	; 0x28
 800441c:	af02      	add	r7, sp, #8
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	603b      	str	r3, [r7, #0]
 8004424:	4613      	mov	r3, r2
 8004426:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800442c:	2b20      	cmp	r3, #32
 800442e:	f040 8082 	bne.w	8004536 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d002      	beq.n	800443e <HAL_UART_Transmit+0x26>
 8004438:	88fb      	ldrh	r3, [r7, #6]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d101      	bne.n	8004442 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e07a      	b.n	8004538 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004448:	2b01      	cmp	r3, #1
 800444a:	d101      	bne.n	8004450 <HAL_UART_Transmit+0x38>
 800444c:	2302      	movs	r3, #2
 800444e:	e073      	b.n	8004538 <HAL_UART_Transmit+0x120>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2200      	movs	r2, #0
 800445c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2221      	movs	r2, #33	; 0x21
 8004464:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004466:	f7fd f82b 	bl	80014c0 <HAL_GetTick>
 800446a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	88fa      	ldrh	r2, [r7, #6]
 8004470:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	88fa      	ldrh	r2, [r7, #6]
 8004478:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004484:	d108      	bne.n	8004498 <HAL_UART_Transmit+0x80>
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d104      	bne.n	8004498 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800448e:	2300      	movs	r3, #0
 8004490:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	61bb      	str	r3, [r7, #24]
 8004496:	e003      	b.n	80044a0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800449c:	2300      	movs	r3, #0
 800449e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80044a8:	e02d      	b.n	8004506 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	9300      	str	r3, [sp, #0]
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	2200      	movs	r2, #0
 80044b2:	2180      	movs	r1, #128	; 0x80
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f000 fb88 	bl	8004bca <UART_WaitOnFlagUntilTimeout>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d001      	beq.n	80044c4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e039      	b.n	8004538 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10b      	bne.n	80044e2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044ca:	69bb      	ldr	r3, [r7, #24]
 80044cc:	881a      	ldrh	r2, [r3, #0]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044d6:	b292      	uxth	r2, r2
 80044d8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	3302      	adds	r3, #2
 80044de:	61bb      	str	r3, [r7, #24]
 80044e0:	e008      	b.n	80044f4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	781a      	ldrb	r2, [r3, #0]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	b292      	uxth	r2, r2
 80044ec:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	3301      	adds	r3, #1
 80044f2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	3b01      	subs	r3, #1
 80044fe:	b29a      	uxth	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800450c:	b29b      	uxth	r3, r3
 800450e:	2b00      	cmp	r3, #0
 8004510:	d1cb      	bne.n	80044aa <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	9300      	str	r3, [sp, #0]
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	2200      	movs	r2, #0
 800451a:	2140      	movs	r1, #64	; 0x40
 800451c:	68f8      	ldr	r0, [r7, #12]
 800451e:	f000 fb54 	bl	8004bca <UART_WaitOnFlagUntilTimeout>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d001      	beq.n	800452c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e005      	b.n	8004538 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2220      	movs	r2, #32
 8004530:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004532:	2300      	movs	r3, #0
 8004534:	e000      	b.n	8004538 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004536:	2302      	movs	r3, #2
  }
}
 8004538:	4618      	mov	r0, r3
 800453a:	3720      	adds	r7, #32
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}

08004540 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004544:	b08a      	sub	sp, #40	; 0x28
 8004546:	af00      	add	r7, sp, #0
 8004548:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800454a:	2300      	movs	r3, #0
 800454c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	689a      	ldr	r2, [r3, #8]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	431a      	orrs	r2, r3
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	695b      	ldr	r3, [r3, #20]
 800455e:	431a      	orrs	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	69db      	ldr	r3, [r3, #28]
 8004564:	4313      	orrs	r3, r2
 8004566:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	4b9e      	ldr	r3, [pc, #632]	; (80047e8 <UART_SetConfig+0x2a8>)
 8004570:	4013      	ands	r3, r2
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	6812      	ldr	r2, [r2, #0]
 8004576:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004578:	430b      	orrs	r3, r1
 800457a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	68da      	ldr	r2, [r3, #12]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	430a      	orrs	r2, r1
 8004590:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a93      	ldr	r2, [pc, #588]	; (80047ec <UART_SetConfig+0x2ac>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d004      	beq.n	80045ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6a1b      	ldr	r3, [r3, #32]
 80045a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045a8:	4313      	orrs	r3, r2
 80045aa:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045bc:	430a      	orrs	r2, r1
 80045be:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a8a      	ldr	r2, [pc, #552]	; (80047f0 <UART_SetConfig+0x2b0>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d126      	bne.n	8004618 <UART_SetConfig+0xd8>
 80045ca:	4b8a      	ldr	r3, [pc, #552]	; (80047f4 <UART_SetConfig+0x2b4>)
 80045cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045d0:	f003 0303 	and.w	r3, r3, #3
 80045d4:	2b03      	cmp	r3, #3
 80045d6:	d81b      	bhi.n	8004610 <UART_SetConfig+0xd0>
 80045d8:	a201      	add	r2, pc, #4	; (adr r2, 80045e0 <UART_SetConfig+0xa0>)
 80045da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045de:	bf00      	nop
 80045e0:	080045f1 	.word	0x080045f1
 80045e4:	08004601 	.word	0x08004601
 80045e8:	080045f9 	.word	0x080045f9
 80045ec:	08004609 	.word	0x08004609
 80045f0:	2301      	movs	r3, #1
 80045f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045f6:	e0ab      	b.n	8004750 <UART_SetConfig+0x210>
 80045f8:	2302      	movs	r3, #2
 80045fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045fe:	e0a7      	b.n	8004750 <UART_SetConfig+0x210>
 8004600:	2304      	movs	r3, #4
 8004602:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004606:	e0a3      	b.n	8004750 <UART_SetConfig+0x210>
 8004608:	2308      	movs	r3, #8
 800460a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800460e:	e09f      	b.n	8004750 <UART_SetConfig+0x210>
 8004610:	2310      	movs	r3, #16
 8004612:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004616:	e09b      	b.n	8004750 <UART_SetConfig+0x210>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a76      	ldr	r2, [pc, #472]	; (80047f8 <UART_SetConfig+0x2b8>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d138      	bne.n	8004694 <UART_SetConfig+0x154>
 8004622:	4b74      	ldr	r3, [pc, #464]	; (80047f4 <UART_SetConfig+0x2b4>)
 8004624:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004628:	f003 030c 	and.w	r3, r3, #12
 800462c:	2b0c      	cmp	r3, #12
 800462e:	d82d      	bhi.n	800468c <UART_SetConfig+0x14c>
 8004630:	a201      	add	r2, pc, #4	; (adr r2, 8004638 <UART_SetConfig+0xf8>)
 8004632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004636:	bf00      	nop
 8004638:	0800466d 	.word	0x0800466d
 800463c:	0800468d 	.word	0x0800468d
 8004640:	0800468d 	.word	0x0800468d
 8004644:	0800468d 	.word	0x0800468d
 8004648:	0800467d 	.word	0x0800467d
 800464c:	0800468d 	.word	0x0800468d
 8004650:	0800468d 	.word	0x0800468d
 8004654:	0800468d 	.word	0x0800468d
 8004658:	08004675 	.word	0x08004675
 800465c:	0800468d 	.word	0x0800468d
 8004660:	0800468d 	.word	0x0800468d
 8004664:	0800468d 	.word	0x0800468d
 8004668:	08004685 	.word	0x08004685
 800466c:	2300      	movs	r3, #0
 800466e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004672:	e06d      	b.n	8004750 <UART_SetConfig+0x210>
 8004674:	2302      	movs	r3, #2
 8004676:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800467a:	e069      	b.n	8004750 <UART_SetConfig+0x210>
 800467c:	2304      	movs	r3, #4
 800467e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004682:	e065      	b.n	8004750 <UART_SetConfig+0x210>
 8004684:	2308      	movs	r3, #8
 8004686:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800468a:	e061      	b.n	8004750 <UART_SetConfig+0x210>
 800468c:	2310      	movs	r3, #16
 800468e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004692:	e05d      	b.n	8004750 <UART_SetConfig+0x210>
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a58      	ldr	r2, [pc, #352]	; (80047fc <UART_SetConfig+0x2bc>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d125      	bne.n	80046ea <UART_SetConfig+0x1aa>
 800469e:	4b55      	ldr	r3, [pc, #340]	; (80047f4 <UART_SetConfig+0x2b4>)
 80046a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046a4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80046a8:	2b30      	cmp	r3, #48	; 0x30
 80046aa:	d016      	beq.n	80046da <UART_SetConfig+0x19a>
 80046ac:	2b30      	cmp	r3, #48	; 0x30
 80046ae:	d818      	bhi.n	80046e2 <UART_SetConfig+0x1a2>
 80046b0:	2b20      	cmp	r3, #32
 80046b2:	d00a      	beq.n	80046ca <UART_SetConfig+0x18a>
 80046b4:	2b20      	cmp	r3, #32
 80046b6:	d814      	bhi.n	80046e2 <UART_SetConfig+0x1a2>
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d002      	beq.n	80046c2 <UART_SetConfig+0x182>
 80046bc:	2b10      	cmp	r3, #16
 80046be:	d008      	beq.n	80046d2 <UART_SetConfig+0x192>
 80046c0:	e00f      	b.n	80046e2 <UART_SetConfig+0x1a2>
 80046c2:	2300      	movs	r3, #0
 80046c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046c8:	e042      	b.n	8004750 <UART_SetConfig+0x210>
 80046ca:	2302      	movs	r3, #2
 80046cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046d0:	e03e      	b.n	8004750 <UART_SetConfig+0x210>
 80046d2:	2304      	movs	r3, #4
 80046d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046d8:	e03a      	b.n	8004750 <UART_SetConfig+0x210>
 80046da:	2308      	movs	r3, #8
 80046dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046e0:	e036      	b.n	8004750 <UART_SetConfig+0x210>
 80046e2:	2310      	movs	r3, #16
 80046e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046e8:	e032      	b.n	8004750 <UART_SetConfig+0x210>
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a3f      	ldr	r2, [pc, #252]	; (80047ec <UART_SetConfig+0x2ac>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d12a      	bne.n	800474a <UART_SetConfig+0x20a>
 80046f4:	4b3f      	ldr	r3, [pc, #252]	; (80047f4 <UART_SetConfig+0x2b4>)
 80046f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046fa:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80046fe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004702:	d01a      	beq.n	800473a <UART_SetConfig+0x1fa>
 8004704:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004708:	d81b      	bhi.n	8004742 <UART_SetConfig+0x202>
 800470a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800470e:	d00c      	beq.n	800472a <UART_SetConfig+0x1ea>
 8004710:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004714:	d815      	bhi.n	8004742 <UART_SetConfig+0x202>
 8004716:	2b00      	cmp	r3, #0
 8004718:	d003      	beq.n	8004722 <UART_SetConfig+0x1e2>
 800471a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800471e:	d008      	beq.n	8004732 <UART_SetConfig+0x1f2>
 8004720:	e00f      	b.n	8004742 <UART_SetConfig+0x202>
 8004722:	2300      	movs	r3, #0
 8004724:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004728:	e012      	b.n	8004750 <UART_SetConfig+0x210>
 800472a:	2302      	movs	r3, #2
 800472c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004730:	e00e      	b.n	8004750 <UART_SetConfig+0x210>
 8004732:	2304      	movs	r3, #4
 8004734:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004738:	e00a      	b.n	8004750 <UART_SetConfig+0x210>
 800473a:	2308      	movs	r3, #8
 800473c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004740:	e006      	b.n	8004750 <UART_SetConfig+0x210>
 8004742:	2310      	movs	r3, #16
 8004744:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004748:	e002      	b.n	8004750 <UART_SetConfig+0x210>
 800474a:	2310      	movs	r3, #16
 800474c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a25      	ldr	r2, [pc, #148]	; (80047ec <UART_SetConfig+0x2ac>)
 8004756:	4293      	cmp	r3, r2
 8004758:	f040 808a 	bne.w	8004870 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800475c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004760:	2b08      	cmp	r3, #8
 8004762:	d824      	bhi.n	80047ae <UART_SetConfig+0x26e>
 8004764:	a201      	add	r2, pc, #4	; (adr r2, 800476c <UART_SetConfig+0x22c>)
 8004766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476a:	bf00      	nop
 800476c:	08004791 	.word	0x08004791
 8004770:	080047af 	.word	0x080047af
 8004774:	08004799 	.word	0x08004799
 8004778:	080047af 	.word	0x080047af
 800477c:	0800479f 	.word	0x0800479f
 8004780:	080047af 	.word	0x080047af
 8004784:	080047af 	.word	0x080047af
 8004788:	080047af 	.word	0x080047af
 800478c:	080047a7 	.word	0x080047a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004790:	f7fd ffd6 	bl	8002740 <HAL_RCC_GetPCLK1Freq>
 8004794:	61f8      	str	r0, [r7, #28]
        break;
 8004796:	e010      	b.n	80047ba <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004798:	4b19      	ldr	r3, [pc, #100]	; (8004800 <UART_SetConfig+0x2c0>)
 800479a:	61fb      	str	r3, [r7, #28]
        break;
 800479c:	e00d      	b.n	80047ba <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800479e:	f7fd ff37 	bl	8002610 <HAL_RCC_GetSysClockFreq>
 80047a2:	61f8      	str	r0, [r7, #28]
        break;
 80047a4:	e009      	b.n	80047ba <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047aa:	61fb      	str	r3, [r7, #28]
        break;
 80047ac:	e005      	b.n	80047ba <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 80047ae:	2300      	movs	r3, #0
 80047b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80047b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f000 8109 	beq.w	80049d4 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	685a      	ldr	r2, [r3, #4]
 80047c6:	4613      	mov	r3, r2
 80047c8:	005b      	lsls	r3, r3, #1
 80047ca:	4413      	add	r3, r2
 80047cc:	69fa      	ldr	r2, [r7, #28]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d305      	bcc.n	80047de <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80047d8:	69fa      	ldr	r2, [r7, #28]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d912      	bls.n	8004804 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80047e4:	e0f6      	b.n	80049d4 <UART_SetConfig+0x494>
 80047e6:	bf00      	nop
 80047e8:	efff69f3 	.word	0xefff69f3
 80047ec:	40008000 	.word	0x40008000
 80047f0:	40013800 	.word	0x40013800
 80047f4:	40021000 	.word	0x40021000
 80047f8:	40004400 	.word	0x40004400
 80047fc:	40004800 	.word	0x40004800
 8004800:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	2200      	movs	r2, #0
 8004808:	461c      	mov	r4, r3
 800480a:	4615      	mov	r5, r2
 800480c:	f04f 0200 	mov.w	r2, #0
 8004810:	f04f 0300 	mov.w	r3, #0
 8004814:	022b      	lsls	r3, r5, #8
 8004816:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800481a:	0222      	lsls	r2, r4, #8
 800481c:	68f9      	ldr	r1, [r7, #12]
 800481e:	6849      	ldr	r1, [r1, #4]
 8004820:	0849      	lsrs	r1, r1, #1
 8004822:	2000      	movs	r0, #0
 8004824:	4688      	mov	r8, r1
 8004826:	4681      	mov	r9, r0
 8004828:	eb12 0a08 	adds.w	sl, r2, r8
 800482c:	eb43 0b09 	adc.w	fp, r3, r9
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	603b      	str	r3, [r7, #0]
 8004838:	607a      	str	r2, [r7, #4]
 800483a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800483e:	4650      	mov	r0, sl
 8004840:	4659      	mov	r1, fp
 8004842:	f7fb fd25 	bl	8000290 <__aeabi_uldivmod>
 8004846:	4602      	mov	r2, r0
 8004848:	460b      	mov	r3, r1
 800484a:	4613      	mov	r3, r2
 800484c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800484e:	69bb      	ldr	r3, [r7, #24]
 8004850:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004854:	d308      	bcc.n	8004868 <UART_SetConfig+0x328>
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800485c:	d204      	bcs.n	8004868 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	69ba      	ldr	r2, [r7, #24]
 8004864:	60da      	str	r2, [r3, #12]
 8004866:	e0b5      	b.n	80049d4 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800486e:	e0b1      	b.n	80049d4 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	69db      	ldr	r3, [r3, #28]
 8004874:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004878:	d15d      	bne.n	8004936 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800487a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800487e:	2b08      	cmp	r3, #8
 8004880:	d827      	bhi.n	80048d2 <UART_SetConfig+0x392>
 8004882:	a201      	add	r2, pc, #4	; (adr r2, 8004888 <UART_SetConfig+0x348>)
 8004884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004888:	080048ad 	.word	0x080048ad
 800488c:	080048b5 	.word	0x080048b5
 8004890:	080048bd 	.word	0x080048bd
 8004894:	080048d3 	.word	0x080048d3
 8004898:	080048c3 	.word	0x080048c3
 800489c:	080048d3 	.word	0x080048d3
 80048a0:	080048d3 	.word	0x080048d3
 80048a4:	080048d3 	.word	0x080048d3
 80048a8:	080048cb 	.word	0x080048cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048ac:	f7fd ff48 	bl	8002740 <HAL_RCC_GetPCLK1Freq>
 80048b0:	61f8      	str	r0, [r7, #28]
        break;
 80048b2:	e014      	b.n	80048de <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048b4:	f7fd ff5a 	bl	800276c <HAL_RCC_GetPCLK2Freq>
 80048b8:	61f8      	str	r0, [r7, #28]
        break;
 80048ba:	e010      	b.n	80048de <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048bc:	4b4c      	ldr	r3, [pc, #304]	; (80049f0 <UART_SetConfig+0x4b0>)
 80048be:	61fb      	str	r3, [r7, #28]
        break;
 80048c0:	e00d      	b.n	80048de <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048c2:	f7fd fea5 	bl	8002610 <HAL_RCC_GetSysClockFreq>
 80048c6:	61f8      	str	r0, [r7, #28]
        break;
 80048c8:	e009      	b.n	80048de <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048ce:	61fb      	str	r3, [r7, #28]
        break;
 80048d0:	e005      	b.n	80048de <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80048dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d077      	beq.n	80049d4 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	005a      	lsls	r2, r3, #1
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	085b      	lsrs	r3, r3, #1
 80048ee:	441a      	add	r2, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	2b0f      	cmp	r3, #15
 80048fe:	d916      	bls.n	800492e <UART_SetConfig+0x3ee>
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004906:	d212      	bcs.n	800492e <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	b29b      	uxth	r3, r3
 800490c:	f023 030f 	bic.w	r3, r3, #15
 8004910:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	085b      	lsrs	r3, r3, #1
 8004916:	b29b      	uxth	r3, r3
 8004918:	f003 0307 	and.w	r3, r3, #7
 800491c:	b29a      	uxth	r2, r3
 800491e:	8afb      	ldrh	r3, [r7, #22]
 8004920:	4313      	orrs	r3, r2
 8004922:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	8afa      	ldrh	r2, [r7, #22]
 800492a:	60da      	str	r2, [r3, #12]
 800492c:	e052      	b.n	80049d4 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004934:	e04e      	b.n	80049d4 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004936:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800493a:	2b08      	cmp	r3, #8
 800493c:	d827      	bhi.n	800498e <UART_SetConfig+0x44e>
 800493e:	a201      	add	r2, pc, #4	; (adr r2, 8004944 <UART_SetConfig+0x404>)
 8004940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004944:	08004969 	.word	0x08004969
 8004948:	08004971 	.word	0x08004971
 800494c:	08004979 	.word	0x08004979
 8004950:	0800498f 	.word	0x0800498f
 8004954:	0800497f 	.word	0x0800497f
 8004958:	0800498f 	.word	0x0800498f
 800495c:	0800498f 	.word	0x0800498f
 8004960:	0800498f 	.word	0x0800498f
 8004964:	08004987 	.word	0x08004987
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004968:	f7fd feea 	bl	8002740 <HAL_RCC_GetPCLK1Freq>
 800496c:	61f8      	str	r0, [r7, #28]
        break;
 800496e:	e014      	b.n	800499a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004970:	f7fd fefc 	bl	800276c <HAL_RCC_GetPCLK2Freq>
 8004974:	61f8      	str	r0, [r7, #28]
        break;
 8004976:	e010      	b.n	800499a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004978:	4b1d      	ldr	r3, [pc, #116]	; (80049f0 <UART_SetConfig+0x4b0>)
 800497a:	61fb      	str	r3, [r7, #28]
        break;
 800497c:	e00d      	b.n	800499a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800497e:	f7fd fe47 	bl	8002610 <HAL_RCC_GetSysClockFreq>
 8004982:	61f8      	str	r0, [r7, #28]
        break;
 8004984:	e009      	b.n	800499a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004986:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800498a:	61fb      	str	r3, [r7, #28]
        break;
 800498c:	e005      	b.n	800499a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800498e:	2300      	movs	r3, #0
 8004990:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004998:	bf00      	nop
    }

    if (pclk != 0U)
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d019      	beq.n	80049d4 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	085a      	lsrs	r2, r3, #1
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	441a      	add	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80049b2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	2b0f      	cmp	r3, #15
 80049b8:	d909      	bls.n	80049ce <UART_SetConfig+0x48e>
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049c0:	d205      	bcs.n	80049ce <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	b29a      	uxth	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	60da      	str	r2, [r3, #12]
 80049cc:	e002      	b.n	80049d4 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80049e0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3728      	adds	r7, #40	; 0x28
 80049e8:	46bd      	mov	sp, r7
 80049ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049ee:	bf00      	nop
 80049f0:	00f42400 	.word	0x00f42400

080049f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	f003 0301 	and.w	r3, r3, #1
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d00a      	beq.n	8004a1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00a      	beq.n	8004a40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	430a      	orrs	r2, r1
 8004a3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a44:	f003 0304 	and.w	r3, r3, #4
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00a      	beq.n	8004a62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a66:	f003 0308 	and.w	r3, r3, #8
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00a      	beq.n	8004a84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	430a      	orrs	r2, r1
 8004a82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a88:	f003 0310 	and.w	r3, r3, #16
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d00a      	beq.n	8004aa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aaa:	f003 0320 	and.w	r3, r3, #32
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00a      	beq.n	8004ac8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d01a      	beq.n	8004b0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004af2:	d10a      	bne.n	8004b0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	430a      	orrs	r2, r1
 8004b08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00a      	beq.n	8004b2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	605a      	str	r2, [r3, #4]
  }
}
 8004b2c:	bf00      	nop
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b086      	sub	sp, #24
 8004b3c:	af02      	add	r7, sp, #8
 8004b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004b48:	f7fc fcba 	bl	80014c0 <HAL_GetTick>
 8004b4c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0308 	and.w	r3, r3, #8
 8004b58:	2b08      	cmp	r3, #8
 8004b5a:	d10e      	bne.n	8004b7a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b5c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b60:	9300      	str	r3, [sp, #0]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f82d 	bl	8004bca <UART_WaitOnFlagUntilTimeout>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d001      	beq.n	8004b7a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e023      	b.n	8004bc2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0304 	and.w	r3, r3, #4
 8004b84:	2b04      	cmp	r3, #4
 8004b86:	d10e      	bne.n	8004ba6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b88:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b8c:	9300      	str	r3, [sp, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 f817 	bl	8004bca <UART_WaitOnFlagUntilTimeout>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d001      	beq.n	8004ba6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e00d      	b.n	8004bc2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2220      	movs	r2, #32
 8004baa:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004bc0:	2300      	movs	r3, #0
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3710      	adds	r7, #16
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}

08004bca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004bca:	b580      	push	{r7, lr}
 8004bcc:	b09c      	sub	sp, #112	; 0x70
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	60f8      	str	r0, [r7, #12]
 8004bd2:	60b9      	str	r1, [r7, #8]
 8004bd4:	603b      	str	r3, [r7, #0]
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bda:	e0a5      	b.n	8004d28 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be2:	f000 80a1 	beq.w	8004d28 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004be6:	f7fc fc6b 	bl	80014c0 <HAL_GetTick>
 8004bea:	4602      	mov	r2, r0
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d302      	bcc.n	8004bfc <UART_WaitOnFlagUntilTimeout+0x32>
 8004bf6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d13e      	bne.n	8004c7a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c04:	e853 3f00 	ldrex	r3, [r3]
 8004c08:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004c0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c0c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004c10:	667b      	str	r3, [r7, #100]	; 0x64
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	461a      	mov	r2, r3
 8004c18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c1c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004c20:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004c22:	e841 2300 	strex	r3, r2, [r1]
 8004c26:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004c28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d1e6      	bne.n	8004bfc <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	3308      	adds	r3, #8
 8004c34:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c38:	e853 3f00 	ldrex	r3, [r3]
 8004c3c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c40:	f023 0301 	bic.w	r3, r3, #1
 8004c44:	663b      	str	r3, [r7, #96]	; 0x60
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	3308      	adds	r3, #8
 8004c4c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004c4e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004c50:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c52:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004c54:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c56:	e841 2300 	strex	r3, r2, [r1]
 8004c5a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004c5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1e5      	bne.n	8004c2e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2220      	movs	r2, #32
 8004c66:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2220      	movs	r2, #32
 8004c6c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e067      	b.n	8004d4a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0304 	and.w	r3, r3, #4
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d04f      	beq.n	8004d28 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	69db      	ldr	r3, [r3, #28]
 8004c8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c96:	d147      	bne.n	8004d28 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ca0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004caa:	e853 3f00 	ldrex	r3, [r3]
 8004cae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004cb6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cc0:	637b      	str	r3, [r7, #52]	; 0x34
 8004cc2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004cc6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004cc8:	e841 2300 	strex	r3, r2, [r1]
 8004ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1e6      	bne.n	8004ca2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	3308      	adds	r3, #8
 8004cda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	e853 3f00 	ldrex	r3, [r3]
 8004ce2:	613b      	str	r3, [r7, #16]
   return(result);
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	f023 0301 	bic.w	r3, r3, #1
 8004cea:	66bb      	str	r3, [r7, #104]	; 0x68
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	3308      	adds	r3, #8
 8004cf2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004cf4:	623a      	str	r2, [r7, #32]
 8004cf6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf8:	69f9      	ldr	r1, [r7, #28]
 8004cfa:	6a3a      	ldr	r2, [r7, #32]
 8004cfc:	e841 2300 	strex	r3, r2, [r1]
 8004d00:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d02:	69bb      	ldr	r3, [r7, #24]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d1e5      	bne.n	8004cd4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2220      	movs	r2, #32
 8004d0c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2220      	movs	r2, #32
 8004d12:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2220      	movs	r2, #32
 8004d18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004d24:	2303      	movs	r3, #3
 8004d26:	e010      	b.n	8004d4a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	69da      	ldr	r2, [r3, #28]
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	4013      	ands	r3, r2
 8004d32:	68ba      	ldr	r2, [r7, #8]
 8004d34:	429a      	cmp	r2, r3
 8004d36:	bf0c      	ite	eq
 8004d38:	2301      	moveq	r3, #1
 8004d3a:	2300      	movne	r3, #0
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	461a      	mov	r2, r3
 8004d40:	79fb      	ldrb	r3, [r7, #7]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	f43f af4a 	beq.w	8004bdc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3770      	adds	r7, #112	; 0x70
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}

08004d52 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004d52:	b480      	push	{r7}
 8004d54:	b085      	sub	sp, #20
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	4603      	mov	r3, r0
 8004d5a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004d60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d64:	2b84      	cmp	r3, #132	; 0x84
 8004d66:	d005      	beq.n	8004d74 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004d68:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	4413      	add	r3, r2
 8004d70:	3303      	adds	r3, #3
 8004d72:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004d74:	68fb      	ldr	r3, [r7, #12]
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3714      	adds	r7, #20
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr

08004d82 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004d86:	f001 fa0b 	bl	80061a0 <vTaskStartScheduler>
  
  return osOK;
 8004d8a:	2300      	movs	r3, #0
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004d90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d92:	b089      	sub	sp, #36	; 0x24
 8004d94:	af04      	add	r7, sp, #16
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d020      	beq.n	8004de4 <osThreadCreate+0x54>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d01c      	beq.n	8004de4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685c      	ldr	r4, [r3, #4]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681d      	ldr	r5, [r3, #0]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	691e      	ldr	r6, [r3, #16]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7ff ffc8 	bl	8004d52 <makeFreeRtosPriority>
 8004dc2:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004dcc:	9202      	str	r2, [sp, #8]
 8004dce:	9301      	str	r3, [sp, #4]
 8004dd0:	9100      	str	r1, [sp, #0]
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	4632      	mov	r2, r6
 8004dd6:	4629      	mov	r1, r5
 8004dd8:	4620      	mov	r0, r4
 8004dda:	f001 f803 	bl	8005de4 <xTaskCreateStatic>
 8004dde:	4603      	mov	r3, r0
 8004de0:	60fb      	str	r3, [r7, #12]
 8004de2:	e01c      	b.n	8004e1e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685c      	ldr	r4, [r3, #4]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004df0:	b29e      	uxth	r6, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f7ff ffaa 	bl	8004d52 <makeFreeRtosPriority>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	f107 030c 	add.w	r3, r7, #12
 8004e04:	9301      	str	r3, [sp, #4]
 8004e06:	9200      	str	r2, [sp, #0]
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	4632      	mov	r2, r6
 8004e0c:	4629      	mov	r1, r5
 8004e0e:	4620      	mov	r0, r4
 8004e10:	f001 f845 	bl	8005e9e <xTaskCreate>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d001      	beq.n	8004e1e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	e000      	b.n	8004e20 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3714      	adds	r7, #20
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e28 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d007      	beq.n	8004e48 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	2001      	movs	r0, #1
 8004e40:	f000 fa29 	bl	8005296 <xQueueCreateMutexStatic>
 8004e44:	4603      	mov	r3, r0
 8004e46:	e003      	b.n	8004e50 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8004e48:	2001      	movs	r0, #1
 8004e4a:	f000 fa0c 	bl	8005266 <xQueueCreateMutex>
 8004e4e:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3708      	adds	r7, #8
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f103 0208 	add.w	r2, r3, #8
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e70:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f103 0208 	add.w	r2, r3, #8
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f103 0208 	add.w	r2, r3, #8
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e8c:	bf00      	nop
 8004e8e:	370c      	adds	r7, #12
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004ea6:	bf00      	nop
 8004ea8:	370c      	adds	r7, #12
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr

08004eb2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b085      	sub	sp, #20
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
 8004eba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	689a      	ldr	r2, [r3, #8]
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	683a      	ldr	r2, [r7, #0]
 8004ed6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	683a      	ldr	r2, [r7, #0]
 8004edc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	1c5a      	adds	r2, r3, #1
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	601a      	str	r2, [r3, #0]
}
 8004eee:	bf00      	nop
 8004ef0:	3714      	adds	r7, #20
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr

08004efa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004efa:	b480      	push	{r7}
 8004efc:	b085      	sub	sp, #20
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
 8004f02:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f10:	d103      	bne.n	8004f1a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	60fb      	str	r3, [r7, #12]
 8004f18:	e00c      	b.n	8004f34 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	3308      	adds	r3, #8
 8004f1e:	60fb      	str	r3, [r7, #12]
 8004f20:	e002      	b.n	8004f28 <vListInsert+0x2e>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	60fb      	str	r3, [r7, #12]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68ba      	ldr	r2, [r7, #8]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d2f6      	bcs.n	8004f22 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	685a      	ldr	r2, [r3, #4]
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	683a      	ldr	r2, [r7, #0]
 8004f42:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	68fa      	ldr	r2, [r7, #12]
 8004f48:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	683a      	ldr	r2, [r7, #0]
 8004f4e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	1c5a      	adds	r2, r3, #1
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	601a      	str	r2, [r3, #0]
}
 8004f60:	bf00      	nop
 8004f62:	3714      	adds	r7, #20
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	6892      	ldr	r2, [r2, #8]
 8004f82:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	6852      	ldr	r2, [r2, #4]
 8004f8c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d103      	bne.n	8004fa0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689a      	ldr	r2, [r3, #8]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	1e5a      	subs	r2, r3, #1
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3714      	adds	r7, #20
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10a      	bne.n	8004fea <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd8:	f383 8811 	msr	BASEPRI, r3
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f3bf 8f4f 	dsb	sy
 8004fe4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004fe6:	bf00      	nop
 8004fe8:	e7fe      	b.n	8004fe8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004fea:	f002 f83b 	bl	8007064 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff6:	68f9      	ldr	r1, [r7, #12]
 8004ff8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004ffa:	fb01 f303 	mul.w	r3, r1, r3
 8004ffe:	441a      	add	r2, r3
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800501a:	3b01      	subs	r3, #1
 800501c:	68f9      	ldr	r1, [r7, #12]
 800501e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005020:	fb01 f303 	mul.w	r3, r1, r3
 8005024:	441a      	add	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	22ff      	movs	r2, #255	; 0xff
 800502e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	22ff      	movs	r2, #255	; 0xff
 8005036:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d114      	bne.n	800506a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d01a      	beq.n	800507e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	3310      	adds	r3, #16
 800504c:	4618      	mov	r0, r3
 800504e:	f001 faf9 	bl	8006644 <xTaskRemoveFromEventList>
 8005052:	4603      	mov	r3, r0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d012      	beq.n	800507e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005058:	4b0c      	ldr	r3, [pc, #48]	; (800508c <xQueueGenericReset+0xcc>)
 800505a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800505e:	601a      	str	r2, [r3, #0]
 8005060:	f3bf 8f4f 	dsb	sy
 8005064:	f3bf 8f6f 	isb	sy
 8005068:	e009      	b.n	800507e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	3310      	adds	r3, #16
 800506e:	4618      	mov	r0, r3
 8005070:	f7ff fef2 	bl	8004e58 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	3324      	adds	r3, #36	; 0x24
 8005078:	4618      	mov	r0, r3
 800507a:	f7ff feed 	bl	8004e58 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800507e:	f002 f821 	bl	80070c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005082:	2301      	movs	r3, #1
}
 8005084:	4618      	mov	r0, r3
 8005086:	3710      	adds	r7, #16
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}
 800508c:	e000ed04 	.word	0xe000ed04

08005090 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005090:	b580      	push	{r7, lr}
 8005092:	b08e      	sub	sp, #56	; 0x38
 8005094:	af02      	add	r7, sp, #8
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	607a      	str	r2, [r7, #4]
 800509c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d10a      	bne.n	80050ba <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80050a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a8:	f383 8811 	msr	BASEPRI, r3
 80050ac:	f3bf 8f6f 	isb	sy
 80050b0:	f3bf 8f4f 	dsb	sy
 80050b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80050b6:	bf00      	nop
 80050b8:	e7fe      	b.n	80050b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d10a      	bne.n	80050d6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80050c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c4:	f383 8811 	msr	BASEPRI, r3
 80050c8:	f3bf 8f6f 	isb	sy
 80050cc:	f3bf 8f4f 	dsb	sy
 80050d0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80050d2:	bf00      	nop
 80050d4:	e7fe      	b.n	80050d4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d002      	beq.n	80050e2 <xQueueGenericCreateStatic+0x52>
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d001      	beq.n	80050e6 <xQueueGenericCreateStatic+0x56>
 80050e2:	2301      	movs	r3, #1
 80050e4:	e000      	b.n	80050e8 <xQueueGenericCreateStatic+0x58>
 80050e6:	2300      	movs	r3, #0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d10a      	bne.n	8005102 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80050ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050f0:	f383 8811 	msr	BASEPRI, r3
 80050f4:	f3bf 8f6f 	isb	sy
 80050f8:	f3bf 8f4f 	dsb	sy
 80050fc:	623b      	str	r3, [r7, #32]
}
 80050fe:	bf00      	nop
 8005100:	e7fe      	b.n	8005100 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d102      	bne.n	800510e <xQueueGenericCreateStatic+0x7e>
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d101      	bne.n	8005112 <xQueueGenericCreateStatic+0x82>
 800510e:	2301      	movs	r3, #1
 8005110:	e000      	b.n	8005114 <xQueueGenericCreateStatic+0x84>
 8005112:	2300      	movs	r3, #0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d10a      	bne.n	800512e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511c:	f383 8811 	msr	BASEPRI, r3
 8005120:	f3bf 8f6f 	isb	sy
 8005124:	f3bf 8f4f 	dsb	sy
 8005128:	61fb      	str	r3, [r7, #28]
}
 800512a:	bf00      	nop
 800512c:	e7fe      	b.n	800512c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800512e:	2348      	movs	r3, #72	; 0x48
 8005130:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	2b48      	cmp	r3, #72	; 0x48
 8005136:	d00a      	beq.n	800514e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800513c:	f383 8811 	msr	BASEPRI, r3
 8005140:	f3bf 8f6f 	isb	sy
 8005144:	f3bf 8f4f 	dsb	sy
 8005148:	61bb      	str	r3, [r7, #24]
}
 800514a:	bf00      	nop
 800514c:	e7fe      	b.n	800514c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800514e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00d      	beq.n	8005176 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800515a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800515c:	2201      	movs	r2, #1
 800515e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005162:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	4613      	mov	r3, r2
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	68b9      	ldr	r1, [r7, #8]
 8005170:	68f8      	ldr	r0, [r7, #12]
 8005172:	f000 f83f 	bl	80051f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005178:	4618      	mov	r0, r3
 800517a:	3730      	adds	r7, #48	; 0x30
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005180:	b580      	push	{r7, lr}
 8005182:	b08a      	sub	sp, #40	; 0x28
 8005184:	af02      	add	r7, sp, #8
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	4613      	mov	r3, r2
 800518c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d10a      	bne.n	80051aa <xQueueGenericCreate+0x2a>
	__asm volatile
 8005194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005198:	f383 8811 	msr	BASEPRI, r3
 800519c:	f3bf 8f6f 	isb	sy
 80051a0:	f3bf 8f4f 	dsb	sy
 80051a4:	613b      	str	r3, [r7, #16]
}
 80051a6:	bf00      	nop
 80051a8:	e7fe      	b.n	80051a8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	68ba      	ldr	r2, [r7, #8]
 80051ae:	fb02 f303 	mul.w	r3, r2, r3
 80051b2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	3348      	adds	r3, #72	; 0x48
 80051b8:	4618      	mov	r0, r3
 80051ba:	f002 f875 	bl	80072a8 <pvPortMalloc>
 80051be:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d011      	beq.n	80051ea <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	3348      	adds	r3, #72	; 0x48
 80051ce:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80051d8:	79fa      	ldrb	r2, [r7, #7]
 80051da:	69bb      	ldr	r3, [r7, #24]
 80051dc:	9300      	str	r3, [sp, #0]
 80051de:	4613      	mov	r3, r2
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	68b9      	ldr	r1, [r7, #8]
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f000 f805 	bl	80051f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80051ea:	69bb      	ldr	r3, [r7, #24]
	}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3720      	adds	r7, #32
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}

080051f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b084      	sub	sp, #16
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]
 8005200:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d103      	bne.n	8005210 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005208:	69bb      	ldr	r3, [r7, #24]
 800520a:	69ba      	ldr	r2, [r7, #24]
 800520c:	601a      	str	r2, [r3, #0]
 800520e:	e002      	b.n	8005216 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005210:	69bb      	ldr	r3, [r7, #24]
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	68fa      	ldr	r2, [r7, #12]
 800521a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800521c:	69bb      	ldr	r3, [r7, #24]
 800521e:	68ba      	ldr	r2, [r7, #8]
 8005220:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005222:	2101      	movs	r1, #1
 8005224:	69b8      	ldr	r0, [r7, #24]
 8005226:	f7ff fecb 	bl	8004fc0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800522a:	bf00      	nop
 800522c:	3710      	adds	r7, #16
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}

08005232 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005232:	b580      	push	{r7, lr}
 8005234:	b082      	sub	sp, #8
 8005236:	af00      	add	r7, sp, #0
 8005238:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00e      	beq.n	800525e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005252:	2300      	movs	r3, #0
 8005254:	2200      	movs	r2, #0
 8005256:	2100      	movs	r1, #0
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 f86b 	bl	8005334 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800525e:	bf00      	nop
 8005260:	3708      	adds	r7, #8
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}

08005266 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005266:	b580      	push	{r7, lr}
 8005268:	b086      	sub	sp, #24
 800526a:	af00      	add	r7, sp, #0
 800526c:	4603      	mov	r3, r0
 800526e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005270:	2301      	movs	r3, #1
 8005272:	617b      	str	r3, [r7, #20]
 8005274:	2300      	movs	r3, #0
 8005276:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005278:	79fb      	ldrb	r3, [r7, #7]
 800527a:	461a      	mov	r2, r3
 800527c:	6939      	ldr	r1, [r7, #16]
 800527e:	6978      	ldr	r0, [r7, #20]
 8005280:	f7ff ff7e 	bl	8005180 <xQueueGenericCreate>
 8005284:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	f7ff ffd3 	bl	8005232 <prvInitialiseMutex>

		return xNewQueue;
 800528c:	68fb      	ldr	r3, [r7, #12]
	}
 800528e:	4618      	mov	r0, r3
 8005290:	3718      	adds	r7, #24
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}

08005296 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005296:	b580      	push	{r7, lr}
 8005298:	b088      	sub	sp, #32
 800529a:	af02      	add	r7, sp, #8
 800529c:	4603      	mov	r3, r0
 800529e:	6039      	str	r1, [r7, #0]
 80052a0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80052a2:	2301      	movs	r3, #1
 80052a4:	617b      	str	r3, [r7, #20]
 80052a6:	2300      	movs	r3, #0
 80052a8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80052aa:	79fb      	ldrb	r3, [r7, #7]
 80052ac:	9300      	str	r3, [sp, #0]
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	2200      	movs	r2, #0
 80052b2:	6939      	ldr	r1, [r7, #16]
 80052b4:	6978      	ldr	r0, [r7, #20]
 80052b6:	f7ff feeb 	bl	8005090 <xQueueGenericCreateStatic>
 80052ba:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80052bc:	68f8      	ldr	r0, [r7, #12]
 80052be:	f7ff ffb8 	bl	8005232 <prvInitialiseMutex>

		return xNewQueue;
 80052c2:	68fb      	ldr	r3, [r7, #12]
	}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3718      	adds	r7, #24
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}

080052cc <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b086      	sub	sp, #24
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d10a      	bne.n	80052f2 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80052dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052e0:	f383 8811 	msr	BASEPRI, r3
 80052e4:	f3bf 8f6f 	isb	sy
 80052e8:	f3bf 8f4f 	dsb	sy
 80052ec:	613b      	str	r3, [r7, #16]
}
 80052ee:	bf00      	nop
 80052f0:	e7fe      	b.n	80052f0 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80052f2:	683a      	ldr	r2, [r7, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d90a      	bls.n	8005310 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80052fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052fe:	f383 8811 	msr	BASEPRI, r3
 8005302:	f3bf 8f6f 	isb	sy
 8005306:	f3bf 8f4f 	dsb	sy
 800530a:	60fb      	str	r3, [r7, #12]
}
 800530c:	bf00      	nop
 800530e:	e7fe      	b.n	800530e <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005310:	2202      	movs	r2, #2
 8005312:	2100      	movs	r1, #0
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f7ff ff33 	bl	8005180 <xQueueGenericCreate>
 800531a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d002      	beq.n	8005328 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	683a      	ldr	r2, [r7, #0]
 8005326:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005328:	697b      	ldr	r3, [r7, #20]
	}
 800532a:	4618      	mov	r0, r3
 800532c:	3718      	adds	r7, #24
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
	...

08005334 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b08e      	sub	sp, #56	; 0x38
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
 8005340:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005342:	2300      	movs	r3, #0
 8005344:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800534a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800534c:	2b00      	cmp	r3, #0
 800534e:	d10a      	bne.n	8005366 <xQueueGenericSend+0x32>
	__asm volatile
 8005350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005354:	f383 8811 	msr	BASEPRI, r3
 8005358:	f3bf 8f6f 	isb	sy
 800535c:	f3bf 8f4f 	dsb	sy
 8005360:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005362:	bf00      	nop
 8005364:	e7fe      	b.n	8005364 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d103      	bne.n	8005374 <xQueueGenericSend+0x40>
 800536c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800536e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005370:	2b00      	cmp	r3, #0
 8005372:	d101      	bne.n	8005378 <xQueueGenericSend+0x44>
 8005374:	2301      	movs	r3, #1
 8005376:	e000      	b.n	800537a <xQueueGenericSend+0x46>
 8005378:	2300      	movs	r3, #0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d10a      	bne.n	8005394 <xQueueGenericSend+0x60>
	__asm volatile
 800537e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005382:	f383 8811 	msr	BASEPRI, r3
 8005386:	f3bf 8f6f 	isb	sy
 800538a:	f3bf 8f4f 	dsb	sy
 800538e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005390:	bf00      	nop
 8005392:	e7fe      	b.n	8005392 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	2b02      	cmp	r3, #2
 8005398:	d103      	bne.n	80053a2 <xQueueGenericSend+0x6e>
 800539a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800539c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d101      	bne.n	80053a6 <xQueueGenericSend+0x72>
 80053a2:	2301      	movs	r3, #1
 80053a4:	e000      	b.n	80053a8 <xQueueGenericSend+0x74>
 80053a6:	2300      	movs	r3, #0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d10a      	bne.n	80053c2 <xQueueGenericSend+0x8e>
	__asm volatile
 80053ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b0:	f383 8811 	msr	BASEPRI, r3
 80053b4:	f3bf 8f6f 	isb	sy
 80053b8:	f3bf 8f4f 	dsb	sy
 80053bc:	623b      	str	r3, [r7, #32]
}
 80053be:	bf00      	nop
 80053c0:	e7fe      	b.n	80053c0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053c2:	f001 faff 	bl	80069c4 <xTaskGetSchedulerState>
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d102      	bne.n	80053d2 <xQueueGenericSend+0x9e>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d101      	bne.n	80053d6 <xQueueGenericSend+0xa2>
 80053d2:	2301      	movs	r3, #1
 80053d4:	e000      	b.n	80053d8 <xQueueGenericSend+0xa4>
 80053d6:	2300      	movs	r3, #0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d10a      	bne.n	80053f2 <xQueueGenericSend+0xbe>
	__asm volatile
 80053dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053e0:	f383 8811 	msr	BASEPRI, r3
 80053e4:	f3bf 8f6f 	isb	sy
 80053e8:	f3bf 8f4f 	dsb	sy
 80053ec:	61fb      	str	r3, [r7, #28]
}
 80053ee:	bf00      	nop
 80053f0:	e7fe      	b.n	80053f0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80053f2:	f001 fe37 	bl	8007064 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80053f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053fe:	429a      	cmp	r2, r3
 8005400:	d302      	bcc.n	8005408 <xQueueGenericSend+0xd4>
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	2b02      	cmp	r3, #2
 8005406:	d129      	bne.n	800545c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005408:	683a      	ldr	r2, [r7, #0]
 800540a:	68b9      	ldr	r1, [r7, #8]
 800540c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800540e:	f000 fbd9 	bl	8005bc4 <prvCopyDataToQueue>
 8005412:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005418:	2b00      	cmp	r3, #0
 800541a:	d010      	beq.n	800543e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800541c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800541e:	3324      	adds	r3, #36	; 0x24
 8005420:	4618      	mov	r0, r3
 8005422:	f001 f90f 	bl	8006644 <xTaskRemoveFromEventList>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d013      	beq.n	8005454 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800542c:	4b3f      	ldr	r3, [pc, #252]	; (800552c <xQueueGenericSend+0x1f8>)
 800542e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005432:	601a      	str	r2, [r3, #0]
 8005434:	f3bf 8f4f 	dsb	sy
 8005438:	f3bf 8f6f 	isb	sy
 800543c:	e00a      	b.n	8005454 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800543e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005440:	2b00      	cmp	r3, #0
 8005442:	d007      	beq.n	8005454 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005444:	4b39      	ldr	r3, [pc, #228]	; (800552c <xQueueGenericSend+0x1f8>)
 8005446:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800544a:	601a      	str	r2, [r3, #0]
 800544c:	f3bf 8f4f 	dsb	sy
 8005450:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005454:	f001 fe36 	bl	80070c4 <vPortExitCritical>
				return pdPASS;
 8005458:	2301      	movs	r3, #1
 800545a:	e063      	b.n	8005524 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d103      	bne.n	800546a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005462:	f001 fe2f 	bl	80070c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005466:	2300      	movs	r3, #0
 8005468:	e05c      	b.n	8005524 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800546a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800546c:	2b00      	cmp	r3, #0
 800546e:	d106      	bne.n	800547e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005470:	f107 0314 	add.w	r3, r7, #20
 8005474:	4618      	mov	r0, r3
 8005476:	f001 f947 	bl	8006708 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800547a:	2301      	movs	r3, #1
 800547c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800547e:	f001 fe21 	bl	80070c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005482:	f000 fef7 	bl	8006274 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005486:	f001 fded 	bl	8007064 <vPortEnterCritical>
 800548a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800548c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005490:	b25b      	sxtb	r3, r3
 8005492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005496:	d103      	bne.n	80054a0 <xQueueGenericSend+0x16c>
 8005498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800549a:	2200      	movs	r2, #0
 800549c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80054a6:	b25b      	sxtb	r3, r3
 80054a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ac:	d103      	bne.n	80054b6 <xQueueGenericSend+0x182>
 80054ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054b6:	f001 fe05 	bl	80070c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80054ba:	1d3a      	adds	r2, r7, #4
 80054bc:	f107 0314 	add.w	r3, r7, #20
 80054c0:	4611      	mov	r1, r2
 80054c2:	4618      	mov	r0, r3
 80054c4:	f001 f936 	bl	8006734 <xTaskCheckForTimeOut>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d124      	bne.n	8005518 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80054ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80054d0:	f000 fc70 	bl	8005db4 <prvIsQueueFull>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d018      	beq.n	800550c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80054da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054dc:	3310      	adds	r3, #16
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	4611      	mov	r1, r2
 80054e2:	4618      	mov	r0, r3
 80054e4:	f001 f88a 	bl	80065fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80054e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80054ea:	f000 fbfb 	bl	8005ce4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80054ee:	f000 fecf 	bl	8006290 <xTaskResumeAll>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f47f af7c 	bne.w	80053f2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80054fa:	4b0c      	ldr	r3, [pc, #48]	; (800552c <xQueueGenericSend+0x1f8>)
 80054fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005500:	601a      	str	r2, [r3, #0]
 8005502:	f3bf 8f4f 	dsb	sy
 8005506:	f3bf 8f6f 	isb	sy
 800550a:	e772      	b.n	80053f2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800550c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800550e:	f000 fbe9 	bl	8005ce4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005512:	f000 febd 	bl	8006290 <xTaskResumeAll>
 8005516:	e76c      	b.n	80053f2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005518:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800551a:	f000 fbe3 	bl	8005ce4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800551e:	f000 feb7 	bl	8006290 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005522:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005524:	4618      	mov	r0, r3
 8005526:	3738      	adds	r7, #56	; 0x38
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}
 800552c:	e000ed04 	.word	0xe000ed04

08005530 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b090      	sub	sp, #64	; 0x40
 8005534:	af00      	add	r7, sp, #0
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	60b9      	str	r1, [r7, #8]
 800553a:	607a      	str	r2, [r7, #4]
 800553c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8005542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005544:	2b00      	cmp	r3, #0
 8005546:	d10a      	bne.n	800555e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800554c:	f383 8811 	msr	BASEPRI, r3
 8005550:	f3bf 8f6f 	isb	sy
 8005554:	f3bf 8f4f 	dsb	sy
 8005558:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800555a:	bf00      	nop
 800555c:	e7fe      	b.n	800555c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d103      	bne.n	800556c <xQueueGenericSendFromISR+0x3c>
 8005564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005568:	2b00      	cmp	r3, #0
 800556a:	d101      	bne.n	8005570 <xQueueGenericSendFromISR+0x40>
 800556c:	2301      	movs	r3, #1
 800556e:	e000      	b.n	8005572 <xQueueGenericSendFromISR+0x42>
 8005570:	2300      	movs	r3, #0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10a      	bne.n	800558c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800557a:	f383 8811 	msr	BASEPRI, r3
 800557e:	f3bf 8f6f 	isb	sy
 8005582:	f3bf 8f4f 	dsb	sy
 8005586:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005588:	bf00      	nop
 800558a:	e7fe      	b.n	800558a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	2b02      	cmp	r3, #2
 8005590:	d103      	bne.n	800559a <xQueueGenericSendFromISR+0x6a>
 8005592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005596:	2b01      	cmp	r3, #1
 8005598:	d101      	bne.n	800559e <xQueueGenericSendFromISR+0x6e>
 800559a:	2301      	movs	r3, #1
 800559c:	e000      	b.n	80055a0 <xQueueGenericSendFromISR+0x70>
 800559e:	2300      	movs	r3, #0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d10a      	bne.n	80055ba <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80055a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a8:	f383 8811 	msr	BASEPRI, r3
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	f3bf 8f4f 	dsb	sy
 80055b4:	623b      	str	r3, [r7, #32]
}
 80055b6:	bf00      	nop
 80055b8:	e7fe      	b.n	80055b8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80055ba:	f001 fe35 	bl	8007228 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80055be:	f3ef 8211 	mrs	r2, BASEPRI
 80055c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c6:	f383 8811 	msr	BASEPRI, r3
 80055ca:	f3bf 8f6f 	isb	sy
 80055ce:	f3bf 8f4f 	dsb	sy
 80055d2:	61fa      	str	r2, [r7, #28]
 80055d4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80055d6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80055d8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80055da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d302      	bcc.n	80055ec <xQueueGenericSendFromISR+0xbc>
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	2b02      	cmp	r3, #2
 80055ea:	d12f      	bne.n	800564c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80055ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80055f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055fa:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80055fc:	683a      	ldr	r2, [r7, #0]
 80055fe:	68b9      	ldr	r1, [r7, #8]
 8005600:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005602:	f000 fadf 	bl	8005bc4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005606:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800560a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560e:	d112      	bne.n	8005636 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005610:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005614:	2b00      	cmp	r3, #0
 8005616:	d016      	beq.n	8005646 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800561a:	3324      	adds	r3, #36	; 0x24
 800561c:	4618      	mov	r0, r3
 800561e:	f001 f811 	bl	8006644 <xTaskRemoveFromEventList>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d00e      	beq.n	8005646 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d00b      	beq.n	8005646 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2201      	movs	r2, #1
 8005632:	601a      	str	r2, [r3, #0]
 8005634:	e007      	b.n	8005646 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005636:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800563a:	3301      	adds	r3, #1
 800563c:	b2db      	uxtb	r3, r3
 800563e:	b25a      	sxtb	r2, r3
 8005640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005642:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005646:	2301      	movs	r3, #1
 8005648:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800564a:	e001      	b.n	8005650 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800564c:	2300      	movs	r3, #0
 800564e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005652:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800565a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800565c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800565e:	4618      	mov	r0, r3
 8005660:	3740      	adds	r7, #64	; 0x40
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}

08005666 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005666:	b580      	push	{r7, lr}
 8005668:	b08e      	sub	sp, #56	; 0x38
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
 800566e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005676:	2b00      	cmp	r3, #0
 8005678:	d10a      	bne.n	8005690 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800567a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800567e:	f383 8811 	msr	BASEPRI, r3
 8005682:	f3bf 8f6f 	isb	sy
 8005686:	f3bf 8f4f 	dsb	sy
 800568a:	623b      	str	r3, [r7, #32]
}
 800568c:	bf00      	nop
 800568e:	e7fe      	b.n	800568e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005694:	2b00      	cmp	r3, #0
 8005696:	d00a      	beq.n	80056ae <xQueueGiveFromISR+0x48>
	__asm volatile
 8005698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800569c:	f383 8811 	msr	BASEPRI, r3
 80056a0:	f3bf 8f6f 	isb	sy
 80056a4:	f3bf 8f4f 	dsb	sy
 80056a8:	61fb      	str	r3, [r7, #28]
}
 80056aa:	bf00      	nop
 80056ac:	e7fe      	b.n	80056ac <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80056ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d103      	bne.n	80056be <xQueueGiveFromISR+0x58>
 80056b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d101      	bne.n	80056c2 <xQueueGiveFromISR+0x5c>
 80056be:	2301      	movs	r3, #1
 80056c0:	e000      	b.n	80056c4 <xQueueGiveFromISR+0x5e>
 80056c2:	2300      	movs	r3, #0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d10a      	bne.n	80056de <xQueueGiveFromISR+0x78>
	__asm volatile
 80056c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056cc:	f383 8811 	msr	BASEPRI, r3
 80056d0:	f3bf 8f6f 	isb	sy
 80056d4:	f3bf 8f4f 	dsb	sy
 80056d8:	61bb      	str	r3, [r7, #24]
}
 80056da:	bf00      	nop
 80056dc:	e7fe      	b.n	80056dc <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80056de:	f001 fda3 	bl	8007228 <vPortValidateInterruptPriority>
	__asm volatile
 80056e2:	f3ef 8211 	mrs	r2, BASEPRI
 80056e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ea:	f383 8811 	msr	BASEPRI, r3
 80056ee:	f3bf 8f6f 	isb	sy
 80056f2:	f3bf 8f4f 	dsb	sy
 80056f6:	617a      	str	r2, [r7, #20]
 80056f8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80056fa:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80056fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005702:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005708:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800570a:	429a      	cmp	r2, r3
 800570c:	d22b      	bcs.n	8005766 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800570e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005710:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005714:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800571a:	1c5a      	adds	r2, r3, #1
 800571c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800571e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005720:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005728:	d112      	bne.n	8005750 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800572a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800572c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800572e:	2b00      	cmp	r3, #0
 8005730:	d016      	beq.n	8005760 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005734:	3324      	adds	r3, #36	; 0x24
 8005736:	4618      	mov	r0, r3
 8005738:	f000 ff84 	bl	8006644 <xTaskRemoveFromEventList>
 800573c:	4603      	mov	r3, r0
 800573e:	2b00      	cmp	r3, #0
 8005740:	d00e      	beq.n	8005760 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d00b      	beq.n	8005760 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	2201      	movs	r2, #1
 800574c:	601a      	str	r2, [r3, #0]
 800574e:	e007      	b.n	8005760 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005750:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005754:	3301      	adds	r3, #1
 8005756:	b2db      	uxtb	r3, r3
 8005758:	b25a      	sxtb	r2, r3
 800575a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800575c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005760:	2301      	movs	r3, #1
 8005762:	637b      	str	r3, [r7, #52]	; 0x34
 8005764:	e001      	b.n	800576a <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005766:	2300      	movs	r3, #0
 8005768:	637b      	str	r3, [r7, #52]	; 0x34
 800576a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800576c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f383 8811 	msr	BASEPRI, r3
}
 8005774:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005776:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005778:	4618      	mov	r0, r3
 800577a:	3738      	adds	r7, #56	; 0x38
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}

08005780 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b08c      	sub	sp, #48	; 0x30
 8005784:	af00      	add	r7, sp, #0
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800578c:	2300      	movs	r3, #0
 800578e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10a      	bne.n	80057b0 <xQueueReceive+0x30>
	__asm volatile
 800579a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800579e:	f383 8811 	msr	BASEPRI, r3
 80057a2:	f3bf 8f6f 	isb	sy
 80057a6:	f3bf 8f4f 	dsb	sy
 80057aa:	623b      	str	r3, [r7, #32]
}
 80057ac:	bf00      	nop
 80057ae:	e7fe      	b.n	80057ae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d103      	bne.n	80057be <xQueueReceive+0x3e>
 80057b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d101      	bne.n	80057c2 <xQueueReceive+0x42>
 80057be:	2301      	movs	r3, #1
 80057c0:	e000      	b.n	80057c4 <xQueueReceive+0x44>
 80057c2:	2300      	movs	r3, #0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d10a      	bne.n	80057de <xQueueReceive+0x5e>
	__asm volatile
 80057c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057cc:	f383 8811 	msr	BASEPRI, r3
 80057d0:	f3bf 8f6f 	isb	sy
 80057d4:	f3bf 8f4f 	dsb	sy
 80057d8:	61fb      	str	r3, [r7, #28]
}
 80057da:	bf00      	nop
 80057dc:	e7fe      	b.n	80057dc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80057de:	f001 f8f1 	bl	80069c4 <xTaskGetSchedulerState>
 80057e2:	4603      	mov	r3, r0
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d102      	bne.n	80057ee <xQueueReceive+0x6e>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d101      	bne.n	80057f2 <xQueueReceive+0x72>
 80057ee:	2301      	movs	r3, #1
 80057f0:	e000      	b.n	80057f4 <xQueueReceive+0x74>
 80057f2:	2300      	movs	r3, #0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d10a      	bne.n	800580e <xQueueReceive+0x8e>
	__asm volatile
 80057f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057fc:	f383 8811 	msr	BASEPRI, r3
 8005800:	f3bf 8f6f 	isb	sy
 8005804:	f3bf 8f4f 	dsb	sy
 8005808:	61bb      	str	r3, [r7, #24]
}
 800580a:	bf00      	nop
 800580c:	e7fe      	b.n	800580c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800580e:	f001 fc29 	bl	8007064 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005816:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581a:	2b00      	cmp	r3, #0
 800581c:	d01f      	beq.n	800585e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800581e:	68b9      	ldr	r1, [r7, #8]
 8005820:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005822:	f000 fa39 	bl	8005c98 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005828:	1e5a      	subs	r2, r3, #1
 800582a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800582c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800582e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005830:	691b      	ldr	r3, [r3, #16]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00f      	beq.n	8005856 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005838:	3310      	adds	r3, #16
 800583a:	4618      	mov	r0, r3
 800583c:	f000 ff02 	bl	8006644 <xTaskRemoveFromEventList>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d007      	beq.n	8005856 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005846:	4b3d      	ldr	r3, [pc, #244]	; (800593c <xQueueReceive+0x1bc>)
 8005848:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800584c:	601a      	str	r2, [r3, #0]
 800584e:	f3bf 8f4f 	dsb	sy
 8005852:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005856:	f001 fc35 	bl	80070c4 <vPortExitCritical>
				return pdPASS;
 800585a:	2301      	movs	r3, #1
 800585c:	e069      	b.n	8005932 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d103      	bne.n	800586c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005864:	f001 fc2e 	bl	80070c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005868:	2300      	movs	r3, #0
 800586a:	e062      	b.n	8005932 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800586c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800586e:	2b00      	cmp	r3, #0
 8005870:	d106      	bne.n	8005880 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005872:	f107 0310 	add.w	r3, r7, #16
 8005876:	4618      	mov	r0, r3
 8005878:	f000 ff46 	bl	8006708 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800587c:	2301      	movs	r3, #1
 800587e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005880:	f001 fc20 	bl	80070c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005884:	f000 fcf6 	bl	8006274 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005888:	f001 fbec 	bl	8007064 <vPortEnterCritical>
 800588c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800588e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005892:	b25b      	sxtb	r3, r3
 8005894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005898:	d103      	bne.n	80058a2 <xQueueReceive+0x122>
 800589a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800589c:	2200      	movs	r2, #0
 800589e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058a8:	b25b      	sxtb	r3, r3
 80058aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ae:	d103      	bne.n	80058b8 <xQueueReceive+0x138>
 80058b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058b2:	2200      	movs	r2, #0
 80058b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058b8:	f001 fc04 	bl	80070c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80058bc:	1d3a      	adds	r2, r7, #4
 80058be:	f107 0310 	add.w	r3, r7, #16
 80058c2:	4611      	mov	r1, r2
 80058c4:	4618      	mov	r0, r3
 80058c6:	f000 ff35 	bl	8006734 <xTaskCheckForTimeOut>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d123      	bne.n	8005918 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058d2:	f000 fa59 	bl	8005d88 <prvIsQueueEmpty>
 80058d6:	4603      	mov	r3, r0
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d017      	beq.n	800590c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80058dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058de:	3324      	adds	r3, #36	; 0x24
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	4611      	mov	r1, r2
 80058e4:	4618      	mov	r0, r3
 80058e6:	f000 fe89 	bl	80065fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80058ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058ec:	f000 f9fa 	bl	8005ce4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80058f0:	f000 fcce 	bl	8006290 <xTaskResumeAll>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d189      	bne.n	800580e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80058fa:	4b10      	ldr	r3, [pc, #64]	; (800593c <xQueueReceive+0x1bc>)
 80058fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005900:	601a      	str	r2, [r3, #0]
 8005902:	f3bf 8f4f 	dsb	sy
 8005906:	f3bf 8f6f 	isb	sy
 800590a:	e780      	b.n	800580e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800590c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800590e:	f000 f9e9 	bl	8005ce4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005912:	f000 fcbd 	bl	8006290 <xTaskResumeAll>
 8005916:	e77a      	b.n	800580e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005918:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800591a:	f000 f9e3 	bl	8005ce4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800591e:	f000 fcb7 	bl	8006290 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005922:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005924:	f000 fa30 	bl	8005d88 <prvIsQueueEmpty>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	f43f af6f 	beq.w	800580e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005930:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005932:	4618      	mov	r0, r3
 8005934:	3730      	adds	r7, #48	; 0x30
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	e000ed04 	.word	0xe000ed04

08005940 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b08e      	sub	sp, #56	; 0x38
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800594a:	2300      	movs	r3, #0
 800594c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005952:	2300      	movs	r3, #0
 8005954:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005958:	2b00      	cmp	r3, #0
 800595a:	d10a      	bne.n	8005972 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800595c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005960:	f383 8811 	msr	BASEPRI, r3
 8005964:	f3bf 8f6f 	isb	sy
 8005968:	f3bf 8f4f 	dsb	sy
 800596c:	623b      	str	r3, [r7, #32]
}
 800596e:	bf00      	nop
 8005970:	e7fe      	b.n	8005970 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005976:	2b00      	cmp	r3, #0
 8005978:	d00a      	beq.n	8005990 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800597a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800597e:	f383 8811 	msr	BASEPRI, r3
 8005982:	f3bf 8f6f 	isb	sy
 8005986:	f3bf 8f4f 	dsb	sy
 800598a:	61fb      	str	r3, [r7, #28]
}
 800598c:	bf00      	nop
 800598e:	e7fe      	b.n	800598e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005990:	f001 f818 	bl	80069c4 <xTaskGetSchedulerState>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d102      	bne.n	80059a0 <xQueueSemaphoreTake+0x60>
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d101      	bne.n	80059a4 <xQueueSemaphoreTake+0x64>
 80059a0:	2301      	movs	r3, #1
 80059a2:	e000      	b.n	80059a6 <xQueueSemaphoreTake+0x66>
 80059a4:	2300      	movs	r3, #0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10a      	bne.n	80059c0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80059aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ae:	f383 8811 	msr	BASEPRI, r3
 80059b2:	f3bf 8f6f 	isb	sy
 80059b6:	f3bf 8f4f 	dsb	sy
 80059ba:	61bb      	str	r3, [r7, #24]
}
 80059bc:	bf00      	nop
 80059be:	e7fe      	b.n	80059be <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80059c0:	f001 fb50 	bl	8007064 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80059c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80059ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d024      	beq.n	8005a1a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80059d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d2:	1e5a      	subs	r2, r3, #1
 80059d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059d6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80059d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d104      	bne.n	80059ea <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80059e0:	f001 f998 	bl	8006d14 <pvTaskIncrementMutexHeldCount>
 80059e4:	4602      	mov	r2, r0
 80059e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059e8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059ec:	691b      	ldr	r3, [r3, #16]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d00f      	beq.n	8005a12 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059f4:	3310      	adds	r3, #16
 80059f6:	4618      	mov	r0, r3
 80059f8:	f000 fe24 	bl	8006644 <xTaskRemoveFromEventList>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d007      	beq.n	8005a12 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005a02:	4b54      	ldr	r3, [pc, #336]	; (8005b54 <xQueueSemaphoreTake+0x214>)
 8005a04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a08:	601a      	str	r2, [r3, #0]
 8005a0a:	f3bf 8f4f 	dsb	sy
 8005a0e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005a12:	f001 fb57 	bl	80070c4 <vPortExitCritical>
				return pdPASS;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e097      	b.n	8005b4a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d111      	bne.n	8005a44 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d00a      	beq.n	8005a3c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8005a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a2a:	f383 8811 	msr	BASEPRI, r3
 8005a2e:	f3bf 8f6f 	isb	sy
 8005a32:	f3bf 8f4f 	dsb	sy
 8005a36:	617b      	str	r3, [r7, #20]
}
 8005a38:	bf00      	nop
 8005a3a:	e7fe      	b.n	8005a3a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005a3c:	f001 fb42 	bl	80070c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005a40:	2300      	movs	r3, #0
 8005a42:	e082      	b.n	8005b4a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005a44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d106      	bne.n	8005a58 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a4a:	f107 030c 	add.w	r3, r7, #12
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f000 fe5a 	bl	8006708 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a54:	2301      	movs	r3, #1
 8005a56:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a58:	f001 fb34 	bl	80070c4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a5c:	f000 fc0a 	bl	8006274 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a60:	f001 fb00 	bl	8007064 <vPortEnterCritical>
 8005a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a66:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a6a:	b25b      	sxtb	r3, r3
 8005a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a70:	d103      	bne.n	8005a7a <xQueueSemaphoreTake+0x13a>
 8005a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a7c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a80:	b25b      	sxtb	r3, r3
 8005a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a86:	d103      	bne.n	8005a90 <xQueueSemaphoreTake+0x150>
 8005a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a90:	f001 fb18 	bl	80070c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a94:	463a      	mov	r2, r7
 8005a96:	f107 030c 	add.w	r3, r7, #12
 8005a9a:	4611      	mov	r1, r2
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f000 fe49 	bl	8006734 <xTaskCheckForTimeOut>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d132      	bne.n	8005b0e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005aa8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005aaa:	f000 f96d 	bl	8005d88 <prvIsQueueEmpty>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d026      	beq.n	8005b02 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d109      	bne.n	8005ad0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8005abc:	f001 fad2 	bl	8007064 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f000 ff9b 	bl	8006a00 <xTaskPriorityInherit>
 8005aca:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005acc:	f001 fafa 	bl	80070c4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad2:	3324      	adds	r3, #36	; 0x24
 8005ad4:	683a      	ldr	r2, [r7, #0]
 8005ad6:	4611      	mov	r1, r2
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f000 fd8f 	bl	80065fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005ade:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005ae0:	f000 f900 	bl	8005ce4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005ae4:	f000 fbd4 	bl	8006290 <xTaskResumeAll>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	f47f af68 	bne.w	80059c0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8005af0:	4b18      	ldr	r3, [pc, #96]	; (8005b54 <xQueueSemaphoreTake+0x214>)
 8005af2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005af6:	601a      	str	r2, [r3, #0]
 8005af8:	f3bf 8f4f 	dsb	sy
 8005afc:	f3bf 8f6f 	isb	sy
 8005b00:	e75e      	b.n	80059c0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005b02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005b04:	f000 f8ee 	bl	8005ce4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005b08:	f000 fbc2 	bl	8006290 <xTaskResumeAll>
 8005b0c:	e758      	b.n	80059c0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005b0e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005b10:	f000 f8e8 	bl	8005ce4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005b14:	f000 fbbc 	bl	8006290 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005b18:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005b1a:	f000 f935 	bl	8005d88 <prvIsQueueEmpty>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f43f af4d 	beq.w	80059c0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d00d      	beq.n	8005b48 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8005b2c:	f001 fa9a 	bl	8007064 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005b30:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005b32:	f000 f82f 	bl	8005b94 <prvGetDisinheritPriorityAfterTimeout>
 8005b36:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005b38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f001 f85a 	bl	8006bf8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005b44:	f001 fabe 	bl	80070c4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005b48:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3738      	adds	r7, #56	; 0x38
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	e000ed04 	.word	0xe000ed04

08005b58 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b087      	sub	sp, #28
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d10a      	bne.n	8005b80 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8005b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b6e:	f383 8811 	msr	BASEPRI, r3
 8005b72:	f3bf 8f6f 	isb	sy
 8005b76:	f3bf 8f4f 	dsb	sy
 8005b7a:	60fb      	str	r3, [r7, #12]
}
 8005b7c:	bf00      	nop
 8005b7e:	e7fe      	b.n	8005b7e <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b84:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8005b86:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005b88:	4618      	mov	r0, r3
 8005b8a:	371c      	adds	r7, #28
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr

08005b94 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005b94:	b480      	push	{r7}
 8005b96:	b085      	sub	sp, #20
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d006      	beq.n	8005bb2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f1c3 0307 	rsb	r3, r3, #7
 8005bae:	60fb      	str	r3, [r7, #12]
 8005bb0:	e001      	b.n	8005bb6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
	}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3714      	adds	r7, #20
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b086      	sub	sp, #24
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bd8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d10d      	bne.n	8005bfe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d14d      	bne.n	8005c86 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f000 ff7c 	bl	8006aec <xTaskPriorityDisinherit>
 8005bf4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	609a      	str	r2, [r3, #8]
 8005bfc:	e043      	b.n	8005c86 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d119      	bne.n	8005c38 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6858      	ldr	r0, [r3, #4]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	68b9      	ldr	r1, [r7, #8]
 8005c10:	f001 fe57 	bl	80078c2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	685a      	ldr	r2, [r3, #4]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c1c:	441a      	add	r2, r3
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	685a      	ldr	r2, [r3, #4]
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d32b      	bcc.n	8005c86 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	605a      	str	r2, [r3, #4]
 8005c36:	e026      	b.n	8005c86 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	68d8      	ldr	r0, [r3, #12]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c40:	461a      	mov	r2, r3
 8005c42:	68b9      	ldr	r1, [r7, #8]
 8005c44:	f001 fe3d 	bl	80078c2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	68da      	ldr	r2, [r3, #12]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c50:	425b      	negs	r3, r3
 8005c52:	441a      	add	r2, r3
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	68da      	ldr	r2, [r3, #12]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d207      	bcs.n	8005c74 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	689a      	ldr	r2, [r3, #8]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6c:	425b      	negs	r3, r3
 8005c6e:	441a      	add	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d105      	bne.n	8005c86 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d002      	beq.n	8005c86 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	3b01      	subs	r3, #1
 8005c84:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	1c5a      	adds	r2, r3, #1
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005c8e:	697b      	ldr	r3, [r7, #20]
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3718      	adds	r7, #24
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}

08005c98 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b082      	sub	sp, #8
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d018      	beq.n	8005cdc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	68da      	ldr	r2, [r3, #12]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb2:	441a      	add	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	68da      	ldr	r2, [r3, #12]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d303      	bcc.n	8005ccc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	68d9      	ldr	r1, [r3, #12]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	6838      	ldr	r0, [r7, #0]
 8005cd8:	f001 fdf3 	bl	80078c2 <memcpy>
	}
}
 8005cdc:	bf00      	nop
 8005cde:	3708      	adds	r7, #8
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005cec:	f001 f9ba 	bl	8007064 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005cf6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005cf8:	e011      	b.n	8005d1e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d012      	beq.n	8005d28 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	3324      	adds	r3, #36	; 0x24
 8005d06:	4618      	mov	r0, r3
 8005d08:	f000 fc9c 	bl	8006644 <xTaskRemoveFromEventList>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d001      	beq.n	8005d16 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005d12:	f000 fd71 	bl	80067f8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005d16:	7bfb      	ldrb	r3, [r7, #15]
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005d1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	dce9      	bgt.n	8005cfa <prvUnlockQueue+0x16>
 8005d26:	e000      	b.n	8005d2a <prvUnlockQueue+0x46>
					break;
 8005d28:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	22ff      	movs	r2, #255	; 0xff
 8005d2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005d32:	f001 f9c7 	bl	80070c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005d36:	f001 f995 	bl	8007064 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d40:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005d42:	e011      	b.n	8005d68 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	691b      	ldr	r3, [r3, #16]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d012      	beq.n	8005d72 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	3310      	adds	r3, #16
 8005d50:	4618      	mov	r0, r3
 8005d52:	f000 fc77 	bl	8006644 <xTaskRemoveFromEventList>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d001      	beq.n	8005d60 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005d5c:	f000 fd4c 	bl	80067f8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005d60:	7bbb      	ldrb	r3, [r7, #14]
 8005d62:	3b01      	subs	r3, #1
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005d68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	dce9      	bgt.n	8005d44 <prvUnlockQueue+0x60>
 8005d70:	e000      	b.n	8005d74 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005d72:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	22ff      	movs	r2, #255	; 0xff
 8005d78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005d7c:	f001 f9a2 	bl	80070c4 <vPortExitCritical>
}
 8005d80:	bf00      	nop
 8005d82:	3710      	adds	r7, #16
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}

08005d88 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b084      	sub	sp, #16
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005d90:	f001 f968 	bl	8007064 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d102      	bne.n	8005da2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	60fb      	str	r3, [r7, #12]
 8005da0:	e001      	b.n	8005da6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005da2:	2300      	movs	r3, #0
 8005da4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005da6:	f001 f98d 	bl	80070c4 <vPortExitCritical>

	return xReturn;
 8005daa:	68fb      	ldr	r3, [r7, #12]
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3710      	adds	r7, #16
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}

08005db4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005dbc:	f001 f952 	bl	8007064 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d102      	bne.n	8005dd2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	60fb      	str	r3, [r7, #12]
 8005dd0:	e001      	b.n	8005dd6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005dd6:	f001 f975 	bl	80070c4 <vPortExitCritical>

	return xReturn;
 8005dda:	68fb      	ldr	r3, [r7, #12]
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3710      	adds	r7, #16
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}

08005de4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b08e      	sub	sp, #56	; 0x38
 8005de8:	af04      	add	r7, sp, #16
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	607a      	str	r2, [r7, #4]
 8005df0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005df2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d10a      	bne.n	8005e0e <xTaskCreateStatic+0x2a>
	__asm volatile
 8005df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dfc:	f383 8811 	msr	BASEPRI, r3
 8005e00:	f3bf 8f6f 	isb	sy
 8005e04:	f3bf 8f4f 	dsb	sy
 8005e08:	623b      	str	r3, [r7, #32]
}
 8005e0a:	bf00      	nop
 8005e0c:	e7fe      	b.n	8005e0c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d10a      	bne.n	8005e2a <xTaskCreateStatic+0x46>
	__asm volatile
 8005e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e18:	f383 8811 	msr	BASEPRI, r3
 8005e1c:	f3bf 8f6f 	isb	sy
 8005e20:	f3bf 8f4f 	dsb	sy
 8005e24:	61fb      	str	r3, [r7, #28]
}
 8005e26:	bf00      	nop
 8005e28:	e7fe      	b.n	8005e28 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005e2a:	23b4      	movs	r3, #180	; 0xb4
 8005e2c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	2bb4      	cmp	r3, #180	; 0xb4
 8005e32:	d00a      	beq.n	8005e4a <xTaskCreateStatic+0x66>
	__asm volatile
 8005e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e38:	f383 8811 	msr	BASEPRI, r3
 8005e3c:	f3bf 8f6f 	isb	sy
 8005e40:	f3bf 8f4f 	dsb	sy
 8005e44:	61bb      	str	r3, [r7, #24]
}
 8005e46:	bf00      	nop
 8005e48:	e7fe      	b.n	8005e48 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005e4a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d01e      	beq.n	8005e90 <xTaskCreateStatic+0xac>
 8005e52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d01b      	beq.n	8005e90 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005e58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e5a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e60:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e64:	2202      	movs	r2, #2
 8005e66:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	9303      	str	r3, [sp, #12]
 8005e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e70:	9302      	str	r3, [sp, #8]
 8005e72:	f107 0314 	add.w	r3, r7, #20
 8005e76:	9301      	str	r3, [sp, #4]
 8005e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e7a:	9300      	str	r3, [sp, #0]
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	68b9      	ldr	r1, [r7, #8]
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	f000 f850 	bl	8005f28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005e8a:	f000 f8eb 	bl	8006064 <prvAddNewTaskToReadyList>
 8005e8e:	e001      	b.n	8005e94 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005e90:	2300      	movs	r3, #0
 8005e92:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005e94:	697b      	ldr	r3, [r7, #20]
	}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3728      	adds	r7, #40	; 0x28
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b08c      	sub	sp, #48	; 0x30
 8005ea2:	af04      	add	r7, sp, #16
 8005ea4:	60f8      	str	r0, [r7, #12]
 8005ea6:	60b9      	str	r1, [r7, #8]
 8005ea8:	603b      	str	r3, [r7, #0]
 8005eaa:	4613      	mov	r3, r2
 8005eac:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005eae:	88fb      	ldrh	r3, [r7, #6]
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f001 f9f8 	bl	80072a8 <pvPortMalloc>
 8005eb8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d00e      	beq.n	8005ede <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005ec0:	20b4      	movs	r0, #180	; 0xb4
 8005ec2:	f001 f9f1 	bl	80072a8 <pvPortMalloc>
 8005ec6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005ec8:	69fb      	ldr	r3, [r7, #28]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d003      	beq.n	8005ed6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	697a      	ldr	r2, [r7, #20]
 8005ed2:	631a      	str	r2, [r3, #48]	; 0x30
 8005ed4:	e005      	b.n	8005ee2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005ed6:	6978      	ldr	r0, [r7, #20]
 8005ed8:	f001 fab2 	bl	8007440 <vPortFree>
 8005edc:	e001      	b.n	8005ee2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d017      	beq.n	8005f18 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005ef0:	88fa      	ldrh	r2, [r7, #6]
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	9303      	str	r3, [sp, #12]
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	9302      	str	r3, [sp, #8]
 8005efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005efc:	9301      	str	r3, [sp, #4]
 8005efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f00:	9300      	str	r3, [sp, #0]
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	68b9      	ldr	r1, [r7, #8]
 8005f06:	68f8      	ldr	r0, [r7, #12]
 8005f08:	f000 f80e 	bl	8005f28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f0c:	69f8      	ldr	r0, [r7, #28]
 8005f0e:	f000 f8a9 	bl	8006064 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005f12:	2301      	movs	r3, #1
 8005f14:	61bb      	str	r3, [r7, #24]
 8005f16:	e002      	b.n	8005f1e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005f18:	f04f 33ff 	mov.w	r3, #4294967295
 8005f1c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005f1e:	69bb      	ldr	r3, [r7, #24]
	}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3720      	adds	r7, #32
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b088      	sub	sp, #32
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	607a      	str	r2, [r7, #4]
 8005f34:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005f40:	3b01      	subs	r3, #1
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4413      	add	r3, r2
 8005f46:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005f48:	69bb      	ldr	r3, [r7, #24]
 8005f4a:	f023 0307 	bic.w	r3, r3, #7
 8005f4e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005f50:	69bb      	ldr	r3, [r7, #24]
 8005f52:	f003 0307 	and.w	r3, r3, #7
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d00a      	beq.n	8005f70 <prvInitialiseNewTask+0x48>
	__asm volatile
 8005f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f5e:	f383 8811 	msr	BASEPRI, r3
 8005f62:	f3bf 8f6f 	isb	sy
 8005f66:	f3bf 8f4f 	dsb	sy
 8005f6a:	617b      	str	r3, [r7, #20]
}
 8005f6c:	bf00      	nop
 8005f6e:	e7fe      	b.n	8005f6e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d01f      	beq.n	8005fb6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f76:	2300      	movs	r3, #0
 8005f78:	61fb      	str	r3, [r7, #28]
 8005f7a:	e012      	b.n	8005fa2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f7c:	68ba      	ldr	r2, [r7, #8]
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	4413      	add	r3, r2
 8005f82:	7819      	ldrb	r1, [r3, #0]
 8005f84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	4413      	add	r3, r2
 8005f8a:	3334      	adds	r3, #52	; 0x34
 8005f8c:	460a      	mov	r2, r1
 8005f8e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005f90:	68ba      	ldr	r2, [r7, #8]
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	4413      	add	r3, r2
 8005f96:	781b      	ldrb	r3, [r3, #0]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d006      	beq.n	8005faa <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	61fb      	str	r3, [r7, #28]
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	2b0f      	cmp	r3, #15
 8005fa6:	d9e9      	bls.n	8005f7c <prvInitialiseNewTask+0x54>
 8005fa8:	e000      	b.n	8005fac <prvInitialiseNewTask+0x84>
			{
				break;
 8005faa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005fb4:	e003      	b.n	8005fbe <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc0:	2b06      	cmp	r3, #6
 8005fc2:	d901      	bls.n	8005fc8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005fc4:	2306      	movs	r3, #6
 8005fc6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005fcc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005fd2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fdc:	3304      	adds	r3, #4
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f7fe ff5a 	bl	8004e98 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fe6:	3318      	adds	r3, #24
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f7fe ff55 	bl	8004e98 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ff0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ff2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff6:	f1c3 0207 	rsb	r2, r3, #7
 8005ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ffc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006000:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006002:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006006:	2200      	movs	r2, #0
 8006008:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800600c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800600e:	2200      	movs	r2, #0
 8006010:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006016:	334c      	adds	r3, #76	; 0x4c
 8006018:	2260      	movs	r2, #96	; 0x60
 800601a:	2100      	movs	r1, #0
 800601c:	4618      	mov	r0, r3
 800601e:	f001 fc5e 	bl	80078de <memset>
 8006022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006024:	4a0c      	ldr	r2, [pc, #48]	; (8006058 <prvInitialiseNewTask+0x130>)
 8006026:	651a      	str	r2, [r3, #80]	; 0x50
 8006028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800602a:	4a0c      	ldr	r2, [pc, #48]	; (800605c <prvInitialiseNewTask+0x134>)
 800602c:	655a      	str	r2, [r3, #84]	; 0x54
 800602e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006030:	4a0b      	ldr	r2, [pc, #44]	; (8006060 <prvInitialiseNewTask+0x138>)
 8006032:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006034:	683a      	ldr	r2, [r7, #0]
 8006036:	68f9      	ldr	r1, [r7, #12]
 8006038:	69b8      	ldr	r0, [r7, #24]
 800603a:	f000 fee5 	bl	8006e08 <pxPortInitialiseStack>
 800603e:	4602      	mov	r2, r0
 8006040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006042:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006046:	2b00      	cmp	r3, #0
 8006048:	d002      	beq.n	8006050 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800604a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800604c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800604e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006050:	bf00      	nop
 8006052:	3720      	adds	r7, #32
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}
 8006058:	0800882c 	.word	0x0800882c
 800605c:	0800884c 	.word	0x0800884c
 8006060:	0800880c 	.word	0x0800880c

08006064 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b082      	sub	sp, #8
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800606c:	f000 fffa 	bl	8007064 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006070:	4b2a      	ldr	r3, [pc, #168]	; (800611c <prvAddNewTaskToReadyList+0xb8>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	3301      	adds	r3, #1
 8006076:	4a29      	ldr	r2, [pc, #164]	; (800611c <prvAddNewTaskToReadyList+0xb8>)
 8006078:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800607a:	4b29      	ldr	r3, [pc, #164]	; (8006120 <prvAddNewTaskToReadyList+0xbc>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d109      	bne.n	8006096 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006082:	4a27      	ldr	r2, [pc, #156]	; (8006120 <prvAddNewTaskToReadyList+0xbc>)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006088:	4b24      	ldr	r3, [pc, #144]	; (800611c <prvAddNewTaskToReadyList+0xb8>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	2b01      	cmp	r3, #1
 800608e:	d110      	bne.n	80060b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006090:	f000 fbd6 	bl	8006840 <prvInitialiseTaskLists>
 8006094:	e00d      	b.n	80060b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006096:	4b23      	ldr	r3, [pc, #140]	; (8006124 <prvAddNewTaskToReadyList+0xc0>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d109      	bne.n	80060b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800609e:	4b20      	ldr	r3, [pc, #128]	; (8006120 <prvAddNewTaskToReadyList+0xbc>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d802      	bhi.n	80060b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80060ac:	4a1c      	ldr	r2, [pc, #112]	; (8006120 <prvAddNewTaskToReadyList+0xbc>)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80060b2:	4b1d      	ldr	r3, [pc, #116]	; (8006128 <prvAddNewTaskToReadyList+0xc4>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	3301      	adds	r3, #1
 80060b8:	4a1b      	ldr	r2, [pc, #108]	; (8006128 <prvAddNewTaskToReadyList+0xc4>)
 80060ba:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c0:	2201      	movs	r2, #1
 80060c2:	409a      	lsls	r2, r3
 80060c4:	4b19      	ldr	r3, [pc, #100]	; (800612c <prvAddNewTaskToReadyList+0xc8>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	4a18      	ldr	r2, [pc, #96]	; (800612c <prvAddNewTaskToReadyList+0xc8>)
 80060cc:	6013      	str	r3, [r2, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060d2:	4613      	mov	r3, r2
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	4413      	add	r3, r2
 80060d8:	009b      	lsls	r3, r3, #2
 80060da:	4a15      	ldr	r2, [pc, #84]	; (8006130 <prvAddNewTaskToReadyList+0xcc>)
 80060dc:	441a      	add	r2, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	3304      	adds	r3, #4
 80060e2:	4619      	mov	r1, r3
 80060e4:	4610      	mov	r0, r2
 80060e6:	f7fe fee4 	bl	8004eb2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80060ea:	f000 ffeb 	bl	80070c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80060ee:	4b0d      	ldr	r3, [pc, #52]	; (8006124 <prvAddNewTaskToReadyList+0xc0>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00e      	beq.n	8006114 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80060f6:	4b0a      	ldr	r3, [pc, #40]	; (8006120 <prvAddNewTaskToReadyList+0xbc>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006100:	429a      	cmp	r2, r3
 8006102:	d207      	bcs.n	8006114 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006104:	4b0b      	ldr	r3, [pc, #44]	; (8006134 <prvAddNewTaskToReadyList+0xd0>)
 8006106:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800610a:	601a      	str	r2, [r3, #0]
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006114:	bf00      	nop
 8006116:	3708      	adds	r7, #8
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}
 800611c:	200008bc 	.word	0x200008bc
 8006120:	200007bc 	.word	0x200007bc
 8006124:	200008c8 	.word	0x200008c8
 8006128:	200008d8 	.word	0x200008d8
 800612c:	200008c4 	.word	0x200008c4
 8006130:	200007c0 	.word	0x200007c0
 8006134:	e000ed04 	.word	0xe000ed04

08006138 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006140:	2300      	movs	r3, #0
 8006142:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d017      	beq.n	800617a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800614a:	4b13      	ldr	r3, [pc, #76]	; (8006198 <vTaskDelay+0x60>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00a      	beq.n	8006168 <vTaskDelay+0x30>
	__asm volatile
 8006152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006156:	f383 8811 	msr	BASEPRI, r3
 800615a:	f3bf 8f6f 	isb	sy
 800615e:	f3bf 8f4f 	dsb	sy
 8006162:	60bb      	str	r3, [r7, #8]
}
 8006164:	bf00      	nop
 8006166:	e7fe      	b.n	8006166 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006168:	f000 f884 	bl	8006274 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800616c:	2100      	movs	r1, #0
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 fde4 	bl	8006d3c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006174:	f000 f88c 	bl	8006290 <xTaskResumeAll>
 8006178:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d107      	bne.n	8006190 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006180:	4b06      	ldr	r3, [pc, #24]	; (800619c <vTaskDelay+0x64>)
 8006182:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006186:	601a      	str	r2, [r3, #0]
 8006188:	f3bf 8f4f 	dsb	sy
 800618c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006190:	bf00      	nop
 8006192:	3710      	adds	r7, #16
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	200008e4 	.word	0x200008e4
 800619c:	e000ed04 	.word	0xe000ed04

080061a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b08a      	sub	sp, #40	; 0x28
 80061a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80061a6:	2300      	movs	r3, #0
 80061a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80061aa:	2300      	movs	r3, #0
 80061ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80061ae:	463a      	mov	r2, r7
 80061b0:	1d39      	adds	r1, r7, #4
 80061b2:	f107 0308 	add.w	r3, r7, #8
 80061b6:	4618      	mov	r0, r3
 80061b8:	f7fa f9ec 	bl	8000594 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80061bc:	6839      	ldr	r1, [r7, #0]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	68ba      	ldr	r2, [r7, #8]
 80061c2:	9202      	str	r2, [sp, #8]
 80061c4:	9301      	str	r3, [sp, #4]
 80061c6:	2300      	movs	r3, #0
 80061c8:	9300      	str	r3, [sp, #0]
 80061ca:	2300      	movs	r3, #0
 80061cc:	460a      	mov	r2, r1
 80061ce:	4921      	ldr	r1, [pc, #132]	; (8006254 <vTaskStartScheduler+0xb4>)
 80061d0:	4821      	ldr	r0, [pc, #132]	; (8006258 <vTaskStartScheduler+0xb8>)
 80061d2:	f7ff fe07 	bl	8005de4 <xTaskCreateStatic>
 80061d6:	4603      	mov	r3, r0
 80061d8:	4a20      	ldr	r2, [pc, #128]	; (800625c <vTaskStartScheduler+0xbc>)
 80061da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80061dc:	4b1f      	ldr	r3, [pc, #124]	; (800625c <vTaskStartScheduler+0xbc>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d002      	beq.n	80061ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80061e4:	2301      	movs	r3, #1
 80061e6:	617b      	str	r3, [r7, #20]
 80061e8:	e001      	b.n	80061ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80061ea:	2300      	movs	r3, #0
 80061ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d11b      	bne.n	800622c <vTaskStartScheduler+0x8c>
	__asm volatile
 80061f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f8:	f383 8811 	msr	BASEPRI, r3
 80061fc:	f3bf 8f6f 	isb	sy
 8006200:	f3bf 8f4f 	dsb	sy
 8006204:	613b      	str	r3, [r7, #16]
}
 8006206:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006208:	4b15      	ldr	r3, [pc, #84]	; (8006260 <vTaskStartScheduler+0xc0>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	334c      	adds	r3, #76	; 0x4c
 800620e:	4a15      	ldr	r2, [pc, #84]	; (8006264 <vTaskStartScheduler+0xc4>)
 8006210:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006212:	4b15      	ldr	r3, [pc, #84]	; (8006268 <vTaskStartScheduler+0xc8>)
 8006214:	f04f 32ff 	mov.w	r2, #4294967295
 8006218:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800621a:	4b14      	ldr	r3, [pc, #80]	; (800626c <vTaskStartScheduler+0xcc>)
 800621c:	2201      	movs	r2, #1
 800621e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006220:	4b13      	ldr	r3, [pc, #76]	; (8006270 <vTaskStartScheduler+0xd0>)
 8006222:	2200      	movs	r2, #0
 8006224:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006226:	f000 fe7b 	bl	8006f20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800622a:	e00e      	b.n	800624a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006232:	d10a      	bne.n	800624a <vTaskStartScheduler+0xaa>
	__asm volatile
 8006234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006238:	f383 8811 	msr	BASEPRI, r3
 800623c:	f3bf 8f6f 	isb	sy
 8006240:	f3bf 8f4f 	dsb	sy
 8006244:	60fb      	str	r3, [r7, #12]
}
 8006246:	bf00      	nop
 8006248:	e7fe      	b.n	8006248 <vTaskStartScheduler+0xa8>
}
 800624a:	bf00      	nop
 800624c:	3718      	adds	r7, #24
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	080087b8 	.word	0x080087b8
 8006258:	08006811 	.word	0x08006811
 800625c:	200008e0 	.word	0x200008e0
 8006260:	200007bc 	.word	0x200007bc
 8006264:	20000010 	.word	0x20000010
 8006268:	200008dc 	.word	0x200008dc
 800626c:	200008c8 	.word	0x200008c8
 8006270:	200008c0 	.word	0x200008c0

08006274 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006274:	b480      	push	{r7}
 8006276:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006278:	4b04      	ldr	r3, [pc, #16]	; (800628c <vTaskSuspendAll+0x18>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	3301      	adds	r3, #1
 800627e:	4a03      	ldr	r2, [pc, #12]	; (800628c <vTaskSuspendAll+0x18>)
 8006280:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006282:	bf00      	nop
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr
 800628c:	200008e4 	.word	0x200008e4

08006290 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006296:	2300      	movs	r3, #0
 8006298:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800629a:	2300      	movs	r3, #0
 800629c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800629e:	4b41      	ldr	r3, [pc, #260]	; (80063a4 <xTaskResumeAll+0x114>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d10a      	bne.n	80062bc <xTaskResumeAll+0x2c>
	__asm volatile
 80062a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062aa:	f383 8811 	msr	BASEPRI, r3
 80062ae:	f3bf 8f6f 	isb	sy
 80062b2:	f3bf 8f4f 	dsb	sy
 80062b6:	603b      	str	r3, [r7, #0]
}
 80062b8:	bf00      	nop
 80062ba:	e7fe      	b.n	80062ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80062bc:	f000 fed2 	bl	8007064 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80062c0:	4b38      	ldr	r3, [pc, #224]	; (80063a4 <xTaskResumeAll+0x114>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	3b01      	subs	r3, #1
 80062c6:	4a37      	ldr	r2, [pc, #220]	; (80063a4 <xTaskResumeAll+0x114>)
 80062c8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062ca:	4b36      	ldr	r3, [pc, #216]	; (80063a4 <xTaskResumeAll+0x114>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d161      	bne.n	8006396 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80062d2:	4b35      	ldr	r3, [pc, #212]	; (80063a8 <xTaskResumeAll+0x118>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d05d      	beq.n	8006396 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062da:	e02e      	b.n	800633a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062dc:	4b33      	ldr	r3, [pc, #204]	; (80063ac <xTaskResumeAll+0x11c>)
 80062de:	68db      	ldr	r3, [r3, #12]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	3318      	adds	r3, #24
 80062e8:	4618      	mov	r0, r3
 80062ea:	f7fe fe3f 	bl	8004f6c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	3304      	adds	r3, #4
 80062f2:	4618      	mov	r0, r3
 80062f4:	f7fe fe3a 	bl	8004f6c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062fc:	2201      	movs	r2, #1
 80062fe:	409a      	lsls	r2, r3
 8006300:	4b2b      	ldr	r3, [pc, #172]	; (80063b0 <xTaskResumeAll+0x120>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4313      	orrs	r3, r2
 8006306:	4a2a      	ldr	r2, [pc, #168]	; (80063b0 <xTaskResumeAll+0x120>)
 8006308:	6013      	str	r3, [r2, #0]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800630e:	4613      	mov	r3, r2
 8006310:	009b      	lsls	r3, r3, #2
 8006312:	4413      	add	r3, r2
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	4a27      	ldr	r2, [pc, #156]	; (80063b4 <xTaskResumeAll+0x124>)
 8006318:	441a      	add	r2, r3
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	3304      	adds	r3, #4
 800631e:	4619      	mov	r1, r3
 8006320:	4610      	mov	r0, r2
 8006322:	f7fe fdc6 	bl	8004eb2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800632a:	4b23      	ldr	r3, [pc, #140]	; (80063b8 <xTaskResumeAll+0x128>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006330:	429a      	cmp	r2, r3
 8006332:	d302      	bcc.n	800633a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006334:	4b21      	ldr	r3, [pc, #132]	; (80063bc <xTaskResumeAll+0x12c>)
 8006336:	2201      	movs	r2, #1
 8006338:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800633a:	4b1c      	ldr	r3, [pc, #112]	; (80063ac <xTaskResumeAll+0x11c>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d1cc      	bne.n	80062dc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d001      	beq.n	800634c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006348:	f000 fb1c 	bl	8006984 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800634c:	4b1c      	ldr	r3, [pc, #112]	; (80063c0 <xTaskResumeAll+0x130>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d010      	beq.n	800637a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006358:	f000 f836 	bl	80063c8 <xTaskIncrementTick>
 800635c:	4603      	mov	r3, r0
 800635e:	2b00      	cmp	r3, #0
 8006360:	d002      	beq.n	8006368 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006362:	4b16      	ldr	r3, [pc, #88]	; (80063bc <xTaskResumeAll+0x12c>)
 8006364:	2201      	movs	r2, #1
 8006366:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	3b01      	subs	r3, #1
 800636c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d1f1      	bne.n	8006358 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006374:	4b12      	ldr	r3, [pc, #72]	; (80063c0 <xTaskResumeAll+0x130>)
 8006376:	2200      	movs	r2, #0
 8006378:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800637a:	4b10      	ldr	r3, [pc, #64]	; (80063bc <xTaskResumeAll+0x12c>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d009      	beq.n	8006396 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006382:	2301      	movs	r3, #1
 8006384:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006386:	4b0f      	ldr	r3, [pc, #60]	; (80063c4 <xTaskResumeAll+0x134>)
 8006388:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800638c:	601a      	str	r2, [r3, #0]
 800638e:	f3bf 8f4f 	dsb	sy
 8006392:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006396:	f000 fe95 	bl	80070c4 <vPortExitCritical>

	return xAlreadyYielded;
 800639a:	68bb      	ldr	r3, [r7, #8]
}
 800639c:	4618      	mov	r0, r3
 800639e:	3710      	adds	r7, #16
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}
 80063a4:	200008e4 	.word	0x200008e4
 80063a8:	200008bc 	.word	0x200008bc
 80063ac:	2000087c 	.word	0x2000087c
 80063b0:	200008c4 	.word	0x200008c4
 80063b4:	200007c0 	.word	0x200007c0
 80063b8:	200007bc 	.word	0x200007bc
 80063bc:	200008d0 	.word	0x200008d0
 80063c0:	200008cc 	.word	0x200008cc
 80063c4:	e000ed04 	.word	0xe000ed04

080063c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b086      	sub	sp, #24
 80063cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80063ce:	2300      	movs	r3, #0
 80063d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063d2:	4b4e      	ldr	r3, [pc, #312]	; (800650c <xTaskIncrementTick+0x144>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	f040 808e 	bne.w	80064f8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80063dc:	4b4c      	ldr	r3, [pc, #304]	; (8006510 <xTaskIncrementTick+0x148>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	3301      	adds	r3, #1
 80063e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80063e4:	4a4a      	ldr	r2, [pc, #296]	; (8006510 <xTaskIncrementTick+0x148>)
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d120      	bne.n	8006432 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80063f0:	4b48      	ldr	r3, [pc, #288]	; (8006514 <xTaskIncrementTick+0x14c>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00a      	beq.n	8006410 <xTaskIncrementTick+0x48>
	__asm volatile
 80063fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063fe:	f383 8811 	msr	BASEPRI, r3
 8006402:	f3bf 8f6f 	isb	sy
 8006406:	f3bf 8f4f 	dsb	sy
 800640a:	603b      	str	r3, [r7, #0]
}
 800640c:	bf00      	nop
 800640e:	e7fe      	b.n	800640e <xTaskIncrementTick+0x46>
 8006410:	4b40      	ldr	r3, [pc, #256]	; (8006514 <xTaskIncrementTick+0x14c>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	60fb      	str	r3, [r7, #12]
 8006416:	4b40      	ldr	r3, [pc, #256]	; (8006518 <xTaskIncrementTick+0x150>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a3e      	ldr	r2, [pc, #248]	; (8006514 <xTaskIncrementTick+0x14c>)
 800641c:	6013      	str	r3, [r2, #0]
 800641e:	4a3e      	ldr	r2, [pc, #248]	; (8006518 <xTaskIncrementTick+0x150>)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6013      	str	r3, [r2, #0]
 8006424:	4b3d      	ldr	r3, [pc, #244]	; (800651c <xTaskIncrementTick+0x154>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	3301      	adds	r3, #1
 800642a:	4a3c      	ldr	r2, [pc, #240]	; (800651c <xTaskIncrementTick+0x154>)
 800642c:	6013      	str	r3, [r2, #0]
 800642e:	f000 faa9 	bl	8006984 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006432:	4b3b      	ldr	r3, [pc, #236]	; (8006520 <xTaskIncrementTick+0x158>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	693a      	ldr	r2, [r7, #16]
 8006438:	429a      	cmp	r2, r3
 800643a:	d348      	bcc.n	80064ce <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800643c:	4b35      	ldr	r3, [pc, #212]	; (8006514 <xTaskIncrementTick+0x14c>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d104      	bne.n	8006450 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006446:	4b36      	ldr	r3, [pc, #216]	; (8006520 <xTaskIncrementTick+0x158>)
 8006448:	f04f 32ff 	mov.w	r2, #4294967295
 800644c:	601a      	str	r2, [r3, #0]
					break;
 800644e:	e03e      	b.n	80064ce <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006450:	4b30      	ldr	r3, [pc, #192]	; (8006514 <xTaskIncrementTick+0x14c>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006460:	693a      	ldr	r2, [r7, #16]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	429a      	cmp	r2, r3
 8006466:	d203      	bcs.n	8006470 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006468:	4a2d      	ldr	r2, [pc, #180]	; (8006520 <xTaskIncrementTick+0x158>)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800646e:	e02e      	b.n	80064ce <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	3304      	adds	r3, #4
 8006474:	4618      	mov	r0, r3
 8006476:	f7fe fd79 	bl	8004f6c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800647e:	2b00      	cmp	r3, #0
 8006480:	d004      	beq.n	800648c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	3318      	adds	r3, #24
 8006486:	4618      	mov	r0, r3
 8006488:	f7fe fd70 	bl	8004f6c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006490:	2201      	movs	r2, #1
 8006492:	409a      	lsls	r2, r3
 8006494:	4b23      	ldr	r3, [pc, #140]	; (8006524 <xTaskIncrementTick+0x15c>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4313      	orrs	r3, r2
 800649a:	4a22      	ldr	r2, [pc, #136]	; (8006524 <xTaskIncrementTick+0x15c>)
 800649c:	6013      	str	r3, [r2, #0]
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064a2:	4613      	mov	r3, r2
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	4413      	add	r3, r2
 80064a8:	009b      	lsls	r3, r3, #2
 80064aa:	4a1f      	ldr	r2, [pc, #124]	; (8006528 <xTaskIncrementTick+0x160>)
 80064ac:	441a      	add	r2, r3
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	3304      	adds	r3, #4
 80064b2:	4619      	mov	r1, r3
 80064b4:	4610      	mov	r0, r2
 80064b6:	f7fe fcfc 	bl	8004eb2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064be:	4b1b      	ldr	r3, [pc, #108]	; (800652c <xTaskIncrementTick+0x164>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d3b9      	bcc.n	800643c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80064c8:	2301      	movs	r3, #1
 80064ca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064cc:	e7b6      	b.n	800643c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80064ce:	4b17      	ldr	r3, [pc, #92]	; (800652c <xTaskIncrementTick+0x164>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064d4:	4914      	ldr	r1, [pc, #80]	; (8006528 <xTaskIncrementTick+0x160>)
 80064d6:	4613      	mov	r3, r2
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	4413      	add	r3, r2
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	440b      	add	r3, r1
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d901      	bls.n	80064ea <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80064e6:	2301      	movs	r3, #1
 80064e8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80064ea:	4b11      	ldr	r3, [pc, #68]	; (8006530 <xTaskIncrementTick+0x168>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d007      	beq.n	8006502 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80064f2:	2301      	movs	r3, #1
 80064f4:	617b      	str	r3, [r7, #20]
 80064f6:	e004      	b.n	8006502 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80064f8:	4b0e      	ldr	r3, [pc, #56]	; (8006534 <xTaskIncrementTick+0x16c>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	3301      	adds	r3, #1
 80064fe:	4a0d      	ldr	r2, [pc, #52]	; (8006534 <xTaskIncrementTick+0x16c>)
 8006500:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006502:	697b      	ldr	r3, [r7, #20]
}
 8006504:	4618      	mov	r0, r3
 8006506:	3718      	adds	r7, #24
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}
 800650c:	200008e4 	.word	0x200008e4
 8006510:	200008c0 	.word	0x200008c0
 8006514:	20000874 	.word	0x20000874
 8006518:	20000878 	.word	0x20000878
 800651c:	200008d4 	.word	0x200008d4
 8006520:	200008dc 	.word	0x200008dc
 8006524:	200008c4 	.word	0x200008c4
 8006528:	200007c0 	.word	0x200007c0
 800652c:	200007bc 	.word	0x200007bc
 8006530:	200008d0 	.word	0x200008d0
 8006534:	200008cc 	.word	0x200008cc

08006538 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006538:	b480      	push	{r7}
 800653a:	b087      	sub	sp, #28
 800653c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800653e:	4b29      	ldr	r3, [pc, #164]	; (80065e4 <vTaskSwitchContext+0xac>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d003      	beq.n	800654e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006546:	4b28      	ldr	r3, [pc, #160]	; (80065e8 <vTaskSwitchContext+0xb0>)
 8006548:	2201      	movs	r2, #1
 800654a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800654c:	e044      	b.n	80065d8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800654e:	4b26      	ldr	r3, [pc, #152]	; (80065e8 <vTaskSwitchContext+0xb0>)
 8006550:	2200      	movs	r2, #0
 8006552:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006554:	4b25      	ldr	r3, [pc, #148]	; (80065ec <vTaskSwitchContext+0xb4>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	fab3 f383 	clz	r3, r3
 8006560:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006562:	7afb      	ldrb	r3, [r7, #11]
 8006564:	f1c3 031f 	rsb	r3, r3, #31
 8006568:	617b      	str	r3, [r7, #20]
 800656a:	4921      	ldr	r1, [pc, #132]	; (80065f0 <vTaskSwitchContext+0xb8>)
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	4613      	mov	r3, r2
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	4413      	add	r3, r2
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	440b      	add	r3, r1
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10a      	bne.n	8006594 <vTaskSwitchContext+0x5c>
	__asm volatile
 800657e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006582:	f383 8811 	msr	BASEPRI, r3
 8006586:	f3bf 8f6f 	isb	sy
 800658a:	f3bf 8f4f 	dsb	sy
 800658e:	607b      	str	r3, [r7, #4]
}
 8006590:	bf00      	nop
 8006592:	e7fe      	b.n	8006592 <vTaskSwitchContext+0x5a>
 8006594:	697a      	ldr	r2, [r7, #20]
 8006596:	4613      	mov	r3, r2
 8006598:	009b      	lsls	r3, r3, #2
 800659a:	4413      	add	r3, r2
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	4a14      	ldr	r2, [pc, #80]	; (80065f0 <vTaskSwitchContext+0xb8>)
 80065a0:	4413      	add	r3, r2
 80065a2:	613b      	str	r3, [r7, #16]
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	685a      	ldr	r2, [r3, #4]
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	605a      	str	r2, [r3, #4]
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	685a      	ldr	r2, [r3, #4]
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	3308      	adds	r3, #8
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d104      	bne.n	80065c4 <vTaskSwitchContext+0x8c>
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	685a      	ldr	r2, [r3, #4]
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	605a      	str	r2, [r3, #4]
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	68db      	ldr	r3, [r3, #12]
 80065ca:	4a0a      	ldr	r2, [pc, #40]	; (80065f4 <vTaskSwitchContext+0xbc>)
 80065cc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80065ce:	4b09      	ldr	r3, [pc, #36]	; (80065f4 <vTaskSwitchContext+0xbc>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	334c      	adds	r3, #76	; 0x4c
 80065d4:	4a08      	ldr	r2, [pc, #32]	; (80065f8 <vTaskSwitchContext+0xc0>)
 80065d6:	6013      	str	r3, [r2, #0]
}
 80065d8:	bf00      	nop
 80065da:	371c      	adds	r7, #28
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr
 80065e4:	200008e4 	.word	0x200008e4
 80065e8:	200008d0 	.word	0x200008d0
 80065ec:	200008c4 	.word	0x200008c4
 80065f0:	200007c0 	.word	0x200007c0
 80065f4:	200007bc 	.word	0x200007bc
 80065f8:	20000010 	.word	0x20000010

080065fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10a      	bne.n	8006622 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800660c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006610:	f383 8811 	msr	BASEPRI, r3
 8006614:	f3bf 8f6f 	isb	sy
 8006618:	f3bf 8f4f 	dsb	sy
 800661c:	60fb      	str	r3, [r7, #12]
}
 800661e:	bf00      	nop
 8006620:	e7fe      	b.n	8006620 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006622:	4b07      	ldr	r3, [pc, #28]	; (8006640 <vTaskPlaceOnEventList+0x44>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	3318      	adds	r3, #24
 8006628:	4619      	mov	r1, r3
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f7fe fc65 	bl	8004efa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006630:	2101      	movs	r1, #1
 8006632:	6838      	ldr	r0, [r7, #0]
 8006634:	f000 fb82 	bl	8006d3c <prvAddCurrentTaskToDelayedList>
}
 8006638:	bf00      	nop
 800663a:	3710      	adds	r7, #16
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}
 8006640:	200007bc 	.word	0x200007bc

08006644 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b086      	sub	sp, #24
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	68db      	ldr	r3, [r3, #12]
 8006652:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d10a      	bne.n	8006670 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800665a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800665e:	f383 8811 	msr	BASEPRI, r3
 8006662:	f3bf 8f6f 	isb	sy
 8006666:	f3bf 8f4f 	dsb	sy
 800666a:	60fb      	str	r3, [r7, #12]
}
 800666c:	bf00      	nop
 800666e:	e7fe      	b.n	800666e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	3318      	adds	r3, #24
 8006674:	4618      	mov	r0, r3
 8006676:	f7fe fc79 	bl	8004f6c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800667a:	4b1d      	ldr	r3, [pc, #116]	; (80066f0 <xTaskRemoveFromEventList+0xac>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d11c      	bne.n	80066bc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	3304      	adds	r3, #4
 8006686:	4618      	mov	r0, r3
 8006688:	f7fe fc70 	bl	8004f6c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006690:	2201      	movs	r2, #1
 8006692:	409a      	lsls	r2, r3
 8006694:	4b17      	ldr	r3, [pc, #92]	; (80066f4 <xTaskRemoveFromEventList+0xb0>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4313      	orrs	r3, r2
 800669a:	4a16      	ldr	r2, [pc, #88]	; (80066f4 <xTaskRemoveFromEventList+0xb0>)
 800669c:	6013      	str	r3, [r2, #0]
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066a2:	4613      	mov	r3, r2
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	4413      	add	r3, r2
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	4a13      	ldr	r2, [pc, #76]	; (80066f8 <xTaskRemoveFromEventList+0xb4>)
 80066ac:	441a      	add	r2, r3
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	3304      	adds	r3, #4
 80066b2:	4619      	mov	r1, r3
 80066b4:	4610      	mov	r0, r2
 80066b6:	f7fe fbfc 	bl	8004eb2 <vListInsertEnd>
 80066ba:	e005      	b.n	80066c8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	3318      	adds	r3, #24
 80066c0:	4619      	mov	r1, r3
 80066c2:	480e      	ldr	r0, [pc, #56]	; (80066fc <xTaskRemoveFromEventList+0xb8>)
 80066c4:	f7fe fbf5 	bl	8004eb2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066cc:	4b0c      	ldr	r3, [pc, #48]	; (8006700 <xTaskRemoveFromEventList+0xbc>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d905      	bls.n	80066e2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80066d6:	2301      	movs	r3, #1
 80066d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80066da:	4b0a      	ldr	r3, [pc, #40]	; (8006704 <xTaskRemoveFromEventList+0xc0>)
 80066dc:	2201      	movs	r2, #1
 80066de:	601a      	str	r2, [r3, #0]
 80066e0:	e001      	b.n	80066e6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80066e2:	2300      	movs	r3, #0
 80066e4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80066e6:	697b      	ldr	r3, [r7, #20]
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3718      	adds	r7, #24
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	200008e4 	.word	0x200008e4
 80066f4:	200008c4 	.word	0x200008c4
 80066f8:	200007c0 	.word	0x200007c0
 80066fc:	2000087c 	.word	0x2000087c
 8006700:	200007bc 	.word	0x200007bc
 8006704:	200008d0 	.word	0x200008d0

08006708 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006708:	b480      	push	{r7}
 800670a:	b083      	sub	sp, #12
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006710:	4b06      	ldr	r3, [pc, #24]	; (800672c <vTaskInternalSetTimeOutState+0x24>)
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006718:	4b05      	ldr	r3, [pc, #20]	; (8006730 <vTaskInternalSetTimeOutState+0x28>)
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	605a      	str	r2, [r3, #4]
}
 8006720:	bf00      	nop
 8006722:	370c      	adds	r7, #12
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	4770      	bx	lr
 800672c:	200008d4 	.word	0x200008d4
 8006730:	200008c0 	.word	0x200008c0

08006734 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b088      	sub	sp, #32
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d10a      	bne.n	800675a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006748:	f383 8811 	msr	BASEPRI, r3
 800674c:	f3bf 8f6f 	isb	sy
 8006750:	f3bf 8f4f 	dsb	sy
 8006754:	613b      	str	r3, [r7, #16]
}
 8006756:	bf00      	nop
 8006758:	e7fe      	b.n	8006758 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d10a      	bne.n	8006776 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006764:	f383 8811 	msr	BASEPRI, r3
 8006768:	f3bf 8f6f 	isb	sy
 800676c:	f3bf 8f4f 	dsb	sy
 8006770:	60fb      	str	r3, [r7, #12]
}
 8006772:	bf00      	nop
 8006774:	e7fe      	b.n	8006774 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006776:	f000 fc75 	bl	8007064 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800677a:	4b1d      	ldr	r3, [pc, #116]	; (80067f0 <xTaskCheckForTimeOut+0xbc>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	69ba      	ldr	r2, [r7, #24]
 8006786:	1ad3      	subs	r3, r2, r3
 8006788:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006792:	d102      	bne.n	800679a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006794:	2300      	movs	r3, #0
 8006796:	61fb      	str	r3, [r7, #28]
 8006798:	e023      	b.n	80067e2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	4b15      	ldr	r3, [pc, #84]	; (80067f4 <xTaskCheckForTimeOut+0xc0>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d007      	beq.n	80067b6 <xTaskCheckForTimeOut+0x82>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	69ba      	ldr	r2, [r7, #24]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d302      	bcc.n	80067b6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80067b0:	2301      	movs	r3, #1
 80067b2:	61fb      	str	r3, [r7, #28]
 80067b4:	e015      	b.n	80067e2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	697a      	ldr	r2, [r7, #20]
 80067bc:	429a      	cmp	r2, r3
 80067be:	d20b      	bcs.n	80067d8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	1ad2      	subs	r2, r2, r3
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f7ff ff9b 	bl	8006708 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80067d2:	2300      	movs	r3, #0
 80067d4:	61fb      	str	r3, [r7, #28]
 80067d6:	e004      	b.n	80067e2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	2200      	movs	r2, #0
 80067dc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80067de:	2301      	movs	r3, #1
 80067e0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80067e2:	f000 fc6f 	bl	80070c4 <vPortExitCritical>

	return xReturn;
 80067e6:	69fb      	ldr	r3, [r7, #28]
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3720      	adds	r7, #32
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	200008c0 	.word	0x200008c0
 80067f4:	200008d4 	.word	0x200008d4

080067f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80067f8:	b480      	push	{r7}
 80067fa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80067fc:	4b03      	ldr	r3, [pc, #12]	; (800680c <vTaskMissedYield+0x14>)
 80067fe:	2201      	movs	r2, #1
 8006800:	601a      	str	r2, [r3, #0]
}
 8006802:	bf00      	nop
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr
 800680c:	200008d0 	.word	0x200008d0

08006810 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006818:	f000 f852 	bl	80068c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800681c:	4b06      	ldr	r3, [pc, #24]	; (8006838 <prvIdleTask+0x28>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2b01      	cmp	r3, #1
 8006822:	d9f9      	bls.n	8006818 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006824:	4b05      	ldr	r3, [pc, #20]	; (800683c <prvIdleTask+0x2c>)
 8006826:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800682a:	601a      	str	r2, [r3, #0]
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006834:	e7f0      	b.n	8006818 <prvIdleTask+0x8>
 8006836:	bf00      	nop
 8006838:	200007c0 	.word	0x200007c0
 800683c:	e000ed04 	.word	0xe000ed04

08006840 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b082      	sub	sp, #8
 8006844:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006846:	2300      	movs	r3, #0
 8006848:	607b      	str	r3, [r7, #4]
 800684a:	e00c      	b.n	8006866 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	4613      	mov	r3, r2
 8006850:	009b      	lsls	r3, r3, #2
 8006852:	4413      	add	r3, r2
 8006854:	009b      	lsls	r3, r3, #2
 8006856:	4a12      	ldr	r2, [pc, #72]	; (80068a0 <prvInitialiseTaskLists+0x60>)
 8006858:	4413      	add	r3, r2
 800685a:	4618      	mov	r0, r3
 800685c:	f7fe fafc 	bl	8004e58 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	3301      	adds	r3, #1
 8006864:	607b      	str	r3, [r7, #4]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2b06      	cmp	r3, #6
 800686a:	d9ef      	bls.n	800684c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800686c:	480d      	ldr	r0, [pc, #52]	; (80068a4 <prvInitialiseTaskLists+0x64>)
 800686e:	f7fe faf3 	bl	8004e58 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006872:	480d      	ldr	r0, [pc, #52]	; (80068a8 <prvInitialiseTaskLists+0x68>)
 8006874:	f7fe faf0 	bl	8004e58 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006878:	480c      	ldr	r0, [pc, #48]	; (80068ac <prvInitialiseTaskLists+0x6c>)
 800687a:	f7fe faed 	bl	8004e58 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800687e:	480c      	ldr	r0, [pc, #48]	; (80068b0 <prvInitialiseTaskLists+0x70>)
 8006880:	f7fe faea 	bl	8004e58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006884:	480b      	ldr	r0, [pc, #44]	; (80068b4 <prvInitialiseTaskLists+0x74>)
 8006886:	f7fe fae7 	bl	8004e58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800688a:	4b0b      	ldr	r3, [pc, #44]	; (80068b8 <prvInitialiseTaskLists+0x78>)
 800688c:	4a05      	ldr	r2, [pc, #20]	; (80068a4 <prvInitialiseTaskLists+0x64>)
 800688e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006890:	4b0a      	ldr	r3, [pc, #40]	; (80068bc <prvInitialiseTaskLists+0x7c>)
 8006892:	4a05      	ldr	r2, [pc, #20]	; (80068a8 <prvInitialiseTaskLists+0x68>)
 8006894:	601a      	str	r2, [r3, #0]
}
 8006896:	bf00      	nop
 8006898:	3708      	adds	r7, #8
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	200007c0 	.word	0x200007c0
 80068a4:	2000084c 	.word	0x2000084c
 80068a8:	20000860 	.word	0x20000860
 80068ac:	2000087c 	.word	0x2000087c
 80068b0:	20000890 	.word	0x20000890
 80068b4:	200008a8 	.word	0x200008a8
 80068b8:	20000874 	.word	0x20000874
 80068bc:	20000878 	.word	0x20000878

080068c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b082      	sub	sp, #8
 80068c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80068c6:	e019      	b.n	80068fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80068c8:	f000 fbcc 	bl	8007064 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068cc:	4b10      	ldr	r3, [pc, #64]	; (8006910 <prvCheckTasksWaitingTermination+0x50>)
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	68db      	ldr	r3, [r3, #12]
 80068d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	3304      	adds	r3, #4
 80068d8:	4618      	mov	r0, r3
 80068da:	f7fe fb47 	bl	8004f6c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80068de:	4b0d      	ldr	r3, [pc, #52]	; (8006914 <prvCheckTasksWaitingTermination+0x54>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	3b01      	subs	r3, #1
 80068e4:	4a0b      	ldr	r2, [pc, #44]	; (8006914 <prvCheckTasksWaitingTermination+0x54>)
 80068e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80068e8:	4b0b      	ldr	r3, [pc, #44]	; (8006918 <prvCheckTasksWaitingTermination+0x58>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	3b01      	subs	r3, #1
 80068ee:	4a0a      	ldr	r2, [pc, #40]	; (8006918 <prvCheckTasksWaitingTermination+0x58>)
 80068f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80068f2:	f000 fbe7 	bl	80070c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 f810 	bl	800691c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80068fc:	4b06      	ldr	r3, [pc, #24]	; (8006918 <prvCheckTasksWaitingTermination+0x58>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d1e1      	bne.n	80068c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006904:	bf00      	nop
 8006906:	bf00      	nop
 8006908:	3708      	adds	r7, #8
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop
 8006910:	20000890 	.word	0x20000890
 8006914:	200008bc 	.word	0x200008bc
 8006918:	200008a4 	.word	0x200008a4

0800691c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	334c      	adds	r3, #76	; 0x4c
 8006928:	4618      	mov	r0, r3
 800692a:	f001 f89b 	bl	8007a64 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006934:	2b00      	cmp	r3, #0
 8006936:	d108      	bne.n	800694a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800693c:	4618      	mov	r0, r3
 800693e:	f000 fd7f 	bl	8007440 <vPortFree>
				vPortFree( pxTCB );
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 fd7c 	bl	8007440 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006948:	e018      	b.n	800697c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006950:	2b01      	cmp	r3, #1
 8006952:	d103      	bne.n	800695c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f000 fd73 	bl	8007440 <vPortFree>
	}
 800695a:	e00f      	b.n	800697c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006962:	2b02      	cmp	r3, #2
 8006964:	d00a      	beq.n	800697c <prvDeleteTCB+0x60>
	__asm volatile
 8006966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800696a:	f383 8811 	msr	BASEPRI, r3
 800696e:	f3bf 8f6f 	isb	sy
 8006972:	f3bf 8f4f 	dsb	sy
 8006976:	60fb      	str	r3, [r7, #12]
}
 8006978:	bf00      	nop
 800697a:	e7fe      	b.n	800697a <prvDeleteTCB+0x5e>
	}
 800697c:	bf00      	nop
 800697e:	3710      	adds	r7, #16
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800698a:	4b0c      	ldr	r3, [pc, #48]	; (80069bc <prvResetNextTaskUnblockTime+0x38>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d104      	bne.n	800699e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006994:	4b0a      	ldr	r3, [pc, #40]	; (80069c0 <prvResetNextTaskUnblockTime+0x3c>)
 8006996:	f04f 32ff 	mov.w	r2, #4294967295
 800699a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800699c:	e008      	b.n	80069b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800699e:	4b07      	ldr	r3, [pc, #28]	; (80069bc <prvResetNextTaskUnblockTime+0x38>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	4a04      	ldr	r2, [pc, #16]	; (80069c0 <prvResetNextTaskUnblockTime+0x3c>)
 80069ae:	6013      	str	r3, [r2, #0]
}
 80069b0:	bf00      	nop
 80069b2:	370c      	adds	r7, #12
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr
 80069bc:	20000874 	.word	0x20000874
 80069c0:	200008dc 	.word	0x200008dc

080069c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80069ca:	4b0b      	ldr	r3, [pc, #44]	; (80069f8 <xTaskGetSchedulerState+0x34>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d102      	bne.n	80069d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80069d2:	2301      	movs	r3, #1
 80069d4:	607b      	str	r3, [r7, #4]
 80069d6:	e008      	b.n	80069ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069d8:	4b08      	ldr	r3, [pc, #32]	; (80069fc <xTaskGetSchedulerState+0x38>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d102      	bne.n	80069e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80069e0:	2302      	movs	r3, #2
 80069e2:	607b      	str	r3, [r7, #4]
 80069e4:	e001      	b.n	80069ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80069e6:	2300      	movs	r3, #0
 80069e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80069ea:	687b      	ldr	r3, [r7, #4]
	}
 80069ec:	4618      	mov	r0, r3
 80069ee:	370c      	adds	r7, #12
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr
 80069f8:	200008c8 	.word	0x200008c8
 80069fc:	200008e4 	.word	0x200008e4

08006a00 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d05e      	beq.n	8006ad4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a1a:	4b31      	ldr	r3, [pc, #196]	; (8006ae0 <xTaskPriorityInherit+0xe0>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a20:	429a      	cmp	r2, r3
 8006a22:	d24e      	bcs.n	8006ac2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	699b      	ldr	r3, [r3, #24]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	db06      	blt.n	8006a3a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a2c:	4b2c      	ldr	r3, [pc, #176]	; (8006ae0 <xTaskPriorityInherit+0xe0>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a32:	f1c3 0207 	rsb	r2, r3, #7
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	6959      	ldr	r1, [r3, #20]
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a42:	4613      	mov	r3, r2
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	4413      	add	r3, r2
 8006a48:	009b      	lsls	r3, r3, #2
 8006a4a:	4a26      	ldr	r2, [pc, #152]	; (8006ae4 <xTaskPriorityInherit+0xe4>)
 8006a4c:	4413      	add	r3, r2
 8006a4e:	4299      	cmp	r1, r3
 8006a50:	d12f      	bne.n	8006ab2 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	3304      	adds	r3, #4
 8006a56:	4618      	mov	r0, r3
 8006a58:	f7fe fa88 	bl	8004f6c <uxListRemove>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d10a      	bne.n	8006a78 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a66:	2201      	movs	r2, #1
 8006a68:	fa02 f303 	lsl.w	r3, r2, r3
 8006a6c:	43da      	mvns	r2, r3
 8006a6e:	4b1e      	ldr	r3, [pc, #120]	; (8006ae8 <xTaskPriorityInherit+0xe8>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4013      	ands	r3, r2
 8006a74:	4a1c      	ldr	r2, [pc, #112]	; (8006ae8 <xTaskPriorityInherit+0xe8>)
 8006a76:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006a78:	4b19      	ldr	r3, [pc, #100]	; (8006ae0 <xTaskPriorityInherit+0xe0>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a86:	2201      	movs	r2, #1
 8006a88:	409a      	lsls	r2, r3
 8006a8a:	4b17      	ldr	r3, [pc, #92]	; (8006ae8 <xTaskPriorityInherit+0xe8>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	4a15      	ldr	r2, [pc, #84]	; (8006ae8 <xTaskPriorityInherit+0xe8>)
 8006a92:	6013      	str	r3, [r2, #0]
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a98:	4613      	mov	r3, r2
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	4413      	add	r3, r2
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	4a10      	ldr	r2, [pc, #64]	; (8006ae4 <xTaskPriorityInherit+0xe4>)
 8006aa2:	441a      	add	r2, r3
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	3304      	adds	r3, #4
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	4610      	mov	r0, r2
 8006aac:	f7fe fa01 	bl	8004eb2 <vListInsertEnd>
 8006ab0:	e004      	b.n	8006abc <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006ab2:	4b0b      	ldr	r3, [pc, #44]	; (8006ae0 <xTaskPriorityInherit+0xe0>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006abc:	2301      	movs	r3, #1
 8006abe:	60fb      	str	r3, [r7, #12]
 8006ac0:	e008      	b.n	8006ad4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ac6:	4b06      	ldr	r3, [pc, #24]	; (8006ae0 <xTaskPriorityInherit+0xe0>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d201      	bcs.n	8006ad4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
	}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3710      	adds	r7, #16
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	bf00      	nop
 8006ae0:	200007bc 	.word	0x200007bc
 8006ae4:	200007c0 	.word	0x200007c0
 8006ae8:	200008c4 	.word	0x200008c4

08006aec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b086      	sub	sp, #24
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006af8:	2300      	movs	r3, #0
 8006afa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d06e      	beq.n	8006be0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006b02:	4b3a      	ldr	r3, [pc, #232]	; (8006bec <xTaskPriorityDisinherit+0x100>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	693a      	ldr	r2, [r7, #16]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d00a      	beq.n	8006b22 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b10:	f383 8811 	msr	BASEPRI, r3
 8006b14:	f3bf 8f6f 	isb	sy
 8006b18:	f3bf 8f4f 	dsb	sy
 8006b1c:	60fb      	str	r3, [r7, #12]
}
 8006b1e:	bf00      	nop
 8006b20:	e7fe      	b.n	8006b20 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d10a      	bne.n	8006b40 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b2e:	f383 8811 	msr	BASEPRI, r3
 8006b32:	f3bf 8f6f 	isb	sy
 8006b36:	f3bf 8f4f 	dsb	sy
 8006b3a:	60bb      	str	r3, [r7, #8]
}
 8006b3c:	bf00      	nop
 8006b3e:	e7fe      	b.n	8006b3e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b44:	1e5a      	subs	r2, r3, #1
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d044      	beq.n	8006be0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d140      	bne.n	8006be0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	3304      	adds	r3, #4
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7fe fa02 	bl	8004f6c <uxListRemove>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d115      	bne.n	8006b9a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b72:	491f      	ldr	r1, [pc, #124]	; (8006bf0 <xTaskPriorityDisinherit+0x104>)
 8006b74:	4613      	mov	r3, r2
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	4413      	add	r3, r2
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	440b      	add	r3, r1
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d10a      	bne.n	8006b9a <xTaskPriorityDisinherit+0xae>
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b88:	2201      	movs	r2, #1
 8006b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b8e:	43da      	mvns	r2, r3
 8006b90:	4b18      	ldr	r3, [pc, #96]	; (8006bf4 <xTaskPriorityDisinherit+0x108>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4013      	ands	r3, r2
 8006b96:	4a17      	ldr	r2, [pc, #92]	; (8006bf4 <xTaskPriorityDisinherit+0x108>)
 8006b98:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ba6:	f1c3 0207 	rsb	r2, r3, #7
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	409a      	lsls	r2, r3
 8006bb6:	4b0f      	ldr	r3, [pc, #60]	; (8006bf4 <xTaskPriorityDisinherit+0x108>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	4a0d      	ldr	r2, [pc, #52]	; (8006bf4 <xTaskPriorityDisinherit+0x108>)
 8006bbe:	6013      	str	r3, [r2, #0]
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bc4:	4613      	mov	r3, r2
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	4413      	add	r3, r2
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	4a08      	ldr	r2, [pc, #32]	; (8006bf0 <xTaskPriorityDisinherit+0x104>)
 8006bce:	441a      	add	r2, r3
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	3304      	adds	r3, #4
 8006bd4:	4619      	mov	r1, r3
 8006bd6:	4610      	mov	r0, r2
 8006bd8:	f7fe f96b 	bl	8004eb2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006be0:	697b      	ldr	r3, [r7, #20]
	}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3718      	adds	r7, #24
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}
 8006bea:	bf00      	nop
 8006bec:	200007bc 	.word	0x200007bc
 8006bf0:	200007c0 	.word	0x200007c0
 8006bf4:	200008c4 	.word	0x200008c4

08006bf8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b088      	sub	sp, #32
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006c06:	2301      	movs	r3, #1
 8006c08:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d077      	beq.n	8006d00 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d10a      	bne.n	8006c2e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8006c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c1c:	f383 8811 	msr	BASEPRI, r3
 8006c20:	f3bf 8f6f 	isb	sy
 8006c24:	f3bf 8f4f 	dsb	sy
 8006c28:	60fb      	str	r3, [r7, #12]
}
 8006c2a:	bf00      	nop
 8006c2c:	e7fe      	b.n	8006c2c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006c2e:	69bb      	ldr	r3, [r7, #24]
 8006c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c32:	683a      	ldr	r2, [r7, #0]
 8006c34:	429a      	cmp	r2, r3
 8006c36:	d902      	bls.n	8006c3e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	61fb      	str	r3, [r7, #28]
 8006c3c:	e002      	b.n	8006c44 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006c3e:	69bb      	ldr	r3, [r7, #24]
 8006c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c42:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c48:	69fa      	ldr	r2, [r7, #28]
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d058      	beq.n	8006d00 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c52:	697a      	ldr	r2, [r7, #20]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d153      	bne.n	8006d00 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006c58:	4b2b      	ldr	r3, [pc, #172]	; (8006d08 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	69ba      	ldr	r2, [r7, #24]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d10a      	bne.n	8006c78 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8006c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c66:	f383 8811 	msr	BASEPRI, r3
 8006c6a:	f3bf 8f6f 	isb	sy
 8006c6e:	f3bf 8f4f 	dsb	sy
 8006c72:	60bb      	str	r3, [r7, #8]
}
 8006c74:	bf00      	nop
 8006c76:	e7fe      	b.n	8006c76 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c7c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	69fa      	ldr	r2, [r7, #28]
 8006c82:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006c84:	69bb      	ldr	r3, [r7, #24]
 8006c86:	699b      	ldr	r3, [r3, #24]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	db04      	blt.n	8006c96 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	f1c3 0207 	rsb	r2, r3, #7
 8006c92:	69bb      	ldr	r3, [r7, #24]
 8006c94:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	6959      	ldr	r1, [r3, #20]
 8006c9a:	693a      	ldr	r2, [r7, #16]
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	4413      	add	r3, r2
 8006ca2:	009b      	lsls	r3, r3, #2
 8006ca4:	4a19      	ldr	r2, [pc, #100]	; (8006d0c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006ca6:	4413      	add	r3, r2
 8006ca8:	4299      	cmp	r1, r3
 8006caa:	d129      	bne.n	8006d00 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	3304      	adds	r3, #4
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f7fe f95b 	bl	8004f6c <uxListRemove>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d10a      	bne.n	8006cd2 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006cbc:	69bb      	ldr	r3, [r7, #24]
 8006cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc6:	43da      	mvns	r2, r3
 8006cc8:	4b11      	ldr	r3, [pc, #68]	; (8006d10 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4013      	ands	r3, r2
 8006cce:	4a10      	ldr	r2, [pc, #64]	; (8006d10 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006cd0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006cd2:	69bb      	ldr	r3, [r7, #24]
 8006cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	409a      	lsls	r2, r3
 8006cda:	4b0d      	ldr	r3, [pc, #52]	; (8006d10 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	4a0b      	ldr	r2, [pc, #44]	; (8006d10 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006ce2:	6013      	str	r3, [r2, #0]
 8006ce4:	69bb      	ldr	r3, [r7, #24]
 8006ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ce8:	4613      	mov	r3, r2
 8006cea:	009b      	lsls	r3, r3, #2
 8006cec:	4413      	add	r3, r2
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	4a06      	ldr	r2, [pc, #24]	; (8006d0c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006cf2:	441a      	add	r2, r3
 8006cf4:	69bb      	ldr	r3, [r7, #24]
 8006cf6:	3304      	adds	r3, #4
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	4610      	mov	r0, r2
 8006cfc:	f7fe f8d9 	bl	8004eb2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d00:	bf00      	nop
 8006d02:	3720      	adds	r7, #32
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}
 8006d08:	200007bc 	.word	0x200007bc
 8006d0c:	200007c0 	.word	0x200007c0
 8006d10:	200008c4 	.word	0x200008c4

08006d14 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006d14:	b480      	push	{r7}
 8006d16:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006d18:	4b07      	ldr	r3, [pc, #28]	; (8006d38 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d004      	beq.n	8006d2a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006d20:	4b05      	ldr	r3, [pc, #20]	; (8006d38 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d26:	3201      	adds	r2, #1
 8006d28:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8006d2a:	4b03      	ldr	r3, [pc, #12]	; (8006d38 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
	}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr
 8006d38:	200007bc 	.word	0x200007bc

08006d3c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b084      	sub	sp, #16
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006d46:	4b29      	ldr	r3, [pc, #164]	; (8006dec <prvAddCurrentTaskToDelayedList+0xb0>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d4c:	4b28      	ldr	r3, [pc, #160]	; (8006df0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	3304      	adds	r3, #4
 8006d52:	4618      	mov	r0, r3
 8006d54:	f7fe f90a 	bl	8004f6c <uxListRemove>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d10b      	bne.n	8006d76 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006d5e:	4b24      	ldr	r3, [pc, #144]	; (8006df0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d64:	2201      	movs	r2, #1
 8006d66:	fa02 f303 	lsl.w	r3, r2, r3
 8006d6a:	43da      	mvns	r2, r3
 8006d6c:	4b21      	ldr	r3, [pc, #132]	; (8006df4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4013      	ands	r3, r2
 8006d72:	4a20      	ldr	r2, [pc, #128]	; (8006df4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006d74:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d7c:	d10a      	bne.n	8006d94 <prvAddCurrentTaskToDelayedList+0x58>
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d007      	beq.n	8006d94 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d84:	4b1a      	ldr	r3, [pc, #104]	; (8006df0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	3304      	adds	r3, #4
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	481a      	ldr	r0, [pc, #104]	; (8006df8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006d8e:	f7fe f890 	bl	8004eb2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006d92:	e026      	b.n	8006de2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006d94:	68fa      	ldr	r2, [r7, #12]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4413      	add	r3, r2
 8006d9a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006d9c:	4b14      	ldr	r3, [pc, #80]	; (8006df0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	68ba      	ldr	r2, [r7, #8]
 8006da2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006da4:	68ba      	ldr	r2, [r7, #8]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d209      	bcs.n	8006dc0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006dac:	4b13      	ldr	r3, [pc, #76]	; (8006dfc <prvAddCurrentTaskToDelayedList+0xc0>)
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	4b0f      	ldr	r3, [pc, #60]	; (8006df0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	3304      	adds	r3, #4
 8006db6:	4619      	mov	r1, r3
 8006db8:	4610      	mov	r0, r2
 8006dba:	f7fe f89e 	bl	8004efa <vListInsert>
}
 8006dbe:	e010      	b.n	8006de2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006dc0:	4b0f      	ldr	r3, [pc, #60]	; (8006e00 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	4b0a      	ldr	r3, [pc, #40]	; (8006df0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	3304      	adds	r3, #4
 8006dca:	4619      	mov	r1, r3
 8006dcc:	4610      	mov	r0, r2
 8006dce:	f7fe f894 	bl	8004efa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006dd2:	4b0c      	ldr	r3, [pc, #48]	; (8006e04 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	68ba      	ldr	r2, [r7, #8]
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d202      	bcs.n	8006de2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006ddc:	4a09      	ldr	r2, [pc, #36]	; (8006e04 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	6013      	str	r3, [r2, #0]
}
 8006de2:	bf00      	nop
 8006de4:	3710      	adds	r7, #16
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	bf00      	nop
 8006dec:	200008c0 	.word	0x200008c0
 8006df0:	200007bc 	.word	0x200007bc
 8006df4:	200008c4 	.word	0x200008c4
 8006df8:	200008a8 	.word	0x200008a8
 8006dfc:	20000878 	.word	0x20000878
 8006e00:	20000874 	.word	0x20000874
 8006e04:	200008dc 	.word	0x200008dc

08006e08 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b085      	sub	sp, #20
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	60b9      	str	r1, [r7, #8]
 8006e12:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	3b04      	subs	r3, #4
 8006e18:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006e20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	3b04      	subs	r3, #4
 8006e26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	f023 0201 	bic.w	r2, r3, #1
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	3b04      	subs	r3, #4
 8006e36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006e38:	4a0c      	ldr	r2, [pc, #48]	; (8006e6c <pxPortInitialiseStack+0x64>)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	3b14      	subs	r3, #20
 8006e42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	3b04      	subs	r3, #4
 8006e4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f06f 0202 	mvn.w	r2, #2
 8006e56:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	3b20      	subs	r3, #32
 8006e5c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3714      	adds	r7, #20
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr
 8006e6c:	08006e71 	.word	0x08006e71

08006e70 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006e70:	b480      	push	{r7}
 8006e72:	b085      	sub	sp, #20
 8006e74:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006e76:	2300      	movs	r3, #0
 8006e78:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006e7a:	4b12      	ldr	r3, [pc, #72]	; (8006ec4 <prvTaskExitError+0x54>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e82:	d00a      	beq.n	8006e9a <prvTaskExitError+0x2a>
	__asm volatile
 8006e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e88:	f383 8811 	msr	BASEPRI, r3
 8006e8c:	f3bf 8f6f 	isb	sy
 8006e90:	f3bf 8f4f 	dsb	sy
 8006e94:	60fb      	str	r3, [r7, #12]
}
 8006e96:	bf00      	nop
 8006e98:	e7fe      	b.n	8006e98 <prvTaskExitError+0x28>
	__asm volatile
 8006e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e9e:	f383 8811 	msr	BASEPRI, r3
 8006ea2:	f3bf 8f6f 	isb	sy
 8006ea6:	f3bf 8f4f 	dsb	sy
 8006eaa:	60bb      	str	r3, [r7, #8]
}
 8006eac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006eae:	bf00      	nop
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d0fc      	beq.n	8006eb0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006eb6:	bf00      	nop
 8006eb8:	bf00      	nop
 8006eba:	3714      	adds	r7, #20
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr
 8006ec4:	2000000c 	.word	0x2000000c
	...

08006ed0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006ed0:	4b07      	ldr	r3, [pc, #28]	; (8006ef0 <pxCurrentTCBConst2>)
 8006ed2:	6819      	ldr	r1, [r3, #0]
 8006ed4:	6808      	ldr	r0, [r1, #0]
 8006ed6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eda:	f380 8809 	msr	PSP, r0
 8006ede:	f3bf 8f6f 	isb	sy
 8006ee2:	f04f 0000 	mov.w	r0, #0
 8006ee6:	f380 8811 	msr	BASEPRI, r0
 8006eea:	4770      	bx	lr
 8006eec:	f3af 8000 	nop.w

08006ef0 <pxCurrentTCBConst2>:
 8006ef0:	200007bc 	.word	0x200007bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006ef4:	bf00      	nop
 8006ef6:	bf00      	nop

08006ef8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006ef8:	4808      	ldr	r0, [pc, #32]	; (8006f1c <prvPortStartFirstTask+0x24>)
 8006efa:	6800      	ldr	r0, [r0, #0]
 8006efc:	6800      	ldr	r0, [r0, #0]
 8006efe:	f380 8808 	msr	MSP, r0
 8006f02:	f04f 0000 	mov.w	r0, #0
 8006f06:	f380 8814 	msr	CONTROL, r0
 8006f0a:	b662      	cpsie	i
 8006f0c:	b661      	cpsie	f
 8006f0e:	f3bf 8f4f 	dsb	sy
 8006f12:	f3bf 8f6f 	isb	sy
 8006f16:	df00      	svc	0
 8006f18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006f1a:	bf00      	nop
 8006f1c:	e000ed08 	.word	0xe000ed08

08006f20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b086      	sub	sp, #24
 8006f24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006f26:	4b46      	ldr	r3, [pc, #280]	; (8007040 <xPortStartScheduler+0x120>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a46      	ldr	r2, [pc, #280]	; (8007044 <xPortStartScheduler+0x124>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d10a      	bne.n	8006f46 <xPortStartScheduler+0x26>
	__asm volatile
 8006f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f34:	f383 8811 	msr	BASEPRI, r3
 8006f38:	f3bf 8f6f 	isb	sy
 8006f3c:	f3bf 8f4f 	dsb	sy
 8006f40:	613b      	str	r3, [r7, #16]
}
 8006f42:	bf00      	nop
 8006f44:	e7fe      	b.n	8006f44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006f46:	4b3e      	ldr	r3, [pc, #248]	; (8007040 <xPortStartScheduler+0x120>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a3f      	ldr	r2, [pc, #252]	; (8007048 <xPortStartScheduler+0x128>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d10a      	bne.n	8006f66 <xPortStartScheduler+0x46>
	__asm volatile
 8006f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f54:	f383 8811 	msr	BASEPRI, r3
 8006f58:	f3bf 8f6f 	isb	sy
 8006f5c:	f3bf 8f4f 	dsb	sy
 8006f60:	60fb      	str	r3, [r7, #12]
}
 8006f62:	bf00      	nop
 8006f64:	e7fe      	b.n	8006f64 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006f66:	4b39      	ldr	r3, [pc, #228]	; (800704c <xPortStartScheduler+0x12c>)
 8006f68:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	781b      	ldrb	r3, [r3, #0]
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	22ff      	movs	r2, #255	; 0xff
 8006f76:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006f80:	78fb      	ldrb	r3, [r7, #3]
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006f88:	b2da      	uxtb	r2, r3
 8006f8a:	4b31      	ldr	r3, [pc, #196]	; (8007050 <xPortStartScheduler+0x130>)
 8006f8c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006f8e:	4b31      	ldr	r3, [pc, #196]	; (8007054 <xPortStartScheduler+0x134>)
 8006f90:	2207      	movs	r2, #7
 8006f92:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f94:	e009      	b.n	8006faa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006f96:	4b2f      	ldr	r3, [pc, #188]	; (8007054 <xPortStartScheduler+0x134>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	4a2d      	ldr	r2, [pc, #180]	; (8007054 <xPortStartScheduler+0x134>)
 8006f9e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006fa0:	78fb      	ldrb	r3, [r7, #3]
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	005b      	lsls	r3, r3, #1
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006faa:	78fb      	ldrb	r3, [r7, #3]
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fb2:	2b80      	cmp	r3, #128	; 0x80
 8006fb4:	d0ef      	beq.n	8006f96 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006fb6:	4b27      	ldr	r3, [pc, #156]	; (8007054 <xPortStartScheduler+0x134>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f1c3 0307 	rsb	r3, r3, #7
 8006fbe:	2b04      	cmp	r3, #4
 8006fc0:	d00a      	beq.n	8006fd8 <xPortStartScheduler+0xb8>
	__asm volatile
 8006fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fc6:	f383 8811 	msr	BASEPRI, r3
 8006fca:	f3bf 8f6f 	isb	sy
 8006fce:	f3bf 8f4f 	dsb	sy
 8006fd2:	60bb      	str	r3, [r7, #8]
}
 8006fd4:	bf00      	nop
 8006fd6:	e7fe      	b.n	8006fd6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006fd8:	4b1e      	ldr	r3, [pc, #120]	; (8007054 <xPortStartScheduler+0x134>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	021b      	lsls	r3, r3, #8
 8006fde:	4a1d      	ldr	r2, [pc, #116]	; (8007054 <xPortStartScheduler+0x134>)
 8006fe0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006fe2:	4b1c      	ldr	r3, [pc, #112]	; (8007054 <xPortStartScheduler+0x134>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006fea:	4a1a      	ldr	r2, [pc, #104]	; (8007054 <xPortStartScheduler+0x134>)
 8006fec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	b2da      	uxtb	r2, r3
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006ff6:	4b18      	ldr	r3, [pc, #96]	; (8007058 <xPortStartScheduler+0x138>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a17      	ldr	r2, [pc, #92]	; (8007058 <xPortStartScheduler+0x138>)
 8006ffc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007000:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007002:	4b15      	ldr	r3, [pc, #84]	; (8007058 <xPortStartScheduler+0x138>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a14      	ldr	r2, [pc, #80]	; (8007058 <xPortStartScheduler+0x138>)
 8007008:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800700c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800700e:	f000 f8dd 	bl	80071cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007012:	4b12      	ldr	r3, [pc, #72]	; (800705c <xPortStartScheduler+0x13c>)
 8007014:	2200      	movs	r2, #0
 8007016:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007018:	f000 f8fc 	bl	8007214 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800701c:	4b10      	ldr	r3, [pc, #64]	; (8007060 <xPortStartScheduler+0x140>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a0f      	ldr	r2, [pc, #60]	; (8007060 <xPortStartScheduler+0x140>)
 8007022:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007026:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007028:	f7ff ff66 	bl	8006ef8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800702c:	f7ff fa84 	bl	8006538 <vTaskSwitchContext>
	prvTaskExitError();
 8007030:	f7ff ff1e 	bl	8006e70 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007034:	2300      	movs	r3, #0
}
 8007036:	4618      	mov	r0, r3
 8007038:	3718      	adds	r7, #24
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}
 800703e:	bf00      	nop
 8007040:	e000ed00 	.word	0xe000ed00
 8007044:	410fc271 	.word	0x410fc271
 8007048:	410fc270 	.word	0x410fc270
 800704c:	e000e400 	.word	0xe000e400
 8007050:	200008e8 	.word	0x200008e8
 8007054:	200008ec 	.word	0x200008ec
 8007058:	e000ed20 	.word	0xe000ed20
 800705c:	2000000c 	.word	0x2000000c
 8007060:	e000ef34 	.word	0xe000ef34

08007064 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007064:	b480      	push	{r7}
 8007066:	b083      	sub	sp, #12
 8007068:	af00      	add	r7, sp, #0
	__asm volatile
 800706a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800706e:	f383 8811 	msr	BASEPRI, r3
 8007072:	f3bf 8f6f 	isb	sy
 8007076:	f3bf 8f4f 	dsb	sy
 800707a:	607b      	str	r3, [r7, #4]
}
 800707c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800707e:	4b0f      	ldr	r3, [pc, #60]	; (80070bc <vPortEnterCritical+0x58>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	3301      	adds	r3, #1
 8007084:	4a0d      	ldr	r2, [pc, #52]	; (80070bc <vPortEnterCritical+0x58>)
 8007086:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007088:	4b0c      	ldr	r3, [pc, #48]	; (80070bc <vPortEnterCritical+0x58>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	2b01      	cmp	r3, #1
 800708e:	d10f      	bne.n	80070b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007090:	4b0b      	ldr	r3, [pc, #44]	; (80070c0 <vPortEnterCritical+0x5c>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	b2db      	uxtb	r3, r3
 8007096:	2b00      	cmp	r3, #0
 8007098:	d00a      	beq.n	80070b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800709a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800709e:	f383 8811 	msr	BASEPRI, r3
 80070a2:	f3bf 8f6f 	isb	sy
 80070a6:	f3bf 8f4f 	dsb	sy
 80070aa:	603b      	str	r3, [r7, #0]
}
 80070ac:	bf00      	nop
 80070ae:	e7fe      	b.n	80070ae <vPortEnterCritical+0x4a>
	}
}
 80070b0:	bf00      	nop
 80070b2:	370c      	adds	r7, #12
 80070b4:	46bd      	mov	sp, r7
 80070b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ba:	4770      	bx	lr
 80070bc:	2000000c 	.word	0x2000000c
 80070c0:	e000ed04 	.word	0xe000ed04

080070c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80070ca:	4b12      	ldr	r3, [pc, #72]	; (8007114 <vPortExitCritical+0x50>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d10a      	bne.n	80070e8 <vPortExitCritical+0x24>
	__asm volatile
 80070d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d6:	f383 8811 	msr	BASEPRI, r3
 80070da:	f3bf 8f6f 	isb	sy
 80070de:	f3bf 8f4f 	dsb	sy
 80070e2:	607b      	str	r3, [r7, #4]
}
 80070e4:	bf00      	nop
 80070e6:	e7fe      	b.n	80070e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80070e8:	4b0a      	ldr	r3, [pc, #40]	; (8007114 <vPortExitCritical+0x50>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	3b01      	subs	r3, #1
 80070ee:	4a09      	ldr	r2, [pc, #36]	; (8007114 <vPortExitCritical+0x50>)
 80070f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80070f2:	4b08      	ldr	r3, [pc, #32]	; (8007114 <vPortExitCritical+0x50>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d105      	bne.n	8007106 <vPortExitCritical+0x42>
 80070fa:	2300      	movs	r3, #0
 80070fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	f383 8811 	msr	BASEPRI, r3
}
 8007104:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007106:	bf00      	nop
 8007108:	370c      	adds	r7, #12
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop
 8007114:	2000000c 	.word	0x2000000c
	...

08007120 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007120:	f3ef 8009 	mrs	r0, PSP
 8007124:	f3bf 8f6f 	isb	sy
 8007128:	4b15      	ldr	r3, [pc, #84]	; (8007180 <pxCurrentTCBConst>)
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	f01e 0f10 	tst.w	lr, #16
 8007130:	bf08      	it	eq
 8007132:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007136:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800713a:	6010      	str	r0, [r2, #0]
 800713c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007140:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007144:	f380 8811 	msr	BASEPRI, r0
 8007148:	f3bf 8f4f 	dsb	sy
 800714c:	f3bf 8f6f 	isb	sy
 8007150:	f7ff f9f2 	bl	8006538 <vTaskSwitchContext>
 8007154:	f04f 0000 	mov.w	r0, #0
 8007158:	f380 8811 	msr	BASEPRI, r0
 800715c:	bc09      	pop	{r0, r3}
 800715e:	6819      	ldr	r1, [r3, #0]
 8007160:	6808      	ldr	r0, [r1, #0]
 8007162:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007166:	f01e 0f10 	tst.w	lr, #16
 800716a:	bf08      	it	eq
 800716c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007170:	f380 8809 	msr	PSP, r0
 8007174:	f3bf 8f6f 	isb	sy
 8007178:	4770      	bx	lr
 800717a:	bf00      	nop
 800717c:	f3af 8000 	nop.w

08007180 <pxCurrentTCBConst>:
 8007180:	200007bc 	.word	0x200007bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007184:	bf00      	nop
 8007186:	bf00      	nop

08007188 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
	__asm volatile
 800718e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007192:	f383 8811 	msr	BASEPRI, r3
 8007196:	f3bf 8f6f 	isb	sy
 800719a:	f3bf 8f4f 	dsb	sy
 800719e:	607b      	str	r3, [r7, #4]
}
 80071a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80071a2:	f7ff f911 	bl	80063c8 <xTaskIncrementTick>
 80071a6:	4603      	mov	r3, r0
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d003      	beq.n	80071b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80071ac:	4b06      	ldr	r3, [pc, #24]	; (80071c8 <SysTick_Handler+0x40>)
 80071ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071b2:	601a      	str	r2, [r3, #0]
 80071b4:	2300      	movs	r3, #0
 80071b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	f383 8811 	msr	BASEPRI, r3
}
 80071be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80071c0:	bf00      	nop
 80071c2:	3708      	adds	r7, #8
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}
 80071c8:	e000ed04 	.word	0xe000ed04

080071cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80071cc:	b480      	push	{r7}
 80071ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80071d0:	4b0b      	ldr	r3, [pc, #44]	; (8007200 <vPortSetupTimerInterrupt+0x34>)
 80071d2:	2200      	movs	r2, #0
 80071d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80071d6:	4b0b      	ldr	r3, [pc, #44]	; (8007204 <vPortSetupTimerInterrupt+0x38>)
 80071d8:	2200      	movs	r2, #0
 80071da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80071dc:	4b0a      	ldr	r3, [pc, #40]	; (8007208 <vPortSetupTimerInterrupt+0x3c>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a0a      	ldr	r2, [pc, #40]	; (800720c <vPortSetupTimerInterrupt+0x40>)
 80071e2:	fba2 2303 	umull	r2, r3, r2, r3
 80071e6:	099b      	lsrs	r3, r3, #6
 80071e8:	4a09      	ldr	r2, [pc, #36]	; (8007210 <vPortSetupTimerInterrupt+0x44>)
 80071ea:	3b01      	subs	r3, #1
 80071ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80071ee:	4b04      	ldr	r3, [pc, #16]	; (8007200 <vPortSetupTimerInterrupt+0x34>)
 80071f0:	2207      	movs	r2, #7
 80071f2:	601a      	str	r2, [r3, #0]
}
 80071f4:	bf00      	nop
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop
 8007200:	e000e010 	.word	0xe000e010
 8007204:	e000e018 	.word	0xe000e018
 8007208:	20000000 	.word	0x20000000
 800720c:	10624dd3 	.word	0x10624dd3
 8007210:	e000e014 	.word	0xe000e014

08007214 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007214:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007224 <vPortEnableVFP+0x10>
 8007218:	6801      	ldr	r1, [r0, #0]
 800721a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800721e:	6001      	str	r1, [r0, #0]
 8007220:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007222:	bf00      	nop
 8007224:	e000ed88 	.word	0xe000ed88

08007228 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800722e:	f3ef 8305 	mrs	r3, IPSR
 8007232:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2b0f      	cmp	r3, #15
 8007238:	d914      	bls.n	8007264 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800723a:	4a17      	ldr	r2, [pc, #92]	; (8007298 <vPortValidateInterruptPriority+0x70>)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	4413      	add	r3, r2
 8007240:	781b      	ldrb	r3, [r3, #0]
 8007242:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007244:	4b15      	ldr	r3, [pc, #84]	; (800729c <vPortValidateInterruptPriority+0x74>)
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	7afa      	ldrb	r2, [r7, #11]
 800724a:	429a      	cmp	r2, r3
 800724c:	d20a      	bcs.n	8007264 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800724e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007252:	f383 8811 	msr	BASEPRI, r3
 8007256:	f3bf 8f6f 	isb	sy
 800725a:	f3bf 8f4f 	dsb	sy
 800725e:	607b      	str	r3, [r7, #4]
}
 8007260:	bf00      	nop
 8007262:	e7fe      	b.n	8007262 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007264:	4b0e      	ldr	r3, [pc, #56]	; (80072a0 <vPortValidateInterruptPriority+0x78>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800726c:	4b0d      	ldr	r3, [pc, #52]	; (80072a4 <vPortValidateInterruptPriority+0x7c>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	429a      	cmp	r2, r3
 8007272:	d90a      	bls.n	800728a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007278:	f383 8811 	msr	BASEPRI, r3
 800727c:	f3bf 8f6f 	isb	sy
 8007280:	f3bf 8f4f 	dsb	sy
 8007284:	603b      	str	r3, [r7, #0]
}
 8007286:	bf00      	nop
 8007288:	e7fe      	b.n	8007288 <vPortValidateInterruptPriority+0x60>
	}
 800728a:	bf00      	nop
 800728c:	3714      	adds	r7, #20
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop
 8007298:	e000e3f0 	.word	0xe000e3f0
 800729c:	200008e8 	.word	0x200008e8
 80072a0:	e000ed0c 	.word	0xe000ed0c
 80072a4:	200008ec 	.word	0x200008ec

080072a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b08a      	sub	sp, #40	; 0x28
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80072b0:	2300      	movs	r3, #0
 80072b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80072b4:	f7fe ffde 	bl	8006274 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80072b8:	4b5b      	ldr	r3, [pc, #364]	; (8007428 <pvPortMalloc+0x180>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d101      	bne.n	80072c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80072c0:	f000 f920 	bl	8007504 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80072c4:	4b59      	ldr	r3, [pc, #356]	; (800742c <pvPortMalloc+0x184>)
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	4013      	ands	r3, r2
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f040 8093 	bne.w	80073f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d01d      	beq.n	8007314 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80072d8:	2208      	movs	r2, #8
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	4413      	add	r3, r2
 80072de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f003 0307 	and.w	r3, r3, #7
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d014      	beq.n	8007314 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	f023 0307 	bic.w	r3, r3, #7
 80072f0:	3308      	adds	r3, #8
 80072f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f003 0307 	and.w	r3, r3, #7
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d00a      	beq.n	8007314 <pvPortMalloc+0x6c>
	__asm volatile
 80072fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007302:	f383 8811 	msr	BASEPRI, r3
 8007306:	f3bf 8f6f 	isb	sy
 800730a:	f3bf 8f4f 	dsb	sy
 800730e:	617b      	str	r3, [r7, #20]
}
 8007310:	bf00      	nop
 8007312:	e7fe      	b.n	8007312 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d06e      	beq.n	80073f8 <pvPortMalloc+0x150>
 800731a:	4b45      	ldr	r3, [pc, #276]	; (8007430 <pvPortMalloc+0x188>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	429a      	cmp	r2, r3
 8007322:	d869      	bhi.n	80073f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007324:	4b43      	ldr	r3, [pc, #268]	; (8007434 <pvPortMalloc+0x18c>)
 8007326:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007328:	4b42      	ldr	r3, [pc, #264]	; (8007434 <pvPortMalloc+0x18c>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800732e:	e004      	b.n	800733a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007332:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800733a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	429a      	cmp	r2, r3
 8007342:	d903      	bls.n	800734c <pvPortMalloc+0xa4>
 8007344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d1f1      	bne.n	8007330 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800734c:	4b36      	ldr	r3, [pc, #216]	; (8007428 <pvPortMalloc+0x180>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007352:	429a      	cmp	r2, r3
 8007354:	d050      	beq.n	80073f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007356:	6a3b      	ldr	r3, [r7, #32]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2208      	movs	r2, #8
 800735c:	4413      	add	r3, r2
 800735e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	6a3b      	ldr	r3, [r7, #32]
 8007366:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800736a:	685a      	ldr	r2, [r3, #4]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	1ad2      	subs	r2, r2, r3
 8007370:	2308      	movs	r3, #8
 8007372:	005b      	lsls	r3, r3, #1
 8007374:	429a      	cmp	r2, r3
 8007376:	d91f      	bls.n	80073b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007378:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	4413      	add	r3, r2
 800737e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007380:	69bb      	ldr	r3, [r7, #24]
 8007382:	f003 0307 	and.w	r3, r3, #7
 8007386:	2b00      	cmp	r3, #0
 8007388:	d00a      	beq.n	80073a0 <pvPortMalloc+0xf8>
	__asm volatile
 800738a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800738e:	f383 8811 	msr	BASEPRI, r3
 8007392:	f3bf 8f6f 	isb	sy
 8007396:	f3bf 8f4f 	dsb	sy
 800739a:	613b      	str	r3, [r7, #16]
}
 800739c:	bf00      	nop
 800739e:	e7fe      	b.n	800739e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80073a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a2:	685a      	ldr	r2, [r3, #4]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	1ad2      	subs	r2, r2, r3
 80073a8:	69bb      	ldr	r3, [r7, #24]
 80073aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80073ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80073b2:	69b8      	ldr	r0, [r7, #24]
 80073b4:	f000 f908 	bl	80075c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80073b8:	4b1d      	ldr	r3, [pc, #116]	; (8007430 <pvPortMalloc+0x188>)
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	1ad3      	subs	r3, r2, r3
 80073c2:	4a1b      	ldr	r2, [pc, #108]	; (8007430 <pvPortMalloc+0x188>)
 80073c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80073c6:	4b1a      	ldr	r3, [pc, #104]	; (8007430 <pvPortMalloc+0x188>)
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	4b1b      	ldr	r3, [pc, #108]	; (8007438 <pvPortMalloc+0x190>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d203      	bcs.n	80073da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80073d2:	4b17      	ldr	r3, [pc, #92]	; (8007430 <pvPortMalloc+0x188>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a18      	ldr	r2, [pc, #96]	; (8007438 <pvPortMalloc+0x190>)
 80073d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80073da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073dc:	685a      	ldr	r2, [r3, #4]
 80073de:	4b13      	ldr	r3, [pc, #76]	; (800742c <pvPortMalloc+0x184>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	431a      	orrs	r2, r3
 80073e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80073e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ea:	2200      	movs	r2, #0
 80073ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80073ee:	4b13      	ldr	r3, [pc, #76]	; (800743c <pvPortMalloc+0x194>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	3301      	adds	r3, #1
 80073f4:	4a11      	ldr	r2, [pc, #68]	; (800743c <pvPortMalloc+0x194>)
 80073f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80073f8:	f7fe ff4a 	bl	8006290 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80073fc:	69fb      	ldr	r3, [r7, #28]
 80073fe:	f003 0307 	and.w	r3, r3, #7
 8007402:	2b00      	cmp	r3, #0
 8007404:	d00a      	beq.n	800741c <pvPortMalloc+0x174>
	__asm volatile
 8007406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800740a:	f383 8811 	msr	BASEPRI, r3
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	f3bf 8f4f 	dsb	sy
 8007416:	60fb      	str	r3, [r7, #12]
}
 8007418:	bf00      	nop
 800741a:	e7fe      	b.n	800741a <pvPortMalloc+0x172>
	return pvReturn;
 800741c:	69fb      	ldr	r3, [r7, #28]
}
 800741e:	4618      	mov	r0, r3
 8007420:	3728      	adds	r7, #40	; 0x28
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	20003008 	.word	0x20003008
 800742c:	2000301c 	.word	0x2000301c
 8007430:	2000300c 	.word	0x2000300c
 8007434:	20003000 	.word	0x20003000
 8007438:	20003010 	.word	0x20003010
 800743c:	20003014 	.word	0x20003014

08007440 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b086      	sub	sp, #24
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d04d      	beq.n	80074ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007452:	2308      	movs	r3, #8
 8007454:	425b      	negs	r3, r3
 8007456:	697a      	ldr	r2, [r7, #20]
 8007458:	4413      	add	r3, r2
 800745a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	685a      	ldr	r2, [r3, #4]
 8007464:	4b24      	ldr	r3, [pc, #144]	; (80074f8 <vPortFree+0xb8>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4013      	ands	r3, r2
 800746a:	2b00      	cmp	r3, #0
 800746c:	d10a      	bne.n	8007484 <vPortFree+0x44>
	__asm volatile
 800746e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007472:	f383 8811 	msr	BASEPRI, r3
 8007476:	f3bf 8f6f 	isb	sy
 800747a:	f3bf 8f4f 	dsb	sy
 800747e:	60fb      	str	r3, [r7, #12]
}
 8007480:	bf00      	nop
 8007482:	e7fe      	b.n	8007482 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d00a      	beq.n	80074a2 <vPortFree+0x62>
	__asm volatile
 800748c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007490:	f383 8811 	msr	BASEPRI, r3
 8007494:	f3bf 8f6f 	isb	sy
 8007498:	f3bf 8f4f 	dsb	sy
 800749c:	60bb      	str	r3, [r7, #8]
}
 800749e:	bf00      	nop
 80074a0:	e7fe      	b.n	80074a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	685a      	ldr	r2, [r3, #4]
 80074a6:	4b14      	ldr	r3, [pc, #80]	; (80074f8 <vPortFree+0xb8>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4013      	ands	r3, r2
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d01e      	beq.n	80074ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d11a      	bne.n	80074ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	685a      	ldr	r2, [r3, #4]
 80074bc:	4b0e      	ldr	r3, [pc, #56]	; (80074f8 <vPortFree+0xb8>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	43db      	mvns	r3, r3
 80074c2:	401a      	ands	r2, r3
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80074c8:	f7fe fed4 	bl	8006274 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	685a      	ldr	r2, [r3, #4]
 80074d0:	4b0a      	ldr	r3, [pc, #40]	; (80074fc <vPortFree+0xbc>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4413      	add	r3, r2
 80074d6:	4a09      	ldr	r2, [pc, #36]	; (80074fc <vPortFree+0xbc>)
 80074d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80074da:	6938      	ldr	r0, [r7, #16]
 80074dc:	f000 f874 	bl	80075c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80074e0:	4b07      	ldr	r3, [pc, #28]	; (8007500 <vPortFree+0xc0>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	3301      	adds	r3, #1
 80074e6:	4a06      	ldr	r2, [pc, #24]	; (8007500 <vPortFree+0xc0>)
 80074e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80074ea:	f7fe fed1 	bl	8006290 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80074ee:	bf00      	nop
 80074f0:	3718      	adds	r7, #24
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}
 80074f6:	bf00      	nop
 80074f8:	2000301c 	.word	0x2000301c
 80074fc:	2000300c 	.word	0x2000300c
 8007500:	20003018 	.word	0x20003018

08007504 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007504:	b480      	push	{r7}
 8007506:	b085      	sub	sp, #20
 8007508:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800750a:	f242 7310 	movw	r3, #10000	; 0x2710
 800750e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007510:	4b27      	ldr	r3, [pc, #156]	; (80075b0 <prvHeapInit+0xac>)
 8007512:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f003 0307 	and.w	r3, r3, #7
 800751a:	2b00      	cmp	r3, #0
 800751c:	d00c      	beq.n	8007538 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	3307      	adds	r3, #7
 8007522:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f023 0307 	bic.w	r3, r3, #7
 800752a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800752c:	68ba      	ldr	r2, [r7, #8]
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	1ad3      	subs	r3, r2, r3
 8007532:	4a1f      	ldr	r2, [pc, #124]	; (80075b0 <prvHeapInit+0xac>)
 8007534:	4413      	add	r3, r2
 8007536:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800753c:	4a1d      	ldr	r2, [pc, #116]	; (80075b4 <prvHeapInit+0xb0>)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007542:	4b1c      	ldr	r3, [pc, #112]	; (80075b4 <prvHeapInit+0xb0>)
 8007544:	2200      	movs	r2, #0
 8007546:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	68ba      	ldr	r2, [r7, #8]
 800754c:	4413      	add	r3, r2
 800754e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007550:	2208      	movs	r2, #8
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	1a9b      	subs	r3, r3, r2
 8007556:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	f023 0307 	bic.w	r3, r3, #7
 800755e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	4a15      	ldr	r2, [pc, #84]	; (80075b8 <prvHeapInit+0xb4>)
 8007564:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007566:	4b14      	ldr	r3, [pc, #80]	; (80075b8 <prvHeapInit+0xb4>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	2200      	movs	r2, #0
 800756c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800756e:	4b12      	ldr	r3, [pc, #72]	; (80075b8 <prvHeapInit+0xb4>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	2200      	movs	r2, #0
 8007574:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	68fa      	ldr	r2, [r7, #12]
 800757e:	1ad2      	subs	r2, r2, r3
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007584:	4b0c      	ldr	r3, [pc, #48]	; (80075b8 <prvHeapInit+0xb4>)
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	4a0a      	ldr	r2, [pc, #40]	; (80075bc <prvHeapInit+0xb8>)
 8007592:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	4a09      	ldr	r2, [pc, #36]	; (80075c0 <prvHeapInit+0xbc>)
 800759a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800759c:	4b09      	ldr	r3, [pc, #36]	; (80075c4 <prvHeapInit+0xc0>)
 800759e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80075a2:	601a      	str	r2, [r3, #0]
}
 80075a4:	bf00      	nop
 80075a6:	3714      	adds	r7, #20
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr
 80075b0:	200008f0 	.word	0x200008f0
 80075b4:	20003000 	.word	0x20003000
 80075b8:	20003008 	.word	0x20003008
 80075bc:	20003010 	.word	0x20003010
 80075c0:	2000300c 	.word	0x2000300c
 80075c4:	2000301c 	.word	0x2000301c

080075c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80075c8:	b480      	push	{r7}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80075d0:	4b28      	ldr	r3, [pc, #160]	; (8007674 <prvInsertBlockIntoFreeList+0xac>)
 80075d2:	60fb      	str	r3, [r7, #12]
 80075d4:	e002      	b.n	80075dc <prvInsertBlockIntoFreeList+0x14>
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	60fb      	str	r3, [r7, #12]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	429a      	cmp	r2, r3
 80075e4:	d8f7      	bhi.n	80075d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	68ba      	ldr	r2, [r7, #8]
 80075f0:	4413      	add	r3, r2
 80075f2:	687a      	ldr	r2, [r7, #4]
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d108      	bne.n	800760a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	685a      	ldr	r2, [r3, #4]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	441a      	add	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	68ba      	ldr	r2, [r7, #8]
 8007614:	441a      	add	r2, r3
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	429a      	cmp	r2, r3
 800761c:	d118      	bne.n	8007650 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	4b15      	ldr	r3, [pc, #84]	; (8007678 <prvInsertBlockIntoFreeList+0xb0>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	429a      	cmp	r2, r3
 8007628:	d00d      	beq.n	8007646 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685a      	ldr	r2, [r3, #4]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	441a      	add	r2, r3
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	681a      	ldr	r2, [r3, #0]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	601a      	str	r2, [r3, #0]
 8007644:	e008      	b.n	8007658 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007646:	4b0c      	ldr	r3, [pc, #48]	; (8007678 <prvInsertBlockIntoFreeList+0xb0>)
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	601a      	str	r2, [r3, #0]
 800764e:	e003      	b.n	8007658 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681a      	ldr	r2, [r3, #0]
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007658:	68fa      	ldr	r2, [r7, #12]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	429a      	cmp	r2, r3
 800765e:	d002      	beq.n	8007666 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	687a      	ldr	r2, [r7, #4]
 8007664:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007666:	bf00      	nop
 8007668:	3714      	adds	r7, #20
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop
 8007674:	20003000 	.word	0x20003000
 8007678:	20003008 	.word	0x20003008

0800767c <__errno>:
 800767c:	4b01      	ldr	r3, [pc, #4]	; (8007684 <__errno+0x8>)
 800767e:	6818      	ldr	r0, [r3, #0]
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop
 8007684:	20000010 	.word	0x20000010

08007688 <std>:
 8007688:	2300      	movs	r3, #0
 800768a:	b510      	push	{r4, lr}
 800768c:	4604      	mov	r4, r0
 800768e:	e9c0 3300 	strd	r3, r3, [r0]
 8007692:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007696:	6083      	str	r3, [r0, #8]
 8007698:	8181      	strh	r1, [r0, #12]
 800769a:	6643      	str	r3, [r0, #100]	; 0x64
 800769c:	81c2      	strh	r2, [r0, #14]
 800769e:	6183      	str	r3, [r0, #24]
 80076a0:	4619      	mov	r1, r3
 80076a2:	2208      	movs	r2, #8
 80076a4:	305c      	adds	r0, #92	; 0x5c
 80076a6:	f000 f91a 	bl	80078de <memset>
 80076aa:	4b05      	ldr	r3, [pc, #20]	; (80076c0 <std+0x38>)
 80076ac:	6263      	str	r3, [r4, #36]	; 0x24
 80076ae:	4b05      	ldr	r3, [pc, #20]	; (80076c4 <std+0x3c>)
 80076b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80076b2:	4b05      	ldr	r3, [pc, #20]	; (80076c8 <std+0x40>)
 80076b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80076b6:	4b05      	ldr	r3, [pc, #20]	; (80076cc <std+0x44>)
 80076b8:	6224      	str	r4, [r4, #32]
 80076ba:	6323      	str	r3, [r4, #48]	; 0x30
 80076bc:	bd10      	pop	{r4, pc}
 80076be:	bf00      	nop
 80076c0:	08007b3d 	.word	0x08007b3d
 80076c4:	08007b5f 	.word	0x08007b5f
 80076c8:	08007b97 	.word	0x08007b97
 80076cc:	08007bbb 	.word	0x08007bbb

080076d0 <_cleanup_r>:
 80076d0:	4901      	ldr	r1, [pc, #4]	; (80076d8 <_cleanup_r+0x8>)
 80076d2:	f000 b8af 	b.w	8007834 <_fwalk_reent>
 80076d6:	bf00      	nop
 80076d8:	08007d15 	.word	0x08007d15

080076dc <__sfmoreglue>:
 80076dc:	b570      	push	{r4, r5, r6, lr}
 80076de:	2268      	movs	r2, #104	; 0x68
 80076e0:	1e4d      	subs	r5, r1, #1
 80076e2:	4355      	muls	r5, r2
 80076e4:	460e      	mov	r6, r1
 80076e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80076ea:	f000 f921 	bl	8007930 <_malloc_r>
 80076ee:	4604      	mov	r4, r0
 80076f0:	b140      	cbz	r0, 8007704 <__sfmoreglue+0x28>
 80076f2:	2100      	movs	r1, #0
 80076f4:	e9c0 1600 	strd	r1, r6, [r0]
 80076f8:	300c      	adds	r0, #12
 80076fa:	60a0      	str	r0, [r4, #8]
 80076fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007700:	f000 f8ed 	bl	80078de <memset>
 8007704:	4620      	mov	r0, r4
 8007706:	bd70      	pop	{r4, r5, r6, pc}

08007708 <__sfp_lock_acquire>:
 8007708:	4801      	ldr	r0, [pc, #4]	; (8007710 <__sfp_lock_acquire+0x8>)
 800770a:	f000 b8d8 	b.w	80078be <__retarget_lock_acquire_recursive>
 800770e:	bf00      	nop
 8007710:	20003021 	.word	0x20003021

08007714 <__sfp_lock_release>:
 8007714:	4801      	ldr	r0, [pc, #4]	; (800771c <__sfp_lock_release+0x8>)
 8007716:	f000 b8d3 	b.w	80078c0 <__retarget_lock_release_recursive>
 800771a:	bf00      	nop
 800771c:	20003021 	.word	0x20003021

08007720 <__sinit_lock_acquire>:
 8007720:	4801      	ldr	r0, [pc, #4]	; (8007728 <__sinit_lock_acquire+0x8>)
 8007722:	f000 b8cc 	b.w	80078be <__retarget_lock_acquire_recursive>
 8007726:	bf00      	nop
 8007728:	20003022 	.word	0x20003022

0800772c <__sinit_lock_release>:
 800772c:	4801      	ldr	r0, [pc, #4]	; (8007734 <__sinit_lock_release+0x8>)
 800772e:	f000 b8c7 	b.w	80078c0 <__retarget_lock_release_recursive>
 8007732:	bf00      	nop
 8007734:	20003022 	.word	0x20003022

08007738 <__sinit>:
 8007738:	b510      	push	{r4, lr}
 800773a:	4604      	mov	r4, r0
 800773c:	f7ff fff0 	bl	8007720 <__sinit_lock_acquire>
 8007740:	69a3      	ldr	r3, [r4, #24]
 8007742:	b11b      	cbz	r3, 800774c <__sinit+0x14>
 8007744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007748:	f7ff bff0 	b.w	800772c <__sinit_lock_release>
 800774c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007750:	6523      	str	r3, [r4, #80]	; 0x50
 8007752:	4b13      	ldr	r3, [pc, #76]	; (80077a0 <__sinit+0x68>)
 8007754:	4a13      	ldr	r2, [pc, #76]	; (80077a4 <__sinit+0x6c>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	62a2      	str	r2, [r4, #40]	; 0x28
 800775a:	42a3      	cmp	r3, r4
 800775c:	bf04      	itt	eq
 800775e:	2301      	moveq	r3, #1
 8007760:	61a3      	streq	r3, [r4, #24]
 8007762:	4620      	mov	r0, r4
 8007764:	f000 f820 	bl	80077a8 <__sfp>
 8007768:	6060      	str	r0, [r4, #4]
 800776a:	4620      	mov	r0, r4
 800776c:	f000 f81c 	bl	80077a8 <__sfp>
 8007770:	60a0      	str	r0, [r4, #8]
 8007772:	4620      	mov	r0, r4
 8007774:	f000 f818 	bl	80077a8 <__sfp>
 8007778:	2200      	movs	r2, #0
 800777a:	60e0      	str	r0, [r4, #12]
 800777c:	2104      	movs	r1, #4
 800777e:	6860      	ldr	r0, [r4, #4]
 8007780:	f7ff ff82 	bl	8007688 <std>
 8007784:	68a0      	ldr	r0, [r4, #8]
 8007786:	2201      	movs	r2, #1
 8007788:	2109      	movs	r1, #9
 800778a:	f7ff ff7d 	bl	8007688 <std>
 800778e:	68e0      	ldr	r0, [r4, #12]
 8007790:	2202      	movs	r2, #2
 8007792:	2112      	movs	r1, #18
 8007794:	f7ff ff78 	bl	8007688 <std>
 8007798:	2301      	movs	r3, #1
 800779a:	61a3      	str	r3, [r4, #24]
 800779c:	e7d2      	b.n	8007744 <__sinit+0xc>
 800779e:	bf00      	nop
 80077a0:	0800886c 	.word	0x0800886c
 80077a4:	080076d1 	.word	0x080076d1

080077a8 <__sfp>:
 80077a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077aa:	4607      	mov	r7, r0
 80077ac:	f7ff ffac 	bl	8007708 <__sfp_lock_acquire>
 80077b0:	4b1e      	ldr	r3, [pc, #120]	; (800782c <__sfp+0x84>)
 80077b2:	681e      	ldr	r6, [r3, #0]
 80077b4:	69b3      	ldr	r3, [r6, #24]
 80077b6:	b913      	cbnz	r3, 80077be <__sfp+0x16>
 80077b8:	4630      	mov	r0, r6
 80077ba:	f7ff ffbd 	bl	8007738 <__sinit>
 80077be:	3648      	adds	r6, #72	; 0x48
 80077c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80077c4:	3b01      	subs	r3, #1
 80077c6:	d503      	bpl.n	80077d0 <__sfp+0x28>
 80077c8:	6833      	ldr	r3, [r6, #0]
 80077ca:	b30b      	cbz	r3, 8007810 <__sfp+0x68>
 80077cc:	6836      	ldr	r6, [r6, #0]
 80077ce:	e7f7      	b.n	80077c0 <__sfp+0x18>
 80077d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80077d4:	b9d5      	cbnz	r5, 800780c <__sfp+0x64>
 80077d6:	4b16      	ldr	r3, [pc, #88]	; (8007830 <__sfp+0x88>)
 80077d8:	60e3      	str	r3, [r4, #12]
 80077da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80077de:	6665      	str	r5, [r4, #100]	; 0x64
 80077e0:	f000 f86c 	bl	80078bc <__retarget_lock_init_recursive>
 80077e4:	f7ff ff96 	bl	8007714 <__sfp_lock_release>
 80077e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80077ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80077f0:	6025      	str	r5, [r4, #0]
 80077f2:	61a5      	str	r5, [r4, #24]
 80077f4:	2208      	movs	r2, #8
 80077f6:	4629      	mov	r1, r5
 80077f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80077fc:	f000 f86f 	bl	80078de <memset>
 8007800:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007804:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007808:	4620      	mov	r0, r4
 800780a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800780c:	3468      	adds	r4, #104	; 0x68
 800780e:	e7d9      	b.n	80077c4 <__sfp+0x1c>
 8007810:	2104      	movs	r1, #4
 8007812:	4638      	mov	r0, r7
 8007814:	f7ff ff62 	bl	80076dc <__sfmoreglue>
 8007818:	4604      	mov	r4, r0
 800781a:	6030      	str	r0, [r6, #0]
 800781c:	2800      	cmp	r0, #0
 800781e:	d1d5      	bne.n	80077cc <__sfp+0x24>
 8007820:	f7ff ff78 	bl	8007714 <__sfp_lock_release>
 8007824:	230c      	movs	r3, #12
 8007826:	603b      	str	r3, [r7, #0]
 8007828:	e7ee      	b.n	8007808 <__sfp+0x60>
 800782a:	bf00      	nop
 800782c:	0800886c 	.word	0x0800886c
 8007830:	ffff0001 	.word	0xffff0001

08007834 <_fwalk_reent>:
 8007834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007838:	4606      	mov	r6, r0
 800783a:	4688      	mov	r8, r1
 800783c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007840:	2700      	movs	r7, #0
 8007842:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007846:	f1b9 0901 	subs.w	r9, r9, #1
 800784a:	d505      	bpl.n	8007858 <_fwalk_reent+0x24>
 800784c:	6824      	ldr	r4, [r4, #0]
 800784e:	2c00      	cmp	r4, #0
 8007850:	d1f7      	bne.n	8007842 <_fwalk_reent+0xe>
 8007852:	4638      	mov	r0, r7
 8007854:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007858:	89ab      	ldrh	r3, [r5, #12]
 800785a:	2b01      	cmp	r3, #1
 800785c:	d907      	bls.n	800786e <_fwalk_reent+0x3a>
 800785e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007862:	3301      	adds	r3, #1
 8007864:	d003      	beq.n	800786e <_fwalk_reent+0x3a>
 8007866:	4629      	mov	r1, r5
 8007868:	4630      	mov	r0, r6
 800786a:	47c0      	blx	r8
 800786c:	4307      	orrs	r7, r0
 800786e:	3568      	adds	r5, #104	; 0x68
 8007870:	e7e9      	b.n	8007846 <_fwalk_reent+0x12>
	...

08007874 <__libc_init_array>:
 8007874:	b570      	push	{r4, r5, r6, lr}
 8007876:	4d0d      	ldr	r5, [pc, #52]	; (80078ac <__libc_init_array+0x38>)
 8007878:	4c0d      	ldr	r4, [pc, #52]	; (80078b0 <__libc_init_array+0x3c>)
 800787a:	1b64      	subs	r4, r4, r5
 800787c:	10a4      	asrs	r4, r4, #2
 800787e:	2600      	movs	r6, #0
 8007880:	42a6      	cmp	r6, r4
 8007882:	d109      	bne.n	8007898 <__libc_init_array+0x24>
 8007884:	4d0b      	ldr	r5, [pc, #44]	; (80078b4 <__libc_init_array+0x40>)
 8007886:	4c0c      	ldr	r4, [pc, #48]	; (80078b8 <__libc_init_array+0x44>)
 8007888:	f000 ff32 	bl	80086f0 <_init>
 800788c:	1b64      	subs	r4, r4, r5
 800788e:	10a4      	asrs	r4, r4, #2
 8007890:	2600      	movs	r6, #0
 8007892:	42a6      	cmp	r6, r4
 8007894:	d105      	bne.n	80078a2 <__libc_init_array+0x2e>
 8007896:	bd70      	pop	{r4, r5, r6, pc}
 8007898:	f855 3b04 	ldr.w	r3, [r5], #4
 800789c:	4798      	blx	r3
 800789e:	3601      	adds	r6, #1
 80078a0:	e7ee      	b.n	8007880 <__libc_init_array+0xc>
 80078a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80078a6:	4798      	blx	r3
 80078a8:	3601      	adds	r6, #1
 80078aa:	e7f2      	b.n	8007892 <__libc_init_array+0x1e>
 80078ac:	080088ac 	.word	0x080088ac
 80078b0:	080088ac 	.word	0x080088ac
 80078b4:	080088ac 	.word	0x080088ac
 80078b8:	080088b0 	.word	0x080088b0

080078bc <__retarget_lock_init_recursive>:
 80078bc:	4770      	bx	lr

080078be <__retarget_lock_acquire_recursive>:
 80078be:	4770      	bx	lr

080078c0 <__retarget_lock_release_recursive>:
 80078c0:	4770      	bx	lr

080078c2 <memcpy>:
 80078c2:	440a      	add	r2, r1
 80078c4:	4291      	cmp	r1, r2
 80078c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80078ca:	d100      	bne.n	80078ce <memcpy+0xc>
 80078cc:	4770      	bx	lr
 80078ce:	b510      	push	{r4, lr}
 80078d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078d8:	4291      	cmp	r1, r2
 80078da:	d1f9      	bne.n	80078d0 <memcpy+0xe>
 80078dc:	bd10      	pop	{r4, pc}

080078de <memset>:
 80078de:	4402      	add	r2, r0
 80078e0:	4603      	mov	r3, r0
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d100      	bne.n	80078e8 <memset+0xa>
 80078e6:	4770      	bx	lr
 80078e8:	f803 1b01 	strb.w	r1, [r3], #1
 80078ec:	e7f9      	b.n	80078e2 <memset+0x4>
	...

080078f0 <sbrk_aligned>:
 80078f0:	b570      	push	{r4, r5, r6, lr}
 80078f2:	4e0e      	ldr	r6, [pc, #56]	; (800792c <sbrk_aligned+0x3c>)
 80078f4:	460c      	mov	r4, r1
 80078f6:	6831      	ldr	r1, [r6, #0]
 80078f8:	4605      	mov	r5, r0
 80078fa:	b911      	cbnz	r1, 8007902 <sbrk_aligned+0x12>
 80078fc:	f000 f90e 	bl	8007b1c <_sbrk_r>
 8007900:	6030      	str	r0, [r6, #0]
 8007902:	4621      	mov	r1, r4
 8007904:	4628      	mov	r0, r5
 8007906:	f000 f909 	bl	8007b1c <_sbrk_r>
 800790a:	1c43      	adds	r3, r0, #1
 800790c:	d00a      	beq.n	8007924 <sbrk_aligned+0x34>
 800790e:	1cc4      	adds	r4, r0, #3
 8007910:	f024 0403 	bic.w	r4, r4, #3
 8007914:	42a0      	cmp	r0, r4
 8007916:	d007      	beq.n	8007928 <sbrk_aligned+0x38>
 8007918:	1a21      	subs	r1, r4, r0
 800791a:	4628      	mov	r0, r5
 800791c:	f000 f8fe 	bl	8007b1c <_sbrk_r>
 8007920:	3001      	adds	r0, #1
 8007922:	d101      	bne.n	8007928 <sbrk_aligned+0x38>
 8007924:	f04f 34ff 	mov.w	r4, #4294967295
 8007928:	4620      	mov	r0, r4
 800792a:	bd70      	pop	{r4, r5, r6, pc}
 800792c:	20003028 	.word	0x20003028

08007930 <_malloc_r>:
 8007930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007934:	1ccd      	adds	r5, r1, #3
 8007936:	f025 0503 	bic.w	r5, r5, #3
 800793a:	3508      	adds	r5, #8
 800793c:	2d0c      	cmp	r5, #12
 800793e:	bf38      	it	cc
 8007940:	250c      	movcc	r5, #12
 8007942:	2d00      	cmp	r5, #0
 8007944:	4607      	mov	r7, r0
 8007946:	db01      	blt.n	800794c <_malloc_r+0x1c>
 8007948:	42a9      	cmp	r1, r5
 800794a:	d905      	bls.n	8007958 <_malloc_r+0x28>
 800794c:	230c      	movs	r3, #12
 800794e:	603b      	str	r3, [r7, #0]
 8007950:	2600      	movs	r6, #0
 8007952:	4630      	mov	r0, r6
 8007954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007958:	4e2e      	ldr	r6, [pc, #184]	; (8007a14 <_malloc_r+0xe4>)
 800795a:	f000 fa29 	bl	8007db0 <__malloc_lock>
 800795e:	6833      	ldr	r3, [r6, #0]
 8007960:	461c      	mov	r4, r3
 8007962:	bb34      	cbnz	r4, 80079b2 <_malloc_r+0x82>
 8007964:	4629      	mov	r1, r5
 8007966:	4638      	mov	r0, r7
 8007968:	f7ff ffc2 	bl	80078f0 <sbrk_aligned>
 800796c:	1c43      	adds	r3, r0, #1
 800796e:	4604      	mov	r4, r0
 8007970:	d14d      	bne.n	8007a0e <_malloc_r+0xde>
 8007972:	6834      	ldr	r4, [r6, #0]
 8007974:	4626      	mov	r6, r4
 8007976:	2e00      	cmp	r6, #0
 8007978:	d140      	bne.n	80079fc <_malloc_r+0xcc>
 800797a:	6823      	ldr	r3, [r4, #0]
 800797c:	4631      	mov	r1, r6
 800797e:	4638      	mov	r0, r7
 8007980:	eb04 0803 	add.w	r8, r4, r3
 8007984:	f000 f8ca 	bl	8007b1c <_sbrk_r>
 8007988:	4580      	cmp	r8, r0
 800798a:	d13a      	bne.n	8007a02 <_malloc_r+0xd2>
 800798c:	6821      	ldr	r1, [r4, #0]
 800798e:	3503      	adds	r5, #3
 8007990:	1a6d      	subs	r5, r5, r1
 8007992:	f025 0503 	bic.w	r5, r5, #3
 8007996:	3508      	adds	r5, #8
 8007998:	2d0c      	cmp	r5, #12
 800799a:	bf38      	it	cc
 800799c:	250c      	movcc	r5, #12
 800799e:	4629      	mov	r1, r5
 80079a0:	4638      	mov	r0, r7
 80079a2:	f7ff ffa5 	bl	80078f0 <sbrk_aligned>
 80079a6:	3001      	adds	r0, #1
 80079a8:	d02b      	beq.n	8007a02 <_malloc_r+0xd2>
 80079aa:	6823      	ldr	r3, [r4, #0]
 80079ac:	442b      	add	r3, r5
 80079ae:	6023      	str	r3, [r4, #0]
 80079b0:	e00e      	b.n	80079d0 <_malloc_r+0xa0>
 80079b2:	6822      	ldr	r2, [r4, #0]
 80079b4:	1b52      	subs	r2, r2, r5
 80079b6:	d41e      	bmi.n	80079f6 <_malloc_r+0xc6>
 80079b8:	2a0b      	cmp	r2, #11
 80079ba:	d916      	bls.n	80079ea <_malloc_r+0xba>
 80079bc:	1961      	adds	r1, r4, r5
 80079be:	42a3      	cmp	r3, r4
 80079c0:	6025      	str	r5, [r4, #0]
 80079c2:	bf18      	it	ne
 80079c4:	6059      	strne	r1, [r3, #4]
 80079c6:	6863      	ldr	r3, [r4, #4]
 80079c8:	bf08      	it	eq
 80079ca:	6031      	streq	r1, [r6, #0]
 80079cc:	5162      	str	r2, [r4, r5]
 80079ce:	604b      	str	r3, [r1, #4]
 80079d0:	4638      	mov	r0, r7
 80079d2:	f104 060b 	add.w	r6, r4, #11
 80079d6:	f000 f9f1 	bl	8007dbc <__malloc_unlock>
 80079da:	f026 0607 	bic.w	r6, r6, #7
 80079de:	1d23      	adds	r3, r4, #4
 80079e0:	1af2      	subs	r2, r6, r3
 80079e2:	d0b6      	beq.n	8007952 <_malloc_r+0x22>
 80079e4:	1b9b      	subs	r3, r3, r6
 80079e6:	50a3      	str	r3, [r4, r2]
 80079e8:	e7b3      	b.n	8007952 <_malloc_r+0x22>
 80079ea:	6862      	ldr	r2, [r4, #4]
 80079ec:	42a3      	cmp	r3, r4
 80079ee:	bf0c      	ite	eq
 80079f0:	6032      	streq	r2, [r6, #0]
 80079f2:	605a      	strne	r2, [r3, #4]
 80079f4:	e7ec      	b.n	80079d0 <_malloc_r+0xa0>
 80079f6:	4623      	mov	r3, r4
 80079f8:	6864      	ldr	r4, [r4, #4]
 80079fa:	e7b2      	b.n	8007962 <_malloc_r+0x32>
 80079fc:	4634      	mov	r4, r6
 80079fe:	6876      	ldr	r6, [r6, #4]
 8007a00:	e7b9      	b.n	8007976 <_malloc_r+0x46>
 8007a02:	230c      	movs	r3, #12
 8007a04:	603b      	str	r3, [r7, #0]
 8007a06:	4638      	mov	r0, r7
 8007a08:	f000 f9d8 	bl	8007dbc <__malloc_unlock>
 8007a0c:	e7a1      	b.n	8007952 <_malloc_r+0x22>
 8007a0e:	6025      	str	r5, [r4, #0]
 8007a10:	e7de      	b.n	80079d0 <_malloc_r+0xa0>
 8007a12:	bf00      	nop
 8007a14:	20003024 	.word	0x20003024

08007a18 <iprintf>:
 8007a18:	b40f      	push	{r0, r1, r2, r3}
 8007a1a:	4b0a      	ldr	r3, [pc, #40]	; (8007a44 <iprintf+0x2c>)
 8007a1c:	b513      	push	{r0, r1, r4, lr}
 8007a1e:	681c      	ldr	r4, [r3, #0]
 8007a20:	b124      	cbz	r4, 8007a2c <iprintf+0x14>
 8007a22:	69a3      	ldr	r3, [r4, #24]
 8007a24:	b913      	cbnz	r3, 8007a2c <iprintf+0x14>
 8007a26:	4620      	mov	r0, r4
 8007a28:	f7ff fe86 	bl	8007738 <__sinit>
 8007a2c:	ab05      	add	r3, sp, #20
 8007a2e:	9a04      	ldr	r2, [sp, #16]
 8007a30:	68a1      	ldr	r1, [r4, #8]
 8007a32:	9301      	str	r3, [sp, #4]
 8007a34:	4620      	mov	r0, r4
 8007a36:	f000 fa3d 	bl	8007eb4 <_vfiprintf_r>
 8007a3a:	b002      	add	sp, #8
 8007a3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a40:	b004      	add	sp, #16
 8007a42:	4770      	bx	lr
 8007a44:	20000010 	.word	0x20000010

08007a48 <cleanup_glue>:
 8007a48:	b538      	push	{r3, r4, r5, lr}
 8007a4a:	460c      	mov	r4, r1
 8007a4c:	6809      	ldr	r1, [r1, #0]
 8007a4e:	4605      	mov	r5, r0
 8007a50:	b109      	cbz	r1, 8007a56 <cleanup_glue+0xe>
 8007a52:	f7ff fff9 	bl	8007a48 <cleanup_glue>
 8007a56:	4621      	mov	r1, r4
 8007a58:	4628      	mov	r0, r5
 8007a5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a5e:	f000 b9b3 	b.w	8007dc8 <_free_r>
	...

08007a64 <_reclaim_reent>:
 8007a64:	4b2c      	ldr	r3, [pc, #176]	; (8007b18 <_reclaim_reent+0xb4>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4283      	cmp	r3, r0
 8007a6a:	b570      	push	{r4, r5, r6, lr}
 8007a6c:	4604      	mov	r4, r0
 8007a6e:	d051      	beq.n	8007b14 <_reclaim_reent+0xb0>
 8007a70:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007a72:	b143      	cbz	r3, 8007a86 <_reclaim_reent+0x22>
 8007a74:	68db      	ldr	r3, [r3, #12]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d14a      	bne.n	8007b10 <_reclaim_reent+0xac>
 8007a7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a7c:	6819      	ldr	r1, [r3, #0]
 8007a7e:	b111      	cbz	r1, 8007a86 <_reclaim_reent+0x22>
 8007a80:	4620      	mov	r0, r4
 8007a82:	f000 f9a1 	bl	8007dc8 <_free_r>
 8007a86:	6961      	ldr	r1, [r4, #20]
 8007a88:	b111      	cbz	r1, 8007a90 <_reclaim_reent+0x2c>
 8007a8a:	4620      	mov	r0, r4
 8007a8c:	f000 f99c 	bl	8007dc8 <_free_r>
 8007a90:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007a92:	b111      	cbz	r1, 8007a9a <_reclaim_reent+0x36>
 8007a94:	4620      	mov	r0, r4
 8007a96:	f000 f997 	bl	8007dc8 <_free_r>
 8007a9a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007a9c:	b111      	cbz	r1, 8007aa4 <_reclaim_reent+0x40>
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	f000 f992 	bl	8007dc8 <_free_r>
 8007aa4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007aa6:	b111      	cbz	r1, 8007aae <_reclaim_reent+0x4a>
 8007aa8:	4620      	mov	r0, r4
 8007aaa:	f000 f98d 	bl	8007dc8 <_free_r>
 8007aae:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007ab0:	b111      	cbz	r1, 8007ab8 <_reclaim_reent+0x54>
 8007ab2:	4620      	mov	r0, r4
 8007ab4:	f000 f988 	bl	8007dc8 <_free_r>
 8007ab8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007aba:	b111      	cbz	r1, 8007ac2 <_reclaim_reent+0x5e>
 8007abc:	4620      	mov	r0, r4
 8007abe:	f000 f983 	bl	8007dc8 <_free_r>
 8007ac2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007ac4:	b111      	cbz	r1, 8007acc <_reclaim_reent+0x68>
 8007ac6:	4620      	mov	r0, r4
 8007ac8:	f000 f97e 	bl	8007dc8 <_free_r>
 8007acc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ace:	b111      	cbz	r1, 8007ad6 <_reclaim_reent+0x72>
 8007ad0:	4620      	mov	r0, r4
 8007ad2:	f000 f979 	bl	8007dc8 <_free_r>
 8007ad6:	69a3      	ldr	r3, [r4, #24]
 8007ad8:	b1e3      	cbz	r3, 8007b14 <_reclaim_reent+0xb0>
 8007ada:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007adc:	4620      	mov	r0, r4
 8007ade:	4798      	blx	r3
 8007ae0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007ae2:	b1b9      	cbz	r1, 8007b14 <_reclaim_reent+0xb0>
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007aea:	f7ff bfad 	b.w	8007a48 <cleanup_glue>
 8007aee:	5949      	ldr	r1, [r1, r5]
 8007af0:	b941      	cbnz	r1, 8007b04 <_reclaim_reent+0xa0>
 8007af2:	3504      	adds	r5, #4
 8007af4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007af6:	2d80      	cmp	r5, #128	; 0x80
 8007af8:	68d9      	ldr	r1, [r3, #12]
 8007afa:	d1f8      	bne.n	8007aee <_reclaim_reent+0x8a>
 8007afc:	4620      	mov	r0, r4
 8007afe:	f000 f963 	bl	8007dc8 <_free_r>
 8007b02:	e7ba      	b.n	8007a7a <_reclaim_reent+0x16>
 8007b04:	680e      	ldr	r6, [r1, #0]
 8007b06:	4620      	mov	r0, r4
 8007b08:	f000 f95e 	bl	8007dc8 <_free_r>
 8007b0c:	4631      	mov	r1, r6
 8007b0e:	e7ef      	b.n	8007af0 <_reclaim_reent+0x8c>
 8007b10:	2500      	movs	r5, #0
 8007b12:	e7ef      	b.n	8007af4 <_reclaim_reent+0x90>
 8007b14:	bd70      	pop	{r4, r5, r6, pc}
 8007b16:	bf00      	nop
 8007b18:	20000010 	.word	0x20000010

08007b1c <_sbrk_r>:
 8007b1c:	b538      	push	{r3, r4, r5, lr}
 8007b1e:	4d06      	ldr	r5, [pc, #24]	; (8007b38 <_sbrk_r+0x1c>)
 8007b20:	2300      	movs	r3, #0
 8007b22:	4604      	mov	r4, r0
 8007b24:	4608      	mov	r0, r1
 8007b26:	602b      	str	r3, [r5, #0]
 8007b28:	f7f9 fc2c 	bl	8001384 <_sbrk>
 8007b2c:	1c43      	adds	r3, r0, #1
 8007b2e:	d102      	bne.n	8007b36 <_sbrk_r+0x1a>
 8007b30:	682b      	ldr	r3, [r5, #0]
 8007b32:	b103      	cbz	r3, 8007b36 <_sbrk_r+0x1a>
 8007b34:	6023      	str	r3, [r4, #0]
 8007b36:	bd38      	pop	{r3, r4, r5, pc}
 8007b38:	2000302c 	.word	0x2000302c

08007b3c <__sread>:
 8007b3c:	b510      	push	{r4, lr}
 8007b3e:	460c      	mov	r4, r1
 8007b40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b44:	f000 fc7a 	bl	800843c <_read_r>
 8007b48:	2800      	cmp	r0, #0
 8007b4a:	bfab      	itete	ge
 8007b4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007b4e:	89a3      	ldrhlt	r3, [r4, #12]
 8007b50:	181b      	addge	r3, r3, r0
 8007b52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b56:	bfac      	ite	ge
 8007b58:	6563      	strge	r3, [r4, #84]	; 0x54
 8007b5a:	81a3      	strhlt	r3, [r4, #12]
 8007b5c:	bd10      	pop	{r4, pc}

08007b5e <__swrite>:
 8007b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b62:	461f      	mov	r7, r3
 8007b64:	898b      	ldrh	r3, [r1, #12]
 8007b66:	05db      	lsls	r3, r3, #23
 8007b68:	4605      	mov	r5, r0
 8007b6a:	460c      	mov	r4, r1
 8007b6c:	4616      	mov	r6, r2
 8007b6e:	d505      	bpl.n	8007b7c <__swrite+0x1e>
 8007b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b74:	2302      	movs	r3, #2
 8007b76:	2200      	movs	r2, #0
 8007b78:	f000 f908 	bl	8007d8c <_lseek_r>
 8007b7c:	89a3      	ldrh	r3, [r4, #12]
 8007b7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b86:	81a3      	strh	r3, [r4, #12]
 8007b88:	4632      	mov	r2, r6
 8007b8a:	463b      	mov	r3, r7
 8007b8c:	4628      	mov	r0, r5
 8007b8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b92:	f000 b817 	b.w	8007bc4 <_write_r>

08007b96 <__sseek>:
 8007b96:	b510      	push	{r4, lr}
 8007b98:	460c      	mov	r4, r1
 8007b9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b9e:	f000 f8f5 	bl	8007d8c <_lseek_r>
 8007ba2:	1c43      	adds	r3, r0, #1
 8007ba4:	89a3      	ldrh	r3, [r4, #12]
 8007ba6:	bf15      	itete	ne
 8007ba8:	6560      	strne	r0, [r4, #84]	; 0x54
 8007baa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007bae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007bb2:	81a3      	strheq	r3, [r4, #12]
 8007bb4:	bf18      	it	ne
 8007bb6:	81a3      	strhne	r3, [r4, #12]
 8007bb8:	bd10      	pop	{r4, pc}

08007bba <__sclose>:
 8007bba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bbe:	f000 b813 	b.w	8007be8 <_close_r>
	...

08007bc4 <_write_r>:
 8007bc4:	b538      	push	{r3, r4, r5, lr}
 8007bc6:	4d07      	ldr	r5, [pc, #28]	; (8007be4 <_write_r+0x20>)
 8007bc8:	4604      	mov	r4, r0
 8007bca:	4608      	mov	r0, r1
 8007bcc:	4611      	mov	r1, r2
 8007bce:	2200      	movs	r2, #0
 8007bd0:	602a      	str	r2, [r5, #0]
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	f7f9 fb85 	bl	80012e2 <_write>
 8007bd8:	1c43      	adds	r3, r0, #1
 8007bda:	d102      	bne.n	8007be2 <_write_r+0x1e>
 8007bdc:	682b      	ldr	r3, [r5, #0]
 8007bde:	b103      	cbz	r3, 8007be2 <_write_r+0x1e>
 8007be0:	6023      	str	r3, [r4, #0]
 8007be2:	bd38      	pop	{r3, r4, r5, pc}
 8007be4:	2000302c 	.word	0x2000302c

08007be8 <_close_r>:
 8007be8:	b538      	push	{r3, r4, r5, lr}
 8007bea:	4d06      	ldr	r5, [pc, #24]	; (8007c04 <_close_r+0x1c>)
 8007bec:	2300      	movs	r3, #0
 8007bee:	4604      	mov	r4, r0
 8007bf0:	4608      	mov	r0, r1
 8007bf2:	602b      	str	r3, [r5, #0]
 8007bf4:	f7f9 fb91 	bl	800131a <_close>
 8007bf8:	1c43      	adds	r3, r0, #1
 8007bfa:	d102      	bne.n	8007c02 <_close_r+0x1a>
 8007bfc:	682b      	ldr	r3, [r5, #0]
 8007bfe:	b103      	cbz	r3, 8007c02 <_close_r+0x1a>
 8007c00:	6023      	str	r3, [r4, #0]
 8007c02:	bd38      	pop	{r3, r4, r5, pc}
 8007c04:	2000302c 	.word	0x2000302c

08007c08 <__sflush_r>:
 8007c08:	898a      	ldrh	r2, [r1, #12]
 8007c0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c0e:	4605      	mov	r5, r0
 8007c10:	0710      	lsls	r0, r2, #28
 8007c12:	460c      	mov	r4, r1
 8007c14:	d458      	bmi.n	8007cc8 <__sflush_r+0xc0>
 8007c16:	684b      	ldr	r3, [r1, #4]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	dc05      	bgt.n	8007c28 <__sflush_r+0x20>
 8007c1c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	dc02      	bgt.n	8007c28 <__sflush_r+0x20>
 8007c22:	2000      	movs	r0, #0
 8007c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c2a:	2e00      	cmp	r6, #0
 8007c2c:	d0f9      	beq.n	8007c22 <__sflush_r+0x1a>
 8007c2e:	2300      	movs	r3, #0
 8007c30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c34:	682f      	ldr	r7, [r5, #0]
 8007c36:	602b      	str	r3, [r5, #0]
 8007c38:	d032      	beq.n	8007ca0 <__sflush_r+0x98>
 8007c3a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c3c:	89a3      	ldrh	r3, [r4, #12]
 8007c3e:	075a      	lsls	r2, r3, #29
 8007c40:	d505      	bpl.n	8007c4e <__sflush_r+0x46>
 8007c42:	6863      	ldr	r3, [r4, #4]
 8007c44:	1ac0      	subs	r0, r0, r3
 8007c46:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c48:	b10b      	cbz	r3, 8007c4e <__sflush_r+0x46>
 8007c4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c4c:	1ac0      	subs	r0, r0, r3
 8007c4e:	2300      	movs	r3, #0
 8007c50:	4602      	mov	r2, r0
 8007c52:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c54:	6a21      	ldr	r1, [r4, #32]
 8007c56:	4628      	mov	r0, r5
 8007c58:	47b0      	blx	r6
 8007c5a:	1c43      	adds	r3, r0, #1
 8007c5c:	89a3      	ldrh	r3, [r4, #12]
 8007c5e:	d106      	bne.n	8007c6e <__sflush_r+0x66>
 8007c60:	6829      	ldr	r1, [r5, #0]
 8007c62:	291d      	cmp	r1, #29
 8007c64:	d82c      	bhi.n	8007cc0 <__sflush_r+0xb8>
 8007c66:	4a2a      	ldr	r2, [pc, #168]	; (8007d10 <__sflush_r+0x108>)
 8007c68:	40ca      	lsrs	r2, r1
 8007c6a:	07d6      	lsls	r6, r2, #31
 8007c6c:	d528      	bpl.n	8007cc0 <__sflush_r+0xb8>
 8007c6e:	2200      	movs	r2, #0
 8007c70:	6062      	str	r2, [r4, #4]
 8007c72:	04d9      	lsls	r1, r3, #19
 8007c74:	6922      	ldr	r2, [r4, #16]
 8007c76:	6022      	str	r2, [r4, #0]
 8007c78:	d504      	bpl.n	8007c84 <__sflush_r+0x7c>
 8007c7a:	1c42      	adds	r2, r0, #1
 8007c7c:	d101      	bne.n	8007c82 <__sflush_r+0x7a>
 8007c7e:	682b      	ldr	r3, [r5, #0]
 8007c80:	b903      	cbnz	r3, 8007c84 <__sflush_r+0x7c>
 8007c82:	6560      	str	r0, [r4, #84]	; 0x54
 8007c84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c86:	602f      	str	r7, [r5, #0]
 8007c88:	2900      	cmp	r1, #0
 8007c8a:	d0ca      	beq.n	8007c22 <__sflush_r+0x1a>
 8007c8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c90:	4299      	cmp	r1, r3
 8007c92:	d002      	beq.n	8007c9a <__sflush_r+0x92>
 8007c94:	4628      	mov	r0, r5
 8007c96:	f000 f897 	bl	8007dc8 <_free_r>
 8007c9a:	2000      	movs	r0, #0
 8007c9c:	6360      	str	r0, [r4, #52]	; 0x34
 8007c9e:	e7c1      	b.n	8007c24 <__sflush_r+0x1c>
 8007ca0:	6a21      	ldr	r1, [r4, #32]
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	4628      	mov	r0, r5
 8007ca6:	47b0      	blx	r6
 8007ca8:	1c41      	adds	r1, r0, #1
 8007caa:	d1c7      	bne.n	8007c3c <__sflush_r+0x34>
 8007cac:	682b      	ldr	r3, [r5, #0]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d0c4      	beq.n	8007c3c <__sflush_r+0x34>
 8007cb2:	2b1d      	cmp	r3, #29
 8007cb4:	d001      	beq.n	8007cba <__sflush_r+0xb2>
 8007cb6:	2b16      	cmp	r3, #22
 8007cb8:	d101      	bne.n	8007cbe <__sflush_r+0xb6>
 8007cba:	602f      	str	r7, [r5, #0]
 8007cbc:	e7b1      	b.n	8007c22 <__sflush_r+0x1a>
 8007cbe:	89a3      	ldrh	r3, [r4, #12]
 8007cc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cc4:	81a3      	strh	r3, [r4, #12]
 8007cc6:	e7ad      	b.n	8007c24 <__sflush_r+0x1c>
 8007cc8:	690f      	ldr	r7, [r1, #16]
 8007cca:	2f00      	cmp	r7, #0
 8007ccc:	d0a9      	beq.n	8007c22 <__sflush_r+0x1a>
 8007cce:	0793      	lsls	r3, r2, #30
 8007cd0:	680e      	ldr	r6, [r1, #0]
 8007cd2:	bf08      	it	eq
 8007cd4:	694b      	ldreq	r3, [r1, #20]
 8007cd6:	600f      	str	r7, [r1, #0]
 8007cd8:	bf18      	it	ne
 8007cda:	2300      	movne	r3, #0
 8007cdc:	eba6 0807 	sub.w	r8, r6, r7
 8007ce0:	608b      	str	r3, [r1, #8]
 8007ce2:	f1b8 0f00 	cmp.w	r8, #0
 8007ce6:	dd9c      	ble.n	8007c22 <__sflush_r+0x1a>
 8007ce8:	6a21      	ldr	r1, [r4, #32]
 8007cea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007cec:	4643      	mov	r3, r8
 8007cee:	463a      	mov	r2, r7
 8007cf0:	4628      	mov	r0, r5
 8007cf2:	47b0      	blx	r6
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	dc06      	bgt.n	8007d06 <__sflush_r+0xfe>
 8007cf8:	89a3      	ldrh	r3, [r4, #12]
 8007cfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cfe:	81a3      	strh	r3, [r4, #12]
 8007d00:	f04f 30ff 	mov.w	r0, #4294967295
 8007d04:	e78e      	b.n	8007c24 <__sflush_r+0x1c>
 8007d06:	4407      	add	r7, r0
 8007d08:	eba8 0800 	sub.w	r8, r8, r0
 8007d0c:	e7e9      	b.n	8007ce2 <__sflush_r+0xda>
 8007d0e:	bf00      	nop
 8007d10:	20400001 	.word	0x20400001

08007d14 <_fflush_r>:
 8007d14:	b538      	push	{r3, r4, r5, lr}
 8007d16:	690b      	ldr	r3, [r1, #16]
 8007d18:	4605      	mov	r5, r0
 8007d1a:	460c      	mov	r4, r1
 8007d1c:	b913      	cbnz	r3, 8007d24 <_fflush_r+0x10>
 8007d1e:	2500      	movs	r5, #0
 8007d20:	4628      	mov	r0, r5
 8007d22:	bd38      	pop	{r3, r4, r5, pc}
 8007d24:	b118      	cbz	r0, 8007d2e <_fflush_r+0x1a>
 8007d26:	6983      	ldr	r3, [r0, #24]
 8007d28:	b90b      	cbnz	r3, 8007d2e <_fflush_r+0x1a>
 8007d2a:	f7ff fd05 	bl	8007738 <__sinit>
 8007d2e:	4b14      	ldr	r3, [pc, #80]	; (8007d80 <_fflush_r+0x6c>)
 8007d30:	429c      	cmp	r4, r3
 8007d32:	d11b      	bne.n	8007d6c <_fflush_r+0x58>
 8007d34:	686c      	ldr	r4, [r5, #4]
 8007d36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d0ef      	beq.n	8007d1e <_fflush_r+0xa>
 8007d3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d40:	07d0      	lsls	r0, r2, #31
 8007d42:	d404      	bmi.n	8007d4e <_fflush_r+0x3a>
 8007d44:	0599      	lsls	r1, r3, #22
 8007d46:	d402      	bmi.n	8007d4e <_fflush_r+0x3a>
 8007d48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d4a:	f7ff fdb8 	bl	80078be <__retarget_lock_acquire_recursive>
 8007d4e:	4628      	mov	r0, r5
 8007d50:	4621      	mov	r1, r4
 8007d52:	f7ff ff59 	bl	8007c08 <__sflush_r>
 8007d56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d58:	07da      	lsls	r2, r3, #31
 8007d5a:	4605      	mov	r5, r0
 8007d5c:	d4e0      	bmi.n	8007d20 <_fflush_r+0xc>
 8007d5e:	89a3      	ldrh	r3, [r4, #12]
 8007d60:	059b      	lsls	r3, r3, #22
 8007d62:	d4dd      	bmi.n	8007d20 <_fflush_r+0xc>
 8007d64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d66:	f7ff fdab 	bl	80078c0 <__retarget_lock_release_recursive>
 8007d6a:	e7d9      	b.n	8007d20 <_fflush_r+0xc>
 8007d6c:	4b05      	ldr	r3, [pc, #20]	; (8007d84 <_fflush_r+0x70>)
 8007d6e:	429c      	cmp	r4, r3
 8007d70:	d101      	bne.n	8007d76 <_fflush_r+0x62>
 8007d72:	68ac      	ldr	r4, [r5, #8]
 8007d74:	e7df      	b.n	8007d36 <_fflush_r+0x22>
 8007d76:	4b04      	ldr	r3, [pc, #16]	; (8007d88 <_fflush_r+0x74>)
 8007d78:	429c      	cmp	r4, r3
 8007d7a:	bf08      	it	eq
 8007d7c:	68ec      	ldreq	r4, [r5, #12]
 8007d7e:	e7da      	b.n	8007d36 <_fflush_r+0x22>
 8007d80:	0800882c 	.word	0x0800882c
 8007d84:	0800884c 	.word	0x0800884c
 8007d88:	0800880c 	.word	0x0800880c

08007d8c <_lseek_r>:
 8007d8c:	b538      	push	{r3, r4, r5, lr}
 8007d8e:	4d07      	ldr	r5, [pc, #28]	; (8007dac <_lseek_r+0x20>)
 8007d90:	4604      	mov	r4, r0
 8007d92:	4608      	mov	r0, r1
 8007d94:	4611      	mov	r1, r2
 8007d96:	2200      	movs	r2, #0
 8007d98:	602a      	str	r2, [r5, #0]
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	f7f9 fae4 	bl	8001368 <_lseek>
 8007da0:	1c43      	adds	r3, r0, #1
 8007da2:	d102      	bne.n	8007daa <_lseek_r+0x1e>
 8007da4:	682b      	ldr	r3, [r5, #0]
 8007da6:	b103      	cbz	r3, 8007daa <_lseek_r+0x1e>
 8007da8:	6023      	str	r3, [r4, #0]
 8007daa:	bd38      	pop	{r3, r4, r5, pc}
 8007dac:	2000302c 	.word	0x2000302c

08007db0 <__malloc_lock>:
 8007db0:	4801      	ldr	r0, [pc, #4]	; (8007db8 <__malloc_lock+0x8>)
 8007db2:	f7ff bd84 	b.w	80078be <__retarget_lock_acquire_recursive>
 8007db6:	bf00      	nop
 8007db8:	20003020 	.word	0x20003020

08007dbc <__malloc_unlock>:
 8007dbc:	4801      	ldr	r0, [pc, #4]	; (8007dc4 <__malloc_unlock+0x8>)
 8007dbe:	f7ff bd7f 	b.w	80078c0 <__retarget_lock_release_recursive>
 8007dc2:	bf00      	nop
 8007dc4:	20003020 	.word	0x20003020

08007dc8 <_free_r>:
 8007dc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007dca:	2900      	cmp	r1, #0
 8007dcc:	d044      	beq.n	8007e58 <_free_r+0x90>
 8007dce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dd2:	9001      	str	r0, [sp, #4]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f1a1 0404 	sub.w	r4, r1, #4
 8007dda:	bfb8      	it	lt
 8007ddc:	18e4      	addlt	r4, r4, r3
 8007dde:	f7ff ffe7 	bl	8007db0 <__malloc_lock>
 8007de2:	4a1e      	ldr	r2, [pc, #120]	; (8007e5c <_free_r+0x94>)
 8007de4:	9801      	ldr	r0, [sp, #4]
 8007de6:	6813      	ldr	r3, [r2, #0]
 8007de8:	b933      	cbnz	r3, 8007df8 <_free_r+0x30>
 8007dea:	6063      	str	r3, [r4, #4]
 8007dec:	6014      	str	r4, [r2, #0]
 8007dee:	b003      	add	sp, #12
 8007df0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007df4:	f7ff bfe2 	b.w	8007dbc <__malloc_unlock>
 8007df8:	42a3      	cmp	r3, r4
 8007dfa:	d908      	bls.n	8007e0e <_free_r+0x46>
 8007dfc:	6825      	ldr	r5, [r4, #0]
 8007dfe:	1961      	adds	r1, r4, r5
 8007e00:	428b      	cmp	r3, r1
 8007e02:	bf01      	itttt	eq
 8007e04:	6819      	ldreq	r1, [r3, #0]
 8007e06:	685b      	ldreq	r3, [r3, #4]
 8007e08:	1949      	addeq	r1, r1, r5
 8007e0a:	6021      	streq	r1, [r4, #0]
 8007e0c:	e7ed      	b.n	8007dea <_free_r+0x22>
 8007e0e:	461a      	mov	r2, r3
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	b10b      	cbz	r3, 8007e18 <_free_r+0x50>
 8007e14:	42a3      	cmp	r3, r4
 8007e16:	d9fa      	bls.n	8007e0e <_free_r+0x46>
 8007e18:	6811      	ldr	r1, [r2, #0]
 8007e1a:	1855      	adds	r5, r2, r1
 8007e1c:	42a5      	cmp	r5, r4
 8007e1e:	d10b      	bne.n	8007e38 <_free_r+0x70>
 8007e20:	6824      	ldr	r4, [r4, #0]
 8007e22:	4421      	add	r1, r4
 8007e24:	1854      	adds	r4, r2, r1
 8007e26:	42a3      	cmp	r3, r4
 8007e28:	6011      	str	r1, [r2, #0]
 8007e2a:	d1e0      	bne.n	8007dee <_free_r+0x26>
 8007e2c:	681c      	ldr	r4, [r3, #0]
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	6053      	str	r3, [r2, #4]
 8007e32:	4421      	add	r1, r4
 8007e34:	6011      	str	r1, [r2, #0]
 8007e36:	e7da      	b.n	8007dee <_free_r+0x26>
 8007e38:	d902      	bls.n	8007e40 <_free_r+0x78>
 8007e3a:	230c      	movs	r3, #12
 8007e3c:	6003      	str	r3, [r0, #0]
 8007e3e:	e7d6      	b.n	8007dee <_free_r+0x26>
 8007e40:	6825      	ldr	r5, [r4, #0]
 8007e42:	1961      	adds	r1, r4, r5
 8007e44:	428b      	cmp	r3, r1
 8007e46:	bf04      	itt	eq
 8007e48:	6819      	ldreq	r1, [r3, #0]
 8007e4a:	685b      	ldreq	r3, [r3, #4]
 8007e4c:	6063      	str	r3, [r4, #4]
 8007e4e:	bf04      	itt	eq
 8007e50:	1949      	addeq	r1, r1, r5
 8007e52:	6021      	streq	r1, [r4, #0]
 8007e54:	6054      	str	r4, [r2, #4]
 8007e56:	e7ca      	b.n	8007dee <_free_r+0x26>
 8007e58:	b003      	add	sp, #12
 8007e5a:	bd30      	pop	{r4, r5, pc}
 8007e5c:	20003024 	.word	0x20003024

08007e60 <__sfputc_r>:
 8007e60:	6893      	ldr	r3, [r2, #8]
 8007e62:	3b01      	subs	r3, #1
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	b410      	push	{r4}
 8007e68:	6093      	str	r3, [r2, #8]
 8007e6a:	da08      	bge.n	8007e7e <__sfputc_r+0x1e>
 8007e6c:	6994      	ldr	r4, [r2, #24]
 8007e6e:	42a3      	cmp	r3, r4
 8007e70:	db01      	blt.n	8007e76 <__sfputc_r+0x16>
 8007e72:	290a      	cmp	r1, #10
 8007e74:	d103      	bne.n	8007e7e <__sfputc_r+0x1e>
 8007e76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e7a:	f000 baf1 	b.w	8008460 <__swbuf_r>
 8007e7e:	6813      	ldr	r3, [r2, #0]
 8007e80:	1c58      	adds	r0, r3, #1
 8007e82:	6010      	str	r0, [r2, #0]
 8007e84:	7019      	strb	r1, [r3, #0]
 8007e86:	4608      	mov	r0, r1
 8007e88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e8c:	4770      	bx	lr

08007e8e <__sfputs_r>:
 8007e8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e90:	4606      	mov	r6, r0
 8007e92:	460f      	mov	r7, r1
 8007e94:	4614      	mov	r4, r2
 8007e96:	18d5      	adds	r5, r2, r3
 8007e98:	42ac      	cmp	r4, r5
 8007e9a:	d101      	bne.n	8007ea0 <__sfputs_r+0x12>
 8007e9c:	2000      	movs	r0, #0
 8007e9e:	e007      	b.n	8007eb0 <__sfputs_r+0x22>
 8007ea0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ea4:	463a      	mov	r2, r7
 8007ea6:	4630      	mov	r0, r6
 8007ea8:	f7ff ffda 	bl	8007e60 <__sfputc_r>
 8007eac:	1c43      	adds	r3, r0, #1
 8007eae:	d1f3      	bne.n	8007e98 <__sfputs_r+0xa>
 8007eb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007eb4 <_vfiprintf_r>:
 8007eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eb8:	460d      	mov	r5, r1
 8007eba:	b09d      	sub	sp, #116	; 0x74
 8007ebc:	4614      	mov	r4, r2
 8007ebe:	4698      	mov	r8, r3
 8007ec0:	4606      	mov	r6, r0
 8007ec2:	b118      	cbz	r0, 8007ecc <_vfiprintf_r+0x18>
 8007ec4:	6983      	ldr	r3, [r0, #24]
 8007ec6:	b90b      	cbnz	r3, 8007ecc <_vfiprintf_r+0x18>
 8007ec8:	f7ff fc36 	bl	8007738 <__sinit>
 8007ecc:	4b89      	ldr	r3, [pc, #548]	; (80080f4 <_vfiprintf_r+0x240>)
 8007ece:	429d      	cmp	r5, r3
 8007ed0:	d11b      	bne.n	8007f0a <_vfiprintf_r+0x56>
 8007ed2:	6875      	ldr	r5, [r6, #4]
 8007ed4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ed6:	07d9      	lsls	r1, r3, #31
 8007ed8:	d405      	bmi.n	8007ee6 <_vfiprintf_r+0x32>
 8007eda:	89ab      	ldrh	r3, [r5, #12]
 8007edc:	059a      	lsls	r2, r3, #22
 8007ede:	d402      	bmi.n	8007ee6 <_vfiprintf_r+0x32>
 8007ee0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ee2:	f7ff fcec 	bl	80078be <__retarget_lock_acquire_recursive>
 8007ee6:	89ab      	ldrh	r3, [r5, #12]
 8007ee8:	071b      	lsls	r3, r3, #28
 8007eea:	d501      	bpl.n	8007ef0 <_vfiprintf_r+0x3c>
 8007eec:	692b      	ldr	r3, [r5, #16]
 8007eee:	b9eb      	cbnz	r3, 8007f2c <_vfiprintf_r+0x78>
 8007ef0:	4629      	mov	r1, r5
 8007ef2:	4630      	mov	r0, r6
 8007ef4:	f000 fb06 	bl	8008504 <__swsetup_r>
 8007ef8:	b1c0      	cbz	r0, 8007f2c <_vfiprintf_r+0x78>
 8007efa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007efc:	07dc      	lsls	r4, r3, #31
 8007efe:	d50e      	bpl.n	8007f1e <_vfiprintf_r+0x6a>
 8007f00:	f04f 30ff 	mov.w	r0, #4294967295
 8007f04:	b01d      	add	sp, #116	; 0x74
 8007f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f0a:	4b7b      	ldr	r3, [pc, #492]	; (80080f8 <_vfiprintf_r+0x244>)
 8007f0c:	429d      	cmp	r5, r3
 8007f0e:	d101      	bne.n	8007f14 <_vfiprintf_r+0x60>
 8007f10:	68b5      	ldr	r5, [r6, #8]
 8007f12:	e7df      	b.n	8007ed4 <_vfiprintf_r+0x20>
 8007f14:	4b79      	ldr	r3, [pc, #484]	; (80080fc <_vfiprintf_r+0x248>)
 8007f16:	429d      	cmp	r5, r3
 8007f18:	bf08      	it	eq
 8007f1a:	68f5      	ldreq	r5, [r6, #12]
 8007f1c:	e7da      	b.n	8007ed4 <_vfiprintf_r+0x20>
 8007f1e:	89ab      	ldrh	r3, [r5, #12]
 8007f20:	0598      	lsls	r0, r3, #22
 8007f22:	d4ed      	bmi.n	8007f00 <_vfiprintf_r+0x4c>
 8007f24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f26:	f7ff fccb 	bl	80078c0 <__retarget_lock_release_recursive>
 8007f2a:	e7e9      	b.n	8007f00 <_vfiprintf_r+0x4c>
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	9309      	str	r3, [sp, #36]	; 0x24
 8007f30:	2320      	movs	r3, #32
 8007f32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f36:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f3a:	2330      	movs	r3, #48	; 0x30
 8007f3c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008100 <_vfiprintf_r+0x24c>
 8007f40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f44:	f04f 0901 	mov.w	r9, #1
 8007f48:	4623      	mov	r3, r4
 8007f4a:	469a      	mov	sl, r3
 8007f4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f50:	b10a      	cbz	r2, 8007f56 <_vfiprintf_r+0xa2>
 8007f52:	2a25      	cmp	r2, #37	; 0x25
 8007f54:	d1f9      	bne.n	8007f4a <_vfiprintf_r+0x96>
 8007f56:	ebba 0b04 	subs.w	fp, sl, r4
 8007f5a:	d00b      	beq.n	8007f74 <_vfiprintf_r+0xc0>
 8007f5c:	465b      	mov	r3, fp
 8007f5e:	4622      	mov	r2, r4
 8007f60:	4629      	mov	r1, r5
 8007f62:	4630      	mov	r0, r6
 8007f64:	f7ff ff93 	bl	8007e8e <__sfputs_r>
 8007f68:	3001      	adds	r0, #1
 8007f6a:	f000 80aa 	beq.w	80080c2 <_vfiprintf_r+0x20e>
 8007f6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f70:	445a      	add	r2, fp
 8007f72:	9209      	str	r2, [sp, #36]	; 0x24
 8007f74:	f89a 3000 	ldrb.w	r3, [sl]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	f000 80a2 	beq.w	80080c2 <_vfiprintf_r+0x20e>
 8007f7e:	2300      	movs	r3, #0
 8007f80:	f04f 32ff 	mov.w	r2, #4294967295
 8007f84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f88:	f10a 0a01 	add.w	sl, sl, #1
 8007f8c:	9304      	str	r3, [sp, #16]
 8007f8e:	9307      	str	r3, [sp, #28]
 8007f90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f94:	931a      	str	r3, [sp, #104]	; 0x68
 8007f96:	4654      	mov	r4, sl
 8007f98:	2205      	movs	r2, #5
 8007f9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f9e:	4858      	ldr	r0, [pc, #352]	; (8008100 <_vfiprintf_r+0x24c>)
 8007fa0:	f7f8 f926 	bl	80001f0 <memchr>
 8007fa4:	9a04      	ldr	r2, [sp, #16]
 8007fa6:	b9d8      	cbnz	r0, 8007fe0 <_vfiprintf_r+0x12c>
 8007fa8:	06d1      	lsls	r1, r2, #27
 8007faa:	bf44      	itt	mi
 8007fac:	2320      	movmi	r3, #32
 8007fae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fb2:	0713      	lsls	r3, r2, #28
 8007fb4:	bf44      	itt	mi
 8007fb6:	232b      	movmi	r3, #43	; 0x2b
 8007fb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fbc:	f89a 3000 	ldrb.w	r3, [sl]
 8007fc0:	2b2a      	cmp	r3, #42	; 0x2a
 8007fc2:	d015      	beq.n	8007ff0 <_vfiprintf_r+0x13c>
 8007fc4:	9a07      	ldr	r2, [sp, #28]
 8007fc6:	4654      	mov	r4, sl
 8007fc8:	2000      	movs	r0, #0
 8007fca:	f04f 0c0a 	mov.w	ip, #10
 8007fce:	4621      	mov	r1, r4
 8007fd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fd4:	3b30      	subs	r3, #48	; 0x30
 8007fd6:	2b09      	cmp	r3, #9
 8007fd8:	d94e      	bls.n	8008078 <_vfiprintf_r+0x1c4>
 8007fda:	b1b0      	cbz	r0, 800800a <_vfiprintf_r+0x156>
 8007fdc:	9207      	str	r2, [sp, #28]
 8007fde:	e014      	b.n	800800a <_vfiprintf_r+0x156>
 8007fe0:	eba0 0308 	sub.w	r3, r0, r8
 8007fe4:	fa09 f303 	lsl.w	r3, r9, r3
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	9304      	str	r3, [sp, #16]
 8007fec:	46a2      	mov	sl, r4
 8007fee:	e7d2      	b.n	8007f96 <_vfiprintf_r+0xe2>
 8007ff0:	9b03      	ldr	r3, [sp, #12]
 8007ff2:	1d19      	adds	r1, r3, #4
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	9103      	str	r1, [sp, #12]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	bfbb      	ittet	lt
 8007ffc:	425b      	neglt	r3, r3
 8007ffe:	f042 0202 	orrlt.w	r2, r2, #2
 8008002:	9307      	strge	r3, [sp, #28]
 8008004:	9307      	strlt	r3, [sp, #28]
 8008006:	bfb8      	it	lt
 8008008:	9204      	strlt	r2, [sp, #16]
 800800a:	7823      	ldrb	r3, [r4, #0]
 800800c:	2b2e      	cmp	r3, #46	; 0x2e
 800800e:	d10c      	bne.n	800802a <_vfiprintf_r+0x176>
 8008010:	7863      	ldrb	r3, [r4, #1]
 8008012:	2b2a      	cmp	r3, #42	; 0x2a
 8008014:	d135      	bne.n	8008082 <_vfiprintf_r+0x1ce>
 8008016:	9b03      	ldr	r3, [sp, #12]
 8008018:	1d1a      	adds	r2, r3, #4
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	9203      	str	r2, [sp, #12]
 800801e:	2b00      	cmp	r3, #0
 8008020:	bfb8      	it	lt
 8008022:	f04f 33ff 	movlt.w	r3, #4294967295
 8008026:	3402      	adds	r4, #2
 8008028:	9305      	str	r3, [sp, #20]
 800802a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008110 <_vfiprintf_r+0x25c>
 800802e:	7821      	ldrb	r1, [r4, #0]
 8008030:	2203      	movs	r2, #3
 8008032:	4650      	mov	r0, sl
 8008034:	f7f8 f8dc 	bl	80001f0 <memchr>
 8008038:	b140      	cbz	r0, 800804c <_vfiprintf_r+0x198>
 800803a:	2340      	movs	r3, #64	; 0x40
 800803c:	eba0 000a 	sub.w	r0, r0, sl
 8008040:	fa03 f000 	lsl.w	r0, r3, r0
 8008044:	9b04      	ldr	r3, [sp, #16]
 8008046:	4303      	orrs	r3, r0
 8008048:	3401      	adds	r4, #1
 800804a:	9304      	str	r3, [sp, #16]
 800804c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008050:	482c      	ldr	r0, [pc, #176]	; (8008104 <_vfiprintf_r+0x250>)
 8008052:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008056:	2206      	movs	r2, #6
 8008058:	f7f8 f8ca 	bl	80001f0 <memchr>
 800805c:	2800      	cmp	r0, #0
 800805e:	d03f      	beq.n	80080e0 <_vfiprintf_r+0x22c>
 8008060:	4b29      	ldr	r3, [pc, #164]	; (8008108 <_vfiprintf_r+0x254>)
 8008062:	bb1b      	cbnz	r3, 80080ac <_vfiprintf_r+0x1f8>
 8008064:	9b03      	ldr	r3, [sp, #12]
 8008066:	3307      	adds	r3, #7
 8008068:	f023 0307 	bic.w	r3, r3, #7
 800806c:	3308      	adds	r3, #8
 800806e:	9303      	str	r3, [sp, #12]
 8008070:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008072:	443b      	add	r3, r7
 8008074:	9309      	str	r3, [sp, #36]	; 0x24
 8008076:	e767      	b.n	8007f48 <_vfiprintf_r+0x94>
 8008078:	fb0c 3202 	mla	r2, ip, r2, r3
 800807c:	460c      	mov	r4, r1
 800807e:	2001      	movs	r0, #1
 8008080:	e7a5      	b.n	8007fce <_vfiprintf_r+0x11a>
 8008082:	2300      	movs	r3, #0
 8008084:	3401      	adds	r4, #1
 8008086:	9305      	str	r3, [sp, #20]
 8008088:	4619      	mov	r1, r3
 800808a:	f04f 0c0a 	mov.w	ip, #10
 800808e:	4620      	mov	r0, r4
 8008090:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008094:	3a30      	subs	r2, #48	; 0x30
 8008096:	2a09      	cmp	r2, #9
 8008098:	d903      	bls.n	80080a2 <_vfiprintf_r+0x1ee>
 800809a:	2b00      	cmp	r3, #0
 800809c:	d0c5      	beq.n	800802a <_vfiprintf_r+0x176>
 800809e:	9105      	str	r1, [sp, #20]
 80080a0:	e7c3      	b.n	800802a <_vfiprintf_r+0x176>
 80080a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80080a6:	4604      	mov	r4, r0
 80080a8:	2301      	movs	r3, #1
 80080aa:	e7f0      	b.n	800808e <_vfiprintf_r+0x1da>
 80080ac:	ab03      	add	r3, sp, #12
 80080ae:	9300      	str	r3, [sp, #0]
 80080b0:	462a      	mov	r2, r5
 80080b2:	4b16      	ldr	r3, [pc, #88]	; (800810c <_vfiprintf_r+0x258>)
 80080b4:	a904      	add	r1, sp, #16
 80080b6:	4630      	mov	r0, r6
 80080b8:	f3af 8000 	nop.w
 80080bc:	4607      	mov	r7, r0
 80080be:	1c78      	adds	r0, r7, #1
 80080c0:	d1d6      	bne.n	8008070 <_vfiprintf_r+0x1bc>
 80080c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080c4:	07d9      	lsls	r1, r3, #31
 80080c6:	d405      	bmi.n	80080d4 <_vfiprintf_r+0x220>
 80080c8:	89ab      	ldrh	r3, [r5, #12]
 80080ca:	059a      	lsls	r2, r3, #22
 80080cc:	d402      	bmi.n	80080d4 <_vfiprintf_r+0x220>
 80080ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080d0:	f7ff fbf6 	bl	80078c0 <__retarget_lock_release_recursive>
 80080d4:	89ab      	ldrh	r3, [r5, #12]
 80080d6:	065b      	lsls	r3, r3, #25
 80080d8:	f53f af12 	bmi.w	8007f00 <_vfiprintf_r+0x4c>
 80080dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080de:	e711      	b.n	8007f04 <_vfiprintf_r+0x50>
 80080e0:	ab03      	add	r3, sp, #12
 80080e2:	9300      	str	r3, [sp, #0]
 80080e4:	462a      	mov	r2, r5
 80080e6:	4b09      	ldr	r3, [pc, #36]	; (800810c <_vfiprintf_r+0x258>)
 80080e8:	a904      	add	r1, sp, #16
 80080ea:	4630      	mov	r0, r6
 80080ec:	f000 f880 	bl	80081f0 <_printf_i>
 80080f0:	e7e4      	b.n	80080bc <_vfiprintf_r+0x208>
 80080f2:	bf00      	nop
 80080f4:	0800882c 	.word	0x0800882c
 80080f8:	0800884c 	.word	0x0800884c
 80080fc:	0800880c 	.word	0x0800880c
 8008100:	08008870 	.word	0x08008870
 8008104:	0800887a 	.word	0x0800887a
 8008108:	00000000 	.word	0x00000000
 800810c:	08007e8f 	.word	0x08007e8f
 8008110:	08008876 	.word	0x08008876

08008114 <_printf_common>:
 8008114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008118:	4616      	mov	r6, r2
 800811a:	4699      	mov	r9, r3
 800811c:	688a      	ldr	r2, [r1, #8]
 800811e:	690b      	ldr	r3, [r1, #16]
 8008120:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008124:	4293      	cmp	r3, r2
 8008126:	bfb8      	it	lt
 8008128:	4613      	movlt	r3, r2
 800812a:	6033      	str	r3, [r6, #0]
 800812c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008130:	4607      	mov	r7, r0
 8008132:	460c      	mov	r4, r1
 8008134:	b10a      	cbz	r2, 800813a <_printf_common+0x26>
 8008136:	3301      	adds	r3, #1
 8008138:	6033      	str	r3, [r6, #0]
 800813a:	6823      	ldr	r3, [r4, #0]
 800813c:	0699      	lsls	r1, r3, #26
 800813e:	bf42      	ittt	mi
 8008140:	6833      	ldrmi	r3, [r6, #0]
 8008142:	3302      	addmi	r3, #2
 8008144:	6033      	strmi	r3, [r6, #0]
 8008146:	6825      	ldr	r5, [r4, #0]
 8008148:	f015 0506 	ands.w	r5, r5, #6
 800814c:	d106      	bne.n	800815c <_printf_common+0x48>
 800814e:	f104 0a19 	add.w	sl, r4, #25
 8008152:	68e3      	ldr	r3, [r4, #12]
 8008154:	6832      	ldr	r2, [r6, #0]
 8008156:	1a9b      	subs	r3, r3, r2
 8008158:	42ab      	cmp	r3, r5
 800815a:	dc26      	bgt.n	80081aa <_printf_common+0x96>
 800815c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008160:	1e13      	subs	r3, r2, #0
 8008162:	6822      	ldr	r2, [r4, #0]
 8008164:	bf18      	it	ne
 8008166:	2301      	movne	r3, #1
 8008168:	0692      	lsls	r2, r2, #26
 800816a:	d42b      	bmi.n	80081c4 <_printf_common+0xb0>
 800816c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008170:	4649      	mov	r1, r9
 8008172:	4638      	mov	r0, r7
 8008174:	47c0      	blx	r8
 8008176:	3001      	adds	r0, #1
 8008178:	d01e      	beq.n	80081b8 <_printf_common+0xa4>
 800817a:	6823      	ldr	r3, [r4, #0]
 800817c:	68e5      	ldr	r5, [r4, #12]
 800817e:	6832      	ldr	r2, [r6, #0]
 8008180:	f003 0306 	and.w	r3, r3, #6
 8008184:	2b04      	cmp	r3, #4
 8008186:	bf08      	it	eq
 8008188:	1aad      	subeq	r5, r5, r2
 800818a:	68a3      	ldr	r3, [r4, #8]
 800818c:	6922      	ldr	r2, [r4, #16]
 800818e:	bf0c      	ite	eq
 8008190:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008194:	2500      	movne	r5, #0
 8008196:	4293      	cmp	r3, r2
 8008198:	bfc4      	itt	gt
 800819a:	1a9b      	subgt	r3, r3, r2
 800819c:	18ed      	addgt	r5, r5, r3
 800819e:	2600      	movs	r6, #0
 80081a0:	341a      	adds	r4, #26
 80081a2:	42b5      	cmp	r5, r6
 80081a4:	d11a      	bne.n	80081dc <_printf_common+0xc8>
 80081a6:	2000      	movs	r0, #0
 80081a8:	e008      	b.n	80081bc <_printf_common+0xa8>
 80081aa:	2301      	movs	r3, #1
 80081ac:	4652      	mov	r2, sl
 80081ae:	4649      	mov	r1, r9
 80081b0:	4638      	mov	r0, r7
 80081b2:	47c0      	blx	r8
 80081b4:	3001      	adds	r0, #1
 80081b6:	d103      	bne.n	80081c0 <_printf_common+0xac>
 80081b8:	f04f 30ff 	mov.w	r0, #4294967295
 80081bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081c0:	3501      	adds	r5, #1
 80081c2:	e7c6      	b.n	8008152 <_printf_common+0x3e>
 80081c4:	18e1      	adds	r1, r4, r3
 80081c6:	1c5a      	adds	r2, r3, #1
 80081c8:	2030      	movs	r0, #48	; 0x30
 80081ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80081ce:	4422      	add	r2, r4
 80081d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80081d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80081d8:	3302      	adds	r3, #2
 80081da:	e7c7      	b.n	800816c <_printf_common+0x58>
 80081dc:	2301      	movs	r3, #1
 80081de:	4622      	mov	r2, r4
 80081e0:	4649      	mov	r1, r9
 80081e2:	4638      	mov	r0, r7
 80081e4:	47c0      	blx	r8
 80081e6:	3001      	adds	r0, #1
 80081e8:	d0e6      	beq.n	80081b8 <_printf_common+0xa4>
 80081ea:	3601      	adds	r6, #1
 80081ec:	e7d9      	b.n	80081a2 <_printf_common+0x8e>
	...

080081f0 <_printf_i>:
 80081f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80081f4:	7e0f      	ldrb	r7, [r1, #24]
 80081f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80081f8:	2f78      	cmp	r7, #120	; 0x78
 80081fa:	4691      	mov	r9, r2
 80081fc:	4680      	mov	r8, r0
 80081fe:	460c      	mov	r4, r1
 8008200:	469a      	mov	sl, r3
 8008202:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008206:	d807      	bhi.n	8008218 <_printf_i+0x28>
 8008208:	2f62      	cmp	r7, #98	; 0x62
 800820a:	d80a      	bhi.n	8008222 <_printf_i+0x32>
 800820c:	2f00      	cmp	r7, #0
 800820e:	f000 80d8 	beq.w	80083c2 <_printf_i+0x1d2>
 8008212:	2f58      	cmp	r7, #88	; 0x58
 8008214:	f000 80a3 	beq.w	800835e <_printf_i+0x16e>
 8008218:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800821c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008220:	e03a      	b.n	8008298 <_printf_i+0xa8>
 8008222:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008226:	2b15      	cmp	r3, #21
 8008228:	d8f6      	bhi.n	8008218 <_printf_i+0x28>
 800822a:	a101      	add	r1, pc, #4	; (adr r1, 8008230 <_printf_i+0x40>)
 800822c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008230:	08008289 	.word	0x08008289
 8008234:	0800829d 	.word	0x0800829d
 8008238:	08008219 	.word	0x08008219
 800823c:	08008219 	.word	0x08008219
 8008240:	08008219 	.word	0x08008219
 8008244:	08008219 	.word	0x08008219
 8008248:	0800829d 	.word	0x0800829d
 800824c:	08008219 	.word	0x08008219
 8008250:	08008219 	.word	0x08008219
 8008254:	08008219 	.word	0x08008219
 8008258:	08008219 	.word	0x08008219
 800825c:	080083a9 	.word	0x080083a9
 8008260:	080082cd 	.word	0x080082cd
 8008264:	0800838b 	.word	0x0800838b
 8008268:	08008219 	.word	0x08008219
 800826c:	08008219 	.word	0x08008219
 8008270:	080083cb 	.word	0x080083cb
 8008274:	08008219 	.word	0x08008219
 8008278:	080082cd 	.word	0x080082cd
 800827c:	08008219 	.word	0x08008219
 8008280:	08008219 	.word	0x08008219
 8008284:	08008393 	.word	0x08008393
 8008288:	682b      	ldr	r3, [r5, #0]
 800828a:	1d1a      	adds	r2, r3, #4
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	602a      	str	r2, [r5, #0]
 8008290:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008294:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008298:	2301      	movs	r3, #1
 800829a:	e0a3      	b.n	80083e4 <_printf_i+0x1f4>
 800829c:	6820      	ldr	r0, [r4, #0]
 800829e:	6829      	ldr	r1, [r5, #0]
 80082a0:	0606      	lsls	r6, r0, #24
 80082a2:	f101 0304 	add.w	r3, r1, #4
 80082a6:	d50a      	bpl.n	80082be <_printf_i+0xce>
 80082a8:	680e      	ldr	r6, [r1, #0]
 80082aa:	602b      	str	r3, [r5, #0]
 80082ac:	2e00      	cmp	r6, #0
 80082ae:	da03      	bge.n	80082b8 <_printf_i+0xc8>
 80082b0:	232d      	movs	r3, #45	; 0x2d
 80082b2:	4276      	negs	r6, r6
 80082b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082b8:	485e      	ldr	r0, [pc, #376]	; (8008434 <_printf_i+0x244>)
 80082ba:	230a      	movs	r3, #10
 80082bc:	e019      	b.n	80082f2 <_printf_i+0x102>
 80082be:	680e      	ldr	r6, [r1, #0]
 80082c0:	602b      	str	r3, [r5, #0]
 80082c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80082c6:	bf18      	it	ne
 80082c8:	b236      	sxthne	r6, r6
 80082ca:	e7ef      	b.n	80082ac <_printf_i+0xbc>
 80082cc:	682b      	ldr	r3, [r5, #0]
 80082ce:	6820      	ldr	r0, [r4, #0]
 80082d0:	1d19      	adds	r1, r3, #4
 80082d2:	6029      	str	r1, [r5, #0]
 80082d4:	0601      	lsls	r1, r0, #24
 80082d6:	d501      	bpl.n	80082dc <_printf_i+0xec>
 80082d8:	681e      	ldr	r6, [r3, #0]
 80082da:	e002      	b.n	80082e2 <_printf_i+0xf2>
 80082dc:	0646      	lsls	r6, r0, #25
 80082de:	d5fb      	bpl.n	80082d8 <_printf_i+0xe8>
 80082e0:	881e      	ldrh	r6, [r3, #0]
 80082e2:	4854      	ldr	r0, [pc, #336]	; (8008434 <_printf_i+0x244>)
 80082e4:	2f6f      	cmp	r7, #111	; 0x6f
 80082e6:	bf0c      	ite	eq
 80082e8:	2308      	moveq	r3, #8
 80082ea:	230a      	movne	r3, #10
 80082ec:	2100      	movs	r1, #0
 80082ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80082f2:	6865      	ldr	r5, [r4, #4]
 80082f4:	60a5      	str	r5, [r4, #8]
 80082f6:	2d00      	cmp	r5, #0
 80082f8:	bfa2      	ittt	ge
 80082fa:	6821      	ldrge	r1, [r4, #0]
 80082fc:	f021 0104 	bicge.w	r1, r1, #4
 8008300:	6021      	strge	r1, [r4, #0]
 8008302:	b90e      	cbnz	r6, 8008308 <_printf_i+0x118>
 8008304:	2d00      	cmp	r5, #0
 8008306:	d04d      	beq.n	80083a4 <_printf_i+0x1b4>
 8008308:	4615      	mov	r5, r2
 800830a:	fbb6 f1f3 	udiv	r1, r6, r3
 800830e:	fb03 6711 	mls	r7, r3, r1, r6
 8008312:	5dc7      	ldrb	r7, [r0, r7]
 8008314:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008318:	4637      	mov	r7, r6
 800831a:	42bb      	cmp	r3, r7
 800831c:	460e      	mov	r6, r1
 800831e:	d9f4      	bls.n	800830a <_printf_i+0x11a>
 8008320:	2b08      	cmp	r3, #8
 8008322:	d10b      	bne.n	800833c <_printf_i+0x14c>
 8008324:	6823      	ldr	r3, [r4, #0]
 8008326:	07de      	lsls	r6, r3, #31
 8008328:	d508      	bpl.n	800833c <_printf_i+0x14c>
 800832a:	6923      	ldr	r3, [r4, #16]
 800832c:	6861      	ldr	r1, [r4, #4]
 800832e:	4299      	cmp	r1, r3
 8008330:	bfde      	ittt	le
 8008332:	2330      	movle	r3, #48	; 0x30
 8008334:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008338:	f105 35ff 	addle.w	r5, r5, #4294967295
 800833c:	1b52      	subs	r2, r2, r5
 800833e:	6122      	str	r2, [r4, #16]
 8008340:	f8cd a000 	str.w	sl, [sp]
 8008344:	464b      	mov	r3, r9
 8008346:	aa03      	add	r2, sp, #12
 8008348:	4621      	mov	r1, r4
 800834a:	4640      	mov	r0, r8
 800834c:	f7ff fee2 	bl	8008114 <_printf_common>
 8008350:	3001      	adds	r0, #1
 8008352:	d14c      	bne.n	80083ee <_printf_i+0x1fe>
 8008354:	f04f 30ff 	mov.w	r0, #4294967295
 8008358:	b004      	add	sp, #16
 800835a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800835e:	4835      	ldr	r0, [pc, #212]	; (8008434 <_printf_i+0x244>)
 8008360:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008364:	6829      	ldr	r1, [r5, #0]
 8008366:	6823      	ldr	r3, [r4, #0]
 8008368:	f851 6b04 	ldr.w	r6, [r1], #4
 800836c:	6029      	str	r1, [r5, #0]
 800836e:	061d      	lsls	r5, r3, #24
 8008370:	d514      	bpl.n	800839c <_printf_i+0x1ac>
 8008372:	07df      	lsls	r7, r3, #31
 8008374:	bf44      	itt	mi
 8008376:	f043 0320 	orrmi.w	r3, r3, #32
 800837a:	6023      	strmi	r3, [r4, #0]
 800837c:	b91e      	cbnz	r6, 8008386 <_printf_i+0x196>
 800837e:	6823      	ldr	r3, [r4, #0]
 8008380:	f023 0320 	bic.w	r3, r3, #32
 8008384:	6023      	str	r3, [r4, #0]
 8008386:	2310      	movs	r3, #16
 8008388:	e7b0      	b.n	80082ec <_printf_i+0xfc>
 800838a:	6823      	ldr	r3, [r4, #0]
 800838c:	f043 0320 	orr.w	r3, r3, #32
 8008390:	6023      	str	r3, [r4, #0]
 8008392:	2378      	movs	r3, #120	; 0x78
 8008394:	4828      	ldr	r0, [pc, #160]	; (8008438 <_printf_i+0x248>)
 8008396:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800839a:	e7e3      	b.n	8008364 <_printf_i+0x174>
 800839c:	0659      	lsls	r1, r3, #25
 800839e:	bf48      	it	mi
 80083a0:	b2b6      	uxthmi	r6, r6
 80083a2:	e7e6      	b.n	8008372 <_printf_i+0x182>
 80083a4:	4615      	mov	r5, r2
 80083a6:	e7bb      	b.n	8008320 <_printf_i+0x130>
 80083a8:	682b      	ldr	r3, [r5, #0]
 80083aa:	6826      	ldr	r6, [r4, #0]
 80083ac:	6961      	ldr	r1, [r4, #20]
 80083ae:	1d18      	adds	r0, r3, #4
 80083b0:	6028      	str	r0, [r5, #0]
 80083b2:	0635      	lsls	r5, r6, #24
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	d501      	bpl.n	80083bc <_printf_i+0x1cc>
 80083b8:	6019      	str	r1, [r3, #0]
 80083ba:	e002      	b.n	80083c2 <_printf_i+0x1d2>
 80083bc:	0670      	lsls	r0, r6, #25
 80083be:	d5fb      	bpl.n	80083b8 <_printf_i+0x1c8>
 80083c0:	8019      	strh	r1, [r3, #0]
 80083c2:	2300      	movs	r3, #0
 80083c4:	6123      	str	r3, [r4, #16]
 80083c6:	4615      	mov	r5, r2
 80083c8:	e7ba      	b.n	8008340 <_printf_i+0x150>
 80083ca:	682b      	ldr	r3, [r5, #0]
 80083cc:	1d1a      	adds	r2, r3, #4
 80083ce:	602a      	str	r2, [r5, #0]
 80083d0:	681d      	ldr	r5, [r3, #0]
 80083d2:	6862      	ldr	r2, [r4, #4]
 80083d4:	2100      	movs	r1, #0
 80083d6:	4628      	mov	r0, r5
 80083d8:	f7f7 ff0a 	bl	80001f0 <memchr>
 80083dc:	b108      	cbz	r0, 80083e2 <_printf_i+0x1f2>
 80083de:	1b40      	subs	r0, r0, r5
 80083e0:	6060      	str	r0, [r4, #4]
 80083e2:	6863      	ldr	r3, [r4, #4]
 80083e4:	6123      	str	r3, [r4, #16]
 80083e6:	2300      	movs	r3, #0
 80083e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083ec:	e7a8      	b.n	8008340 <_printf_i+0x150>
 80083ee:	6923      	ldr	r3, [r4, #16]
 80083f0:	462a      	mov	r2, r5
 80083f2:	4649      	mov	r1, r9
 80083f4:	4640      	mov	r0, r8
 80083f6:	47d0      	blx	sl
 80083f8:	3001      	adds	r0, #1
 80083fa:	d0ab      	beq.n	8008354 <_printf_i+0x164>
 80083fc:	6823      	ldr	r3, [r4, #0]
 80083fe:	079b      	lsls	r3, r3, #30
 8008400:	d413      	bmi.n	800842a <_printf_i+0x23a>
 8008402:	68e0      	ldr	r0, [r4, #12]
 8008404:	9b03      	ldr	r3, [sp, #12]
 8008406:	4298      	cmp	r0, r3
 8008408:	bfb8      	it	lt
 800840a:	4618      	movlt	r0, r3
 800840c:	e7a4      	b.n	8008358 <_printf_i+0x168>
 800840e:	2301      	movs	r3, #1
 8008410:	4632      	mov	r2, r6
 8008412:	4649      	mov	r1, r9
 8008414:	4640      	mov	r0, r8
 8008416:	47d0      	blx	sl
 8008418:	3001      	adds	r0, #1
 800841a:	d09b      	beq.n	8008354 <_printf_i+0x164>
 800841c:	3501      	adds	r5, #1
 800841e:	68e3      	ldr	r3, [r4, #12]
 8008420:	9903      	ldr	r1, [sp, #12]
 8008422:	1a5b      	subs	r3, r3, r1
 8008424:	42ab      	cmp	r3, r5
 8008426:	dcf2      	bgt.n	800840e <_printf_i+0x21e>
 8008428:	e7eb      	b.n	8008402 <_printf_i+0x212>
 800842a:	2500      	movs	r5, #0
 800842c:	f104 0619 	add.w	r6, r4, #25
 8008430:	e7f5      	b.n	800841e <_printf_i+0x22e>
 8008432:	bf00      	nop
 8008434:	08008881 	.word	0x08008881
 8008438:	08008892 	.word	0x08008892

0800843c <_read_r>:
 800843c:	b538      	push	{r3, r4, r5, lr}
 800843e:	4d07      	ldr	r5, [pc, #28]	; (800845c <_read_r+0x20>)
 8008440:	4604      	mov	r4, r0
 8008442:	4608      	mov	r0, r1
 8008444:	4611      	mov	r1, r2
 8008446:	2200      	movs	r2, #0
 8008448:	602a      	str	r2, [r5, #0]
 800844a:	461a      	mov	r2, r3
 800844c:	f7f8 ff2c 	bl	80012a8 <_read>
 8008450:	1c43      	adds	r3, r0, #1
 8008452:	d102      	bne.n	800845a <_read_r+0x1e>
 8008454:	682b      	ldr	r3, [r5, #0]
 8008456:	b103      	cbz	r3, 800845a <_read_r+0x1e>
 8008458:	6023      	str	r3, [r4, #0]
 800845a:	bd38      	pop	{r3, r4, r5, pc}
 800845c:	2000302c 	.word	0x2000302c

08008460 <__swbuf_r>:
 8008460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008462:	460e      	mov	r6, r1
 8008464:	4614      	mov	r4, r2
 8008466:	4605      	mov	r5, r0
 8008468:	b118      	cbz	r0, 8008472 <__swbuf_r+0x12>
 800846a:	6983      	ldr	r3, [r0, #24]
 800846c:	b90b      	cbnz	r3, 8008472 <__swbuf_r+0x12>
 800846e:	f7ff f963 	bl	8007738 <__sinit>
 8008472:	4b21      	ldr	r3, [pc, #132]	; (80084f8 <__swbuf_r+0x98>)
 8008474:	429c      	cmp	r4, r3
 8008476:	d12b      	bne.n	80084d0 <__swbuf_r+0x70>
 8008478:	686c      	ldr	r4, [r5, #4]
 800847a:	69a3      	ldr	r3, [r4, #24]
 800847c:	60a3      	str	r3, [r4, #8]
 800847e:	89a3      	ldrh	r3, [r4, #12]
 8008480:	071a      	lsls	r2, r3, #28
 8008482:	d52f      	bpl.n	80084e4 <__swbuf_r+0x84>
 8008484:	6923      	ldr	r3, [r4, #16]
 8008486:	b36b      	cbz	r3, 80084e4 <__swbuf_r+0x84>
 8008488:	6923      	ldr	r3, [r4, #16]
 800848a:	6820      	ldr	r0, [r4, #0]
 800848c:	1ac0      	subs	r0, r0, r3
 800848e:	6963      	ldr	r3, [r4, #20]
 8008490:	b2f6      	uxtb	r6, r6
 8008492:	4283      	cmp	r3, r0
 8008494:	4637      	mov	r7, r6
 8008496:	dc04      	bgt.n	80084a2 <__swbuf_r+0x42>
 8008498:	4621      	mov	r1, r4
 800849a:	4628      	mov	r0, r5
 800849c:	f7ff fc3a 	bl	8007d14 <_fflush_r>
 80084a0:	bb30      	cbnz	r0, 80084f0 <__swbuf_r+0x90>
 80084a2:	68a3      	ldr	r3, [r4, #8]
 80084a4:	3b01      	subs	r3, #1
 80084a6:	60a3      	str	r3, [r4, #8]
 80084a8:	6823      	ldr	r3, [r4, #0]
 80084aa:	1c5a      	adds	r2, r3, #1
 80084ac:	6022      	str	r2, [r4, #0]
 80084ae:	701e      	strb	r6, [r3, #0]
 80084b0:	6963      	ldr	r3, [r4, #20]
 80084b2:	3001      	adds	r0, #1
 80084b4:	4283      	cmp	r3, r0
 80084b6:	d004      	beq.n	80084c2 <__swbuf_r+0x62>
 80084b8:	89a3      	ldrh	r3, [r4, #12]
 80084ba:	07db      	lsls	r3, r3, #31
 80084bc:	d506      	bpl.n	80084cc <__swbuf_r+0x6c>
 80084be:	2e0a      	cmp	r6, #10
 80084c0:	d104      	bne.n	80084cc <__swbuf_r+0x6c>
 80084c2:	4621      	mov	r1, r4
 80084c4:	4628      	mov	r0, r5
 80084c6:	f7ff fc25 	bl	8007d14 <_fflush_r>
 80084ca:	b988      	cbnz	r0, 80084f0 <__swbuf_r+0x90>
 80084cc:	4638      	mov	r0, r7
 80084ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084d0:	4b0a      	ldr	r3, [pc, #40]	; (80084fc <__swbuf_r+0x9c>)
 80084d2:	429c      	cmp	r4, r3
 80084d4:	d101      	bne.n	80084da <__swbuf_r+0x7a>
 80084d6:	68ac      	ldr	r4, [r5, #8]
 80084d8:	e7cf      	b.n	800847a <__swbuf_r+0x1a>
 80084da:	4b09      	ldr	r3, [pc, #36]	; (8008500 <__swbuf_r+0xa0>)
 80084dc:	429c      	cmp	r4, r3
 80084de:	bf08      	it	eq
 80084e0:	68ec      	ldreq	r4, [r5, #12]
 80084e2:	e7ca      	b.n	800847a <__swbuf_r+0x1a>
 80084e4:	4621      	mov	r1, r4
 80084e6:	4628      	mov	r0, r5
 80084e8:	f000 f80c 	bl	8008504 <__swsetup_r>
 80084ec:	2800      	cmp	r0, #0
 80084ee:	d0cb      	beq.n	8008488 <__swbuf_r+0x28>
 80084f0:	f04f 37ff 	mov.w	r7, #4294967295
 80084f4:	e7ea      	b.n	80084cc <__swbuf_r+0x6c>
 80084f6:	bf00      	nop
 80084f8:	0800882c 	.word	0x0800882c
 80084fc:	0800884c 	.word	0x0800884c
 8008500:	0800880c 	.word	0x0800880c

08008504 <__swsetup_r>:
 8008504:	4b32      	ldr	r3, [pc, #200]	; (80085d0 <__swsetup_r+0xcc>)
 8008506:	b570      	push	{r4, r5, r6, lr}
 8008508:	681d      	ldr	r5, [r3, #0]
 800850a:	4606      	mov	r6, r0
 800850c:	460c      	mov	r4, r1
 800850e:	b125      	cbz	r5, 800851a <__swsetup_r+0x16>
 8008510:	69ab      	ldr	r3, [r5, #24]
 8008512:	b913      	cbnz	r3, 800851a <__swsetup_r+0x16>
 8008514:	4628      	mov	r0, r5
 8008516:	f7ff f90f 	bl	8007738 <__sinit>
 800851a:	4b2e      	ldr	r3, [pc, #184]	; (80085d4 <__swsetup_r+0xd0>)
 800851c:	429c      	cmp	r4, r3
 800851e:	d10f      	bne.n	8008540 <__swsetup_r+0x3c>
 8008520:	686c      	ldr	r4, [r5, #4]
 8008522:	89a3      	ldrh	r3, [r4, #12]
 8008524:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008528:	0719      	lsls	r1, r3, #28
 800852a:	d42c      	bmi.n	8008586 <__swsetup_r+0x82>
 800852c:	06dd      	lsls	r5, r3, #27
 800852e:	d411      	bmi.n	8008554 <__swsetup_r+0x50>
 8008530:	2309      	movs	r3, #9
 8008532:	6033      	str	r3, [r6, #0]
 8008534:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008538:	81a3      	strh	r3, [r4, #12]
 800853a:	f04f 30ff 	mov.w	r0, #4294967295
 800853e:	e03e      	b.n	80085be <__swsetup_r+0xba>
 8008540:	4b25      	ldr	r3, [pc, #148]	; (80085d8 <__swsetup_r+0xd4>)
 8008542:	429c      	cmp	r4, r3
 8008544:	d101      	bne.n	800854a <__swsetup_r+0x46>
 8008546:	68ac      	ldr	r4, [r5, #8]
 8008548:	e7eb      	b.n	8008522 <__swsetup_r+0x1e>
 800854a:	4b24      	ldr	r3, [pc, #144]	; (80085dc <__swsetup_r+0xd8>)
 800854c:	429c      	cmp	r4, r3
 800854e:	bf08      	it	eq
 8008550:	68ec      	ldreq	r4, [r5, #12]
 8008552:	e7e6      	b.n	8008522 <__swsetup_r+0x1e>
 8008554:	0758      	lsls	r0, r3, #29
 8008556:	d512      	bpl.n	800857e <__swsetup_r+0x7a>
 8008558:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800855a:	b141      	cbz	r1, 800856e <__swsetup_r+0x6a>
 800855c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008560:	4299      	cmp	r1, r3
 8008562:	d002      	beq.n	800856a <__swsetup_r+0x66>
 8008564:	4630      	mov	r0, r6
 8008566:	f7ff fc2f 	bl	8007dc8 <_free_r>
 800856a:	2300      	movs	r3, #0
 800856c:	6363      	str	r3, [r4, #52]	; 0x34
 800856e:	89a3      	ldrh	r3, [r4, #12]
 8008570:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008574:	81a3      	strh	r3, [r4, #12]
 8008576:	2300      	movs	r3, #0
 8008578:	6063      	str	r3, [r4, #4]
 800857a:	6923      	ldr	r3, [r4, #16]
 800857c:	6023      	str	r3, [r4, #0]
 800857e:	89a3      	ldrh	r3, [r4, #12]
 8008580:	f043 0308 	orr.w	r3, r3, #8
 8008584:	81a3      	strh	r3, [r4, #12]
 8008586:	6923      	ldr	r3, [r4, #16]
 8008588:	b94b      	cbnz	r3, 800859e <__swsetup_r+0x9a>
 800858a:	89a3      	ldrh	r3, [r4, #12]
 800858c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008590:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008594:	d003      	beq.n	800859e <__swsetup_r+0x9a>
 8008596:	4621      	mov	r1, r4
 8008598:	4630      	mov	r0, r6
 800859a:	f000 f847 	bl	800862c <__smakebuf_r>
 800859e:	89a0      	ldrh	r0, [r4, #12]
 80085a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80085a4:	f010 0301 	ands.w	r3, r0, #1
 80085a8:	d00a      	beq.n	80085c0 <__swsetup_r+0xbc>
 80085aa:	2300      	movs	r3, #0
 80085ac:	60a3      	str	r3, [r4, #8]
 80085ae:	6963      	ldr	r3, [r4, #20]
 80085b0:	425b      	negs	r3, r3
 80085b2:	61a3      	str	r3, [r4, #24]
 80085b4:	6923      	ldr	r3, [r4, #16]
 80085b6:	b943      	cbnz	r3, 80085ca <__swsetup_r+0xc6>
 80085b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80085bc:	d1ba      	bne.n	8008534 <__swsetup_r+0x30>
 80085be:	bd70      	pop	{r4, r5, r6, pc}
 80085c0:	0781      	lsls	r1, r0, #30
 80085c2:	bf58      	it	pl
 80085c4:	6963      	ldrpl	r3, [r4, #20]
 80085c6:	60a3      	str	r3, [r4, #8]
 80085c8:	e7f4      	b.n	80085b4 <__swsetup_r+0xb0>
 80085ca:	2000      	movs	r0, #0
 80085cc:	e7f7      	b.n	80085be <__swsetup_r+0xba>
 80085ce:	bf00      	nop
 80085d0:	20000010 	.word	0x20000010
 80085d4:	0800882c 	.word	0x0800882c
 80085d8:	0800884c 	.word	0x0800884c
 80085dc:	0800880c 	.word	0x0800880c

080085e0 <__swhatbuf_r>:
 80085e0:	b570      	push	{r4, r5, r6, lr}
 80085e2:	460e      	mov	r6, r1
 80085e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085e8:	2900      	cmp	r1, #0
 80085ea:	b096      	sub	sp, #88	; 0x58
 80085ec:	4614      	mov	r4, r2
 80085ee:	461d      	mov	r5, r3
 80085f0:	da08      	bge.n	8008604 <__swhatbuf_r+0x24>
 80085f2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80085f6:	2200      	movs	r2, #0
 80085f8:	602a      	str	r2, [r5, #0]
 80085fa:	061a      	lsls	r2, r3, #24
 80085fc:	d410      	bmi.n	8008620 <__swhatbuf_r+0x40>
 80085fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008602:	e00e      	b.n	8008622 <__swhatbuf_r+0x42>
 8008604:	466a      	mov	r2, sp
 8008606:	f000 f851 	bl	80086ac <_fstat_r>
 800860a:	2800      	cmp	r0, #0
 800860c:	dbf1      	blt.n	80085f2 <__swhatbuf_r+0x12>
 800860e:	9a01      	ldr	r2, [sp, #4]
 8008610:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008614:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008618:	425a      	negs	r2, r3
 800861a:	415a      	adcs	r2, r3
 800861c:	602a      	str	r2, [r5, #0]
 800861e:	e7ee      	b.n	80085fe <__swhatbuf_r+0x1e>
 8008620:	2340      	movs	r3, #64	; 0x40
 8008622:	2000      	movs	r0, #0
 8008624:	6023      	str	r3, [r4, #0]
 8008626:	b016      	add	sp, #88	; 0x58
 8008628:	bd70      	pop	{r4, r5, r6, pc}
	...

0800862c <__smakebuf_r>:
 800862c:	898b      	ldrh	r3, [r1, #12]
 800862e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008630:	079d      	lsls	r5, r3, #30
 8008632:	4606      	mov	r6, r0
 8008634:	460c      	mov	r4, r1
 8008636:	d507      	bpl.n	8008648 <__smakebuf_r+0x1c>
 8008638:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800863c:	6023      	str	r3, [r4, #0]
 800863e:	6123      	str	r3, [r4, #16]
 8008640:	2301      	movs	r3, #1
 8008642:	6163      	str	r3, [r4, #20]
 8008644:	b002      	add	sp, #8
 8008646:	bd70      	pop	{r4, r5, r6, pc}
 8008648:	ab01      	add	r3, sp, #4
 800864a:	466a      	mov	r2, sp
 800864c:	f7ff ffc8 	bl	80085e0 <__swhatbuf_r>
 8008650:	9900      	ldr	r1, [sp, #0]
 8008652:	4605      	mov	r5, r0
 8008654:	4630      	mov	r0, r6
 8008656:	f7ff f96b 	bl	8007930 <_malloc_r>
 800865a:	b948      	cbnz	r0, 8008670 <__smakebuf_r+0x44>
 800865c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008660:	059a      	lsls	r2, r3, #22
 8008662:	d4ef      	bmi.n	8008644 <__smakebuf_r+0x18>
 8008664:	f023 0303 	bic.w	r3, r3, #3
 8008668:	f043 0302 	orr.w	r3, r3, #2
 800866c:	81a3      	strh	r3, [r4, #12]
 800866e:	e7e3      	b.n	8008638 <__smakebuf_r+0xc>
 8008670:	4b0d      	ldr	r3, [pc, #52]	; (80086a8 <__smakebuf_r+0x7c>)
 8008672:	62b3      	str	r3, [r6, #40]	; 0x28
 8008674:	89a3      	ldrh	r3, [r4, #12]
 8008676:	6020      	str	r0, [r4, #0]
 8008678:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800867c:	81a3      	strh	r3, [r4, #12]
 800867e:	9b00      	ldr	r3, [sp, #0]
 8008680:	6163      	str	r3, [r4, #20]
 8008682:	9b01      	ldr	r3, [sp, #4]
 8008684:	6120      	str	r0, [r4, #16]
 8008686:	b15b      	cbz	r3, 80086a0 <__smakebuf_r+0x74>
 8008688:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800868c:	4630      	mov	r0, r6
 800868e:	f000 f81f 	bl	80086d0 <_isatty_r>
 8008692:	b128      	cbz	r0, 80086a0 <__smakebuf_r+0x74>
 8008694:	89a3      	ldrh	r3, [r4, #12]
 8008696:	f023 0303 	bic.w	r3, r3, #3
 800869a:	f043 0301 	orr.w	r3, r3, #1
 800869e:	81a3      	strh	r3, [r4, #12]
 80086a0:	89a0      	ldrh	r0, [r4, #12]
 80086a2:	4305      	orrs	r5, r0
 80086a4:	81a5      	strh	r5, [r4, #12]
 80086a6:	e7cd      	b.n	8008644 <__smakebuf_r+0x18>
 80086a8:	080076d1 	.word	0x080076d1

080086ac <_fstat_r>:
 80086ac:	b538      	push	{r3, r4, r5, lr}
 80086ae:	4d07      	ldr	r5, [pc, #28]	; (80086cc <_fstat_r+0x20>)
 80086b0:	2300      	movs	r3, #0
 80086b2:	4604      	mov	r4, r0
 80086b4:	4608      	mov	r0, r1
 80086b6:	4611      	mov	r1, r2
 80086b8:	602b      	str	r3, [r5, #0]
 80086ba:	f7f8 fe3a 	bl	8001332 <_fstat>
 80086be:	1c43      	adds	r3, r0, #1
 80086c0:	d102      	bne.n	80086c8 <_fstat_r+0x1c>
 80086c2:	682b      	ldr	r3, [r5, #0]
 80086c4:	b103      	cbz	r3, 80086c8 <_fstat_r+0x1c>
 80086c6:	6023      	str	r3, [r4, #0]
 80086c8:	bd38      	pop	{r3, r4, r5, pc}
 80086ca:	bf00      	nop
 80086cc:	2000302c 	.word	0x2000302c

080086d0 <_isatty_r>:
 80086d0:	b538      	push	{r3, r4, r5, lr}
 80086d2:	4d06      	ldr	r5, [pc, #24]	; (80086ec <_isatty_r+0x1c>)
 80086d4:	2300      	movs	r3, #0
 80086d6:	4604      	mov	r4, r0
 80086d8:	4608      	mov	r0, r1
 80086da:	602b      	str	r3, [r5, #0]
 80086dc:	f7f8 fe39 	bl	8001352 <_isatty>
 80086e0:	1c43      	adds	r3, r0, #1
 80086e2:	d102      	bne.n	80086ea <_isatty_r+0x1a>
 80086e4:	682b      	ldr	r3, [r5, #0]
 80086e6:	b103      	cbz	r3, 80086ea <_isatty_r+0x1a>
 80086e8:	6023      	str	r3, [r4, #0]
 80086ea:	bd38      	pop	{r3, r4, r5, pc}
 80086ec:	2000302c 	.word	0x2000302c

080086f0 <_init>:
 80086f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086f2:	bf00      	nop
 80086f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086f6:	bc08      	pop	{r3}
 80086f8:	469e      	mov	lr, r3
 80086fa:	4770      	bx	lr

080086fc <_fini>:
 80086fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086fe:	bf00      	nop
 8008700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008702:	bc08      	pop	{r3}
 8008704:	469e      	mov	lr, r3
 8008706:	4770      	bx	lr
