Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/new/toplevelmultiplier.sv:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Reset' [C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/new/toplevelmultiplier.sv:70]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/imports/design_source/control.sv" Line 5. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/imports/design_source/Reg_4.sv" Line 1. Module reg_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/imports/design_source/Reg_4.sv" Line 1. Module reg_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/imports/design_source/control.sv" Line 5. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/imports/design_source/Reg_4.sv" Line 1. Module reg_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/cherr/ECE385_Lab4/ECE385_Lab4.srcs/sources_1/imports/design_source/Reg_4.sv" Line 1. Module reg_4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ninebit_full_adder
Compiling module xil_defaultlib.reg_4
Compiling module xil_defaultlib.onebitreg
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.HexDriver_default
Compiling module xil_defaultlib.toplevelmultiplier
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
