digraph "CFG for 'writable_destination' function" {
	label="CFG for 'writable_destination' function";

	Node0x12919e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = alloca i32, align 4\l  %5 = alloca i8*, align 8\l  %6 = alloca i32, align 4\l  store i32 %0, i32* %4, align 4, !tbaa !1507\l  call void @llvm.dbg.declare(metadata i32* %4, metadata !1504, metadata\l... !DIExpression()), !dbg !1511\l  store i8* %1, i8** %5, align 8, !tbaa !1512\l  call void @llvm.dbg.declare(metadata i8** %5, metadata !1505, metadata\l... !DIExpression()), !dbg !1514\l  store i32 %2, i32* %6, align 4, !tbaa !1507\l  call void @llvm.dbg.declare(metadata i32* %6, metadata !1506, metadata\l... !DIExpression()), !dbg !1515\l  %7 = load i32, i32* %6, align 4, !dbg !1516, !tbaa !1507\l  %8 = and i32 %7, 61440, !dbg !1516\l  %9 = icmp eq i32 %8, 40960, !dbg !1516\l  br i1 %9, label %17, label %10, !dbg !1517\l|{<s0>T|<s1>F}}"];
	Node0x12919e0:s0 -> Node0x1291ad0;
	Node0x12919e0:s1 -> Node0x1291a30;
	Node0x1291a30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%10:\l10:                                               \l  %11 = call zeroext i1 @can_write_any_file(), !dbg !1518\l  br i1 %11, label %17, label %12, !dbg !1519\l|{<s0>T|<s1>F}}"];
	Node0x1291a30:s0 -> Node0x1291ad0;
	Node0x1291a30:s1 -> Node0x1291a80;
	Node0x1291a80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%12:\l12:                                               \l  %13 = load i32, i32* %4, align 4, !dbg !1520, !tbaa !1507\l  %14 = load i8*, i8** %5, align 8, !dbg !1521, !tbaa !1512\l  %15 = call i32 @faccessat(i32 noundef %13, i8* noundef %14, i32 noundef 2,\l... i32 noundef 512) #26, !dbg !1522\l  %16 = icmp eq i32 %15, 0, !dbg !1523\l  br label %17, !dbg !1519\l}"];
	Node0x1291a80 -> Node0x1291ad0;
	Node0x1291ad0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%17:\l17:                                               \l  %18 = phi i1 [ true, %10 ], [ true, %3 ], [ %16, %12 ]\l  ret i1 %18, !dbg !1524\l}"];
}
