Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Apr 10 04:25:38 2025
| Host         : edabk running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file top_u250_control_sets_placed.rpt
| Design       : top_u250
| Device       : xcu250
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   977 |
|    Minimum number of control sets                        |   965 |
|    Addition due to synthesis replication                 |     6 |
|    Addition due to physical synthesis replication        |     6 |
| Unused register locations in slices containing registers |  1149 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   977 |
| >= 0 to < 4        |   191 |
| >= 4 to < 6        |    80 |
| >= 6 to < 8        |   234 |
| >= 8 to < 10       |   199 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     8 |
| >= 16              |   234 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10033 |         2050 |
| No           | No                    | Yes                    |             143 |           38 |
| No           | Yes                   | No                     |            5315 |         1543 |
| Yes          | No                    | No                     |            9411 |         1535 |
| Yes          | No                    | Yes                    |              84 |           19 |
| Yes          | Yes                   | No                     |            7085 |         1365 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                 Clock Signal                                                 |                                                                                                                                              Enable Signal                                                                                                                                              |                                                                                                                                                Set/Reset Signal                                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBankP[1]_i_1_n_0                                                                                                                                                                                       | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                                                                                            | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/set_pre_req                                                                                                                                                                                               | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2_n_0                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winWrite_reg_0                                                                                                                                                                                                   | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winWrite_reg_0                                                                                                                                                                                                   | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[5]                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                 |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[0]_i_1_n_0                                                                                                          | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_1                                                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                                                                                                        | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/state_reg[1][0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                                |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                       | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_ar_channel_0/r_push                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/div_clk_rst_r1                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                            |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                 |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][0][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_inject_state[3]_i_1_n_0                                                                                                                                                                        | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/state_reg[0][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                               | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__0_0                                                                                                                                                                                |                2 |              2 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN                                                                                                                                                                     |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1_n_0                                                                                                | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_read_keep                                                                                                                                                                          | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1__0_n_0                                                                             | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                        |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                           |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_rank[1]_i_1_n_0                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                          |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                                                                         | sys_rst_reg_n_0                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                                         |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                               | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdBankP[1]_i_1__1_n_0                                                                                                                                                                                    | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                                                                 |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                                                                       | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                                                                                            |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy6                                                                                                                                                                                            | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrdata_en                                                                                                                                                                                       | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2_n_0                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                                               | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_99                                                                                                                                                                                                | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdBankP[1]_i_1__1_n_0                                                                                                                                                                                    | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[1]_1                                                                                                                                                                                                | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_11                                                                                                                                                                                                | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/awvalid_m0                                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg_0                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                              |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                        |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrdata_en                                                                                                                                                                                       | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[7]_0[0]                                                                                                                                                  | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                  | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/rtw[2]_i_2_n_0                                                                                                                                                                                                   | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/SR[0]                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                                    | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][1][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_6[0]                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][0][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_5[0]                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][3][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg[0]                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][1][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_12[0]                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][2][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_10[0]                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][1][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_9[0]                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][0][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_8[0]                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][3][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/SR[0]                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][2][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_13[0]                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__2_n_0                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][2][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_7[0]                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/pend_ref[0]                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][2][3][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_0[0]                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][0][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg14_out                                                                                                     | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                          |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                                               | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                       | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_inject_state[3]_i_1_n_0                                                                                                                                                                        | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                        | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_pop_s2mm_sts_reg_0[0]                                                                                                                                                                        | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/SR[0]                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                                                                                            | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                             | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                             | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                                                                                                        | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                                                  | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo |                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                       | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                     | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                          |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[11]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1]_0[0]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][0][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_11[0]                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1_n_0                                                                                                                                                                    | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1_n_0                                                                                                                                                                            | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__0_n_0                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/set_pre_req                                                                                                                                                                                               | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__1_n_0                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBankP[1]_i_1_n_0                                                                                                                                                                                       | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/E[0]                                                                                                                                                                                                | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/SR[0]                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][2][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_4[0]                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][3][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_1[0]                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][1][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_3[0]                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][3][0][2]_i_2_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_2[0]                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                       |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                       |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/awvalid_d10                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                       |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                                                             |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                          | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                                     |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                                                     | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                       |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/wr_data_cap0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/init_cal_mrs                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                                                                |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce[9]_i_1_n_0                                                                                                                                                         |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                  | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                        | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                        | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][1][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[8]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[8]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][2][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][3][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][0][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][1][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                             | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                                                | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                             | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calSt[3]_i_1_n_0                                                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_1__0_n_0                                                                                                                                                                                    | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_act_req                                                                                                                                                                                               | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                                                        | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                          | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_periodic_state[3]_i_1_n_0                                                                                                                                                                      | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                                                                                | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                                                                                | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                      | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_93[0]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                    | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_93[0]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                  | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                        |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                4 |              4 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/Reset                                                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_en_mc2ni                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refs[3]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][2][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][3][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                                                  | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][2][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][3][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/sel                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrs[3]_i_1_n_0                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][0][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][2][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][3][1][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refSt[3]_i_1_n_0                                                                                                                                                                                                   | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][1][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][2][0][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/retSt[3]_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][3][3]_i_1_n_0                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/wr_accepted                                                                                                                                                                                                        | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.aw_enable_reg[0]                                                                                                                                                                               | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_2ff                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg_0                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_ff                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg_0                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                             |                2 |              5 |         2.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                                         |                1 |              5 |         5.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                                               | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/init_cal_mrs                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                        | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                        | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/user_fsm[4]_i_1_n_0                                                                                                                                                                                                | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/sel                                                                                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/SR[0]                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0[0]                                                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[17]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/rd_accepted                                                                                                                                                                                                        | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                   | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                               |                2 |              5 |         2.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[2]                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[30]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[25]_1                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[65]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[72]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[66]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[71]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[1]_1                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[19]_1                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[70]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[69]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[68]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[67]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[41]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[31]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[32]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[33]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[34]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[35]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[36]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[37]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[38]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[39]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[42]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[40]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[73]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[80]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[49]_2                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[7]_1                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[79]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[13]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[78]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[77]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[76]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[75]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[43]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[74]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[13]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[25]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[31]_1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[48]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[47]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[46]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[45]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[44]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[37]_1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[43]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[49]_2                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[7]_1                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[49]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[19]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[1]_1                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[25]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[31]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[37]_1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[43]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[49]_2                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[7]_1                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                                                                               |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[7]_1                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[64]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[63]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[62]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[61]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[37]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[43]_1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[60]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[59]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[58]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[57]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[49]_2                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[31]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[56]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[55]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[54]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[53]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[13]_1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[19]_1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[1]_1                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[52]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[51]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[50]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_1[1]                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/not_strict_mode.app_rd_data_end_reg[0]                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[7]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                5 |              6 |         1.20 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_14[1]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[10]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_13[1]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_12[1]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r[0][5]_i_1_n_0                                                                                                                                                                | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_11[1]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[14]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_10[1]                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                          | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0[0]                                                                                                        |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[1]                                                                                                                                                                  | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[0]                                                                                                                                                                  | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[5]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_0[1]                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[2]                                                                                                                                                                  | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[3]                                                                                                                                                                  | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff[1]                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[4]                                                                                                                                                                  | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[25]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[5]                                                                                                                                                                  | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[1]_1                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[19]_1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[13]_1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[6]                                                                                                                                                                  | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[9]                                                                                                                                                                  | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_ar_channel_0/E[0]                                                                                                                                                                                                                           | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                          | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                          | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_strbgen_bytes_ireg2[5]_i_1__0_n_0                                                                                              |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[28]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_1[0]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_9[1]                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_8[1]                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_7[1]                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_6[1]                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_5[1]                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[1]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_4[1]                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_3[1]                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_2[1]                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_16[1]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_15[1]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[16]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[0]                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[86]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[85]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[84]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[83]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                                     | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[82]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[43]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[81]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[12]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[13]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[14]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[15]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[31]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[17]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[18]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[19]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[20]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[21]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[22]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[23]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[24]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[25]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[26]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[27]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[29]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[31]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_100[0]                                                                                                                                                                                            | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[7]                                                                                                                                                                  | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[37]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[8]                                                                                                                                                                  | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[10]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[11]                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[43]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[49]_2                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[7]_1                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[13]_1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[19]_1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[1]_1                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[25]_1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[31]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[37]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[43]_1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[49]_2                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[7]_1                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[13]_1                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[19]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[1]_1                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[3]                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[1]                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[25]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[37]_1                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[26][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[1]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[17][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[16][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[15][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                6 |              7 |         1.17 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[14][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[13][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[12][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[11][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[10][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[0][6]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[0]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[8][6]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[2]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[3]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[4]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[5]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_3[6]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[12]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[3]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                5 |              7 |         1.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                5 |              7 |         1.40 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                5 |              7 |         1.40 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[27][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[5][6]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[4][6]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[3][6]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[31][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[30][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[6][6]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[2][6]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[29][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[28][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                6 |              7 |         1.17 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[7][6]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[19][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[1][6]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[18][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[25][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[24][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[20][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[9][6]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[23][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[22][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[21][6]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[75]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[86]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[85]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[84]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[83]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[82]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[81]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[80]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[79]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[78]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[77]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[76]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                          |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_98[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_97[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_2[0]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[21]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[1]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                          |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf_we_r1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[6]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[6]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_1[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[2]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                                                                                             |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_A[7]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                4 |              8 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                4 |              8 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                4 |              8 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[73]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[2][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[0][11]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[4][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask[6][11]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[42]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[51]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[50]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[49]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[48]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[47]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[74]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[46]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[45]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[44]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[43]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[52]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[41]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[40]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[39]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[38]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[37]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[36]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[35]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[34]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[33]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[62]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[72]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[71]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[70]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[69]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[68]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[67]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[66]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[65]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[64]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[63]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[2]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[61]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[60]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[59]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[58]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[57]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[56]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[55]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[54]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[53]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[15]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[7]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[9]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[8]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[10]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[11]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[12]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[13]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[14]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[25]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[16]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[17]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[18]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[19]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[24]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[20]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[23]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[22]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[3]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[31]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[32]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[1]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[30]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[29]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[28]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[27]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[26]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[4]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[5]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/in0[6]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[3]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                                                           | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_1_n_0                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                6 |              9 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                                                      | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit1                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[12]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                1 |              9 |         9.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/xsdb_wr_data[8]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                          | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                           |                6 |              9 |         1.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[1]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_1                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/tranSentC                                                                                                                                                                                                        | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[7]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                6 |             10 |         1.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[14]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[9]_i_1__0_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                          |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_wptr                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[5]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                                           | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[17]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                7 |             11 |         1.57 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                    |                9 |             12 |         1.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                  | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_0                                                                                                                                                                                                       |                9 |             12 |         1.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                               | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                           | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                            | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                          |                2 |             12 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                               | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                  | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                           | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                          |                2 |             12 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                                                  | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[2]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                7 |             13 |         1.86 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[11]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                8 |             13 |         1.62 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                    |                7 |             13 |         1.86 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[13]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                8 |             13 |         1.62 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                         |                                                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                      |                                                                                                                                                                                                                                                                                                               |                7 |             14 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[15]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                9 |             14 |         1.56 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[4]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                5 |             14 |         2.80 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_1                                                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                           |                8 |             14 |         1.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                       | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |                7 |             15 |         2.14 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                          | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |                7 |             15 |         2.14 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/pointer_we                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                |                                                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[0]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_intvl_count[15]_i_1_n_0                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[0]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                           |               13 |             16 |         1.23 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       |                                                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                1 |             16 |        16.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                          |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1__0_n_0                                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |                3 |             16 |         5.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                1 |             16 |        16.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[16]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[16]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                            | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |                8 |             16 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/occ_cnt[15]_i_1_n_0                                                                                                                                                                                            | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                1 |             16 |        16.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_9                                                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                          |                4 |             16 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                          | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                 |                8 |             17 |         2.12 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                3 |             17 |         5.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                3 |             17 |         5.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                          |                4 |             18 |         4.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                          |                3 |             18 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[4]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                9 |             18 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[15]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                9 |             18 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][18]_i_1__1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                8 |             19 |         2.38 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][1][18]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                8 |             19 |         2.38 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |                8 |             19 |         2.38 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][2][18]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                8 |             19 |         2.38 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[9]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |               10 |             19 |         1.90 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][3][18]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                9 |             19 |         2.11 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][3][18]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                9 |             19 |         2.11 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][2][18]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                9 |             19 |         2.11 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[13]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |               10 |             19 |         1.90 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][1][18]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                9 |             19 |         2.11 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][0][18]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                8 |             19 |         2.38 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][18]_i_1__1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                9 |             19 |         2.11 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                                                                |                7 |             19 |         2.71 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][1][18]_i_1__1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                7 |             19 |         2.71 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][0][18]_i_1__1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                7 |             19 |         2.71 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][18]_i_1__2_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |               11 |             19 |         1.73 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][2][18]_i_1__2_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                7 |             19 |         2.71 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][1][18]_i_1__2_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                8 |             19 |         2.38 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][0][18]_i_1__2_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                7 |             19 |         2.71 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[2]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |               11 |             19 |         1.73 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                                     | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |                7 |             20 |         2.86 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                               |                2 |             20 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                               |                2 |             20 |        10.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                            | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |                4 |             22 |         5.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                                               | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |               13 |             24 |         1.85 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                                                                                      | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_act_req                                                                                                                                                                                               | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |               12 |             24 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |                7 |             24 |         3.43 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                               | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/SR[0]                                                                                                                                                         |                8 |             24 |         3.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                               | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                       |                6 |             24 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[10]                                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |                9 |             26 |         2.89 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |               10 |             26 |         2.60 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                            | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |                5 |             27 |         5.40 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/app_rdy_r_reg_0[0]                                                                                                                                                                                                   | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |               16 |             28 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                2 |             28 |        14.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |                6 |             28 |         4.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__4_n_0                                                                                                                                                                              |               21 |             29 |         1.38 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0[9]                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |               14 |             29 |         2.07 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |               14 |             29 |         2.07 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                          | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |               11 |             31 |         2.82 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                          | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                        |                5 |             31 |         6.20 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__2_n_0                                                                                                                                                                              |               23 |             31 |         1.35 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg_0                                                                                                                                                                                                              |                4 |             32 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                  | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                   | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                               |                4 |             32 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                          |               24 |             32 |         1.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0[0]                                                                                                                                                  | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/p_0_in[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0                                                                                                                                                                             | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg_0                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                          | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                          |               13 |             32 |         2.46 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0                                                                                                                                                                            | memory_system_i/memory_system_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0                                                                                                                                                                        |                4 |             32 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_94                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                    | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                           |               13 |             32 |         2.46 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_2[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |               22 |             32 |         1.45 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_3[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                         |               14 |             32 |         2.29 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                                                                |               13 |             32 |         2.46 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0                                                                                                                                                                   | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg_0                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_95                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_high                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre0_out[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_0                                                                                                                                                                                       |               29 |             32 |         1.10 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_A0_out[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                      | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0]                                                                                             |                5 |             33 |         6.60 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |               18 |             33 |         1.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                           |                5 |             34 |         6.80 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg14_out                                                                                                     | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |               14 |             34 |         2.43 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |               10 |             34 |         3.40 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                     | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |               11 |             34 |         3.09 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                        |               10 |             34 |         3.40 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                                                        | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[0].mcal_DQ0In_lrdimm_or_r_reg0                                                                                                                                                           |               16 |             36 |         2.25 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                      |               13 |             36 |         2.77 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                                                                             |               16 |             37 |         2.31 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_386                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               18 |             37 |         2.06 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                                             |                9 |             37 |         4.11 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_365                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               17 |             37 |         2.18 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_364                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               18 |             37 |         2.06 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_363                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               19 |             37 |         1.95 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |               17 |             37 |         2.18 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |               16 |             37 |         2.31 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |               18 |             37 |         2.06 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |               15 |             37 |         2.47 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |               15 |             37 |         2.47 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |               16 |             37 |         2.31 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |               18 |             37 |         2.06 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |               16 |             37 |         2.31 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                                             |               20 |             37 |         1.85 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_331                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               17 |             38 |         2.24 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_329                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               19 |             38 |         2.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_330                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               16 |             38 |         2.38 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_332                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               16 |             38 |         2.38 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                       |               12 |             39 |         3.25 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |                7 |             40 |         5.71 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |               14 |             40 |         2.86 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                                                               |               24 |             40 |         1.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                                                               |               40 |             40 |         1.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |                8 |             40 |         5.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |               12 |             40 |         3.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                8 |             41 |         5.12 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                8 |             41 |         5.12 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                8 |             41 |         5.12 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                7 |             41 |         5.86 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |                7 |             42 |         6.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[25]_i_1_n_0                                                                                                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |                8 |             42 |         5.25 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                     | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                                        |               39 |             43 |         1.10 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                                     |               24 |             43 |         1.79 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__3_n_0                                                                                                                                                                              |               35 |             45 |         1.29 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                7 |             49 |         7.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                           |               36 |             50 |         1.39 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |               22 |             56 |         2.55 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                               |               24 |             59 |         2.46 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                                                | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                                           |               21 |             60 |         2.86 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                6 |             61 |        10.17 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                            | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |               17 |             62 |         3.65 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                            | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |               22 |             62 |         2.82 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                     |               22 |             63 |         2.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |               26 |             63 |         2.42 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                                                                                                                                                                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg_0                                                                                                                                                                                                              |               13 |             64 |         4.92 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                                                                          |               24 |             64 |         2.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |               27 |             65 |         2.41 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                    | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |               28 |             65 |         2.32 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_3                                                                                                                                                                   |               18 |             66 |         3.67 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                           |               20 |             66 |         3.30 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg_0                                                                                                                                                                                                              |                5 |             68 |        13.60 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                                                                  |               29 |             71 |         2.45 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                  |                                                                                                                                                                                                                                                                                                               |                5 |             75 |        15.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                7 |             75 |        10.71 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                            | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                  |                8 |             75 |         9.38 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                5 |             80 |        16.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                5 |             80 |        16.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                5 |             80 |        16.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                5 |             80 |        16.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/areset_d1                                                                                                                                                                                                                                             |               31 |             83 |         2.68 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_5                                                                                                                                                                   |               24 |             90 |         3.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[116]_0[0]                                                                                                                                                                  |               38 |             90 |         2.37 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2                                                                                                                                                                   |               24 |             90 |         3.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal                                                                                                                                                                          |               27 |            104 |         3.85 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_1                                                                                                                                                                   |               30 |            104 |         3.47 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                           |               46 |            107 |         2.33 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_4                                                                                                                                                                   |               31 |            122 |         3.94 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                             |               46 |            122 |         2.65 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                8 |            128 |        16.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg |               64 |            134 |         2.09 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg        | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_rlast_0                            |               63 |            134 |         2.13 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/wrDataVal_reg_rep__3                                                                                                                            |               60 |            135 |         2.25 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2data_valid_reg                        |                                                                                                                                                                                                                                                                                                               |               64 |            135 |         2.11 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                 |                                                                                                                                                                                                                                                                                                               |               64 |            135 |         2.11 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly[1][7]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                               |               33 |            137 |         4.15 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                          | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |               42 |            145 |         3.45 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                          | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                              |               42 |            145 |         3.45 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                 |               54 |            150 |         2.78 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                           |               43 |            166 |         3.86 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                        | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                           |               69 |            188 |         2.72 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               51 |            191 |         3.75 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |               52 |            199 |         3.83 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |               64 |            236 |         3.69 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |               61 |            242 |         3.97 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy4                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               44 |            243 |         5.52 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                                                          |               74 |            250 |         3.38 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                                                                |               89 |            269 |         3.02 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/dbg_clk                                 |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |               52 |            296 |         5.69 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy5                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               77 |            308 |         4.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |               78 |            346 |         4.44 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                |                                                                                                                                                                                                                                                                                                               |              154 |            512 |         3.32 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                    |                                                                                                                                                                                                                                                                                                               |              129 |            512 |         3.97 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/app_rd_data_valid                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |              284 |            513 |         1.81 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1570]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |              147 |            514 |         3.50 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |               75 |            514 |         6.85 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1570]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |              115 |            515 |         4.48 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |               66 |            515 |         7.80 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                                         |               70 |            520 |         7.43 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                                             | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |               42 |            531 |        12.64 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                                             | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |               44 |            536 |        12.18 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk                              |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |              145 |            574 |         3.96 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |              122 |            576 |         4.72 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2112]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |              123 |            576 |         4.68 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |               93 |            577 |         6.20 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2112]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |              121 |            577 |         4.77 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                             | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |               50 |            597 |        11.94 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                                             | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                   |               52 |            597 |        11.48 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               39 |            600 |        15.38 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               39 |            624 |        16.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |              144 |            640 |         4.44 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               42 |            672 |        16.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               45 |            682 |        15.16 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rmw_rd_done_dly                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |               43 |            688 |        16.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 | memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wdf_rdy_ns                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |               48 |            768 |        16.00 |
|  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk                                 |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |             1901 |           9167 |         4.82 |
+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


