$date
	Tue Jul  8 11:52:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$scope module stim1 $end
$var wire 1 ! clk $end
$upscope $end
$upscope $end
$scope module tb $end
$var wire 1 " tb_mismatch $end
$upscope $end
$scope module tb $end
$var wire 1 # in $end
$upscope $end
$scope module tb $end
$var wire 4 $ state [3:0] $end
$upscope $end
$scope module tb $end
$var wire 4 % next_state_ref [3:0] $end
$upscope $end
$scope module tb $end
$var wire 4 & next_state_dut [3:0] $end
$upscope $end
$scope module tb $end
$var wire 1 ' out_ref $end
$upscope $end
$scope module tb $end
$var wire 1 ( out_dut $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
bx &
bx %
bx $
x#
0"
0!
$end
#5
0"
b10 &
b10 %
0(
0'
1#
b1 $
1!
#10
b10 $
0!
#15
1!
#20
0"
b100 &
b100 %
0#
0!
#25
0"
b10 &
b10 %
1#
1!
#30
0"
b1000 &
b1000 %
b100 $
0!
#35
0"
b100 &
b100 %
0#
b10 $
1!
#40
0!
#45
1!
#50
0"
b10 &
b10 %
1#
0!
#55
0"
b1000 &
b1000 %
b100 $
1!
#60
0"
b1 &
b1 %
0#
0!
