  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component'.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=conv2d.cpp' from hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/conv2d.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=C:/Users/Admin/Downloads/conv1_weights.h' from hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/Admin/Downloads/conv1_weights.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=C:/Users/Admin/Downloads/test_image.h' from hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/Admin/Downloads/test_image.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=conv2d_tb.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/conv2d_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=conv2d' from hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang++"
   Compiling apatb_conv2d.cpp
   Compiling conv2d.cpp_pre.cpp.tb.cpp
   Compiling conv2d_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_conv2d_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Checking first outputs:
0.000000
0.000000
0.000000
0.200000
0.100000
0.000000
0.000000
0.000000
0.200000
0.100000
0.000000
0.000000

Test completed.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Tue Feb 17 08:15:22 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/.autopilot/db/ip_tmp'
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 525.938 ; gain = 220.070
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 08:15:48 2026...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\Admin\Desktop\Bharat_ARM_Challenge\hls_component\hls_component\hls\sim\verilog>set PATH= 

C:\Users\Admin\Desktop\Bharat_ARM_Challenge\hls_component\hls_component\hls\sim\verilog>call C:/AMDDesignTools/2025.2/Vivado/bin/xelab xil_defaultlib.apatb_conv2d_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj conv2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_21 -L floating_point_v7_0_26 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./conv2d_subsystem  -s conv2d  
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_conv2d_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj conv2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_21 -L floating_point_v7_0_26 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./conv2d_subsystem -s conv2d 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_conv2d_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_conv2d_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_32_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_conv2d_Pipeline_VITIS_LOOP_32_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_39_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_conv2d_Pipeline_VITIS_LOOP_39_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_fadd_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fadd_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_fcmp_32ns_32ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fcmp_32ns_32ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_linebuf_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_linebuf_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_subsystem/conv2d_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/ip/xil_defaultlib/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/ip/xil_defaultlib/conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/ip/xil_defaultlib/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_21.floating_point_v7_1_21_viv_comp
Compiling package xbip_utils_v3_0_15.xbip_utils_v3_0_15_pkg
Compiling package axi_utils_v2_0_11.axi_utils_v2_0_11_pkg
Compiling package floating_point_v7_1_21.floating_point_v7_1_21_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_21.floating_point_v7_1_21_exp_table...
Compiling package mult_gen_v12_0_24.mult_gen_v12_0_24_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_21.floating_point_v7_1_21_pkg
Compiling package floating_point_v7_1_21.flt_utils
Compiling package xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.conv2d_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.conv2d_linebuf_RAM_1WNR_AUTO_1R1...
Compiling module xil_defaultlib.conv2d_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.conv2d_conv2d_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.conv2d_conv2d_Pipeline_VITIS_LOO...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_21.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_21.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_21.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_21.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_21.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_21.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_21.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_21.floating_point_v7_1_21_viv [\floating_point_v7_1_21_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_21.floating_point_v7_1_21 [\floating_point_v7_1_21(c_xdevic...]
Compiling architecture conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_arch of entity xil_defaultlib.conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip [conv2d_fadd_32ns_32ns_32_5_full_...]
Compiling module xil_defaultlib.conv2d_fadd_32ns_32ns_32_5_full_...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_21.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_21.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_21.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_21.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_21.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_21.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_21.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_21.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_21.floating_point_v7_1_21_viv [\floating_point_v7_1_21_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_21.floating_point_v7_1_21 [\floating_point_v7_1_21(c_xdevic...]
Compiling architecture conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip_arch of entity xil_defaultlib.conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip [conv2d_fmul_32ns_32ns_32_4_max_d...]
Compiling module xil_defaultlib.conv2d_fmul_32ns_32ns_32_4_max_d...
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_21.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_21.floating_point_v7_1_21_viv [\floating_point_v7_1_21_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_21.floating_point_v7_1_21 [\floating_point_v7_1_21(c_xdevic...]
Compiling architecture conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip_arch of entity xil_defaultlib.conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip [conv2d_fcmp_32ns_32ns_1_2_no_dsp...]
Compiling module xil_defaultlib.conv2d_fcmp_32ns_32ns_1_2_no_dsp...
Compiling module xil_defaultlib.conv2d_conv2d_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.conv2d_control_s_axi
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_burst_sequent...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_burst_sequent...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_store(CONSERV...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_burst_sequent...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_throttle(CONS...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_write(CONSERV...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.conv2d
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=32)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=9)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_conv2d_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv2d

****** xsim v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Tue Feb 17 08:17:00 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/conv2d/xsim_script.tcl
# xsim {conv2d} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=conv2d_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {conv2d.tcl}
Time resolution is 1 ps
source conv2d.tcl
## run all
UVM_INFO C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------
Name                         Type                              Size  Value            
--------------------------------------------------------------------------------------
uvm_test_top                 conv2d_test_lib                   -     @370             
  top_env                    conv2d_env                        -     @381             
    axi_lite_control         uvm_env                           -     @498             
      item_rtr_port          uvm_analysis_port                 -     @517             
      item_wtr_port          uvm_analysis_port                 -     @507             
      master                 uvm_agent                         -     @950             
        ardrv                uvm_driver #(REQ,RSP)             -     @1625            
          item_read_imp      uvm_analysis_port                 -     @1654            
          rsp_port           uvm_analysis_port                 -     @1644            
          seq_item_port      uvm_seq_item_pull_port            -     @1634            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @1664            
          rsp_export         uvm_analysis_export               -     @1673            
          seq_item_export    uvm_seq_item_pull_imp             -     @1791            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @1097            
          item_read_imp      uvm_analysis_port                 -     @1126            
          rsp_port           uvm_analysis_port                 -     @1116            
          seq_item_port      uvm_seq_item_pull_port            -     @1106            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @1136            
          rsp_export         uvm_analysis_export               -     @1145            
          seq_item_export    uvm_seq_item_pull_imp             -     @1263            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @1449            
          item_read_imp      uvm_analysis_port                 -     @1478            
          rsp_port           uvm_analysis_port                 -     @1468            
          seq_item_port      uvm_seq_item_pull_port            -     @1458            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @1488            
          rsp_export         uvm_analysis_export               -     @1497            
          seq_item_export    uvm_seq_item_pull_imp             -     @1615            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @1801            
          item_read_imp      uvm_analysis_port                 -     @1830            
          rsp_port           uvm_analysis_port                 -     @1820            
          seq_item_port      uvm_seq_item_pull_port            -     @1810            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @1840            
          rsp_export         uvm_analysis_export               -     @1849            
          seq_item_export    uvm_seq_item_pull_imp             -     @1967            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @1273            
          item_read_imp      uvm_analysis_port                 -     @1302            
          rsp_port           uvm_analysis_port                 -     @1292            
          seq_item_port      uvm_seq_item_pull_port            -     @1282            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @1312            
          rsp_export         uvm_analysis_export               -     @1321            
          seq_item_export    uvm_seq_item_pull_imp             -     @1439            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      monitor                uvm_monitor                       -     @772             
        item_ar2r_port       uvm_analysis_port                 -     @841             
        item_ar_port         uvm_analysis_port                 -     @811             
        item_aw2b_port       uvm_analysis_port                 -     @831             
        item_aw_port         uvm_analysis_port                 -     @781             
        item_b_port          uvm_analysis_port                 -     @801             
        item_r_port          uvm_analysis_port                 -     @821             
        item_w_port          uvm_analysis_port                 -     @791             
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      state                  axi_state                         -     @851             
        ar2r_imp             uvm_analysis_imp_ar2r             -     @920             
        ar_imp               uvm_analysis_imp_ar               -     @890             
        aw2b_imp             uvm_analysis_imp_aw2b             -     @910             
        aw_imp               uvm_analysis_imp_aw               -     @860             
        b_imp                uvm_analysis_imp_b                -     @880             
        item_rtr_port        uvm_analysis_port                 -     @940             
        item_wtr_port        uvm_analysis_port                 -     @930             
        r_imp                uvm_analysis_imp_r                -     @900             
        w_imp                uvm_analysis_imp_w                -     @870             
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @959             
        rsp_export           uvm_analysis_export               -     @968             
        seq_item_export      uvm_seq_item_pull_imp             -     @1086            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @399             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @496             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_gmem0         uvm_env                           -     @405             
      item_rtr_port          uvm_analysis_port                 -     @424             
      item_wtr_port          uvm_analysis_port                 -     @414             
      monitor                uvm_monitor                       -     @2050            
        item_ar2r_port       uvm_analysis_port                 -     @2119            
        item_ar_port         uvm_analysis_port                 -     @2089            
        item_aw2b_port       uvm_analysis_port                 -     @2109            
        item_aw_port         uvm_analysis_port                 -     @2059            
        item_b_port          uvm_analysis_port                 -     @2079            
        item_r_port          uvm_analysis_port                 -     @2099            
        item_w_port          uvm_analysis_port                 -     @2069            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @2228            
        ardrv                uvm_driver #(REQ,RSP)             -     @2905            
          item_read_imp      uvm_analysis_port                 -     @2934            
          rsp_port           uvm_analysis_port                 -     @2924            
          seq_item_port      uvm_seq_item_pull_port            -     @2914            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @2944            
          rsp_export         uvm_analysis_export               -     @2953            
          seq_item_export    uvm_seq_item_pull_imp             -     @3071            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @2377            
          item_read_imp      uvm_analysis_port                 -     @2406            
          rsp_port           uvm_analysis_port                 -     @2396            
          seq_item_port      uvm_seq_item_pull_port            -     @2386            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @2416            
          rsp_export         uvm_analysis_export               -     @2425            
          seq_item_export    uvm_seq_item_pull_imp             -     @2543            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @2729            
          item_read_imp      uvm_analysis_port                 -     @2758            
          rsp_port           uvm_analysis_port                 -     @2748            
          seq_item_port      uvm_seq_item_pull_port            -     @2738            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @2768            
          rsp_export         uvm_analysis_export               -     @2777            
          seq_item_export    uvm_seq_item_pull_imp             -     @2895            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @3081            
          item_read_imp      uvm_analysis_port                 -     @3110            
          rsp_port           uvm_analysis_port                 -     @3100            
          seq_item_port      uvm_seq_item_pull_port            -     @3090            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @3120            
          rsp_export         uvm_analysis_export               -     @3129            
          seq_item_export    uvm_seq_item_pull_imp             -     @3247            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @2553            
          item_read_imp      uvm_analysis_port                 -     @2582            
          rsp_port           uvm_analysis_port                 -     @2572            
          seq_item_port      uvm_seq_item_pull_port            -     @2562            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @2592            
          rsp_export         uvm_analysis_export               -     @2601            
          seq_item_export    uvm_seq_item_pull_imp             -     @2719            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @2129            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @2198            
        ar_imp               uvm_analysis_imp_ar               -     @2168            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @2188            
        aw_imp               uvm_analysis_imp_aw               -     @2138            
        b_imp                uvm_analysis_imp_b                -     @2158            
        item_rtr_port        uvm_analysis_port                 -     @2218            
        item_wtr_port        uvm_analysis_port                 -     @2208            
        r_imp                uvm_analysis_imp_r                -     @2178            
        w_imp                uvm_analysis_imp_w                -     @2148            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @2237            
        rsp_export           uvm_analysis_export               -     @2246            
        seq_item_export      uvm_seq_item_pull_imp             -     @2364            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @400             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_gmem1         uvm_env                           -     @436             
      item_rtr_port          uvm_analysis_port                 -     @455             
      item_wtr_port          uvm_analysis_port                 -     @445             
      monitor                uvm_monitor                       -     @3328            
        item_ar2r_port       uvm_analysis_port                 -     @3397            
        item_ar_port         uvm_analysis_port                 -     @3367            
        item_aw2b_port       uvm_analysis_port                 -     @3387            
        item_aw_port         uvm_analysis_port                 -     @3337            
        item_b_port          uvm_analysis_port                 -     @3357            
        item_r_port          uvm_analysis_port                 -     @3377            
        item_w_port          uvm_analysis_port                 -     @3347            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @3506            
        ardrv                uvm_driver #(REQ,RSP)             -     @4183            
          item_read_imp      uvm_analysis_port                 -     @4212            
          rsp_port           uvm_analysis_port                 -     @4202            
          seq_item_port      uvm_seq_item_pull_port            -     @4192            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @4222            
          rsp_export         uvm_analysis_export               -     @4231            
          seq_item_export    uvm_seq_item_pull_imp             -     @4349            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @3655            
          item_read_imp      uvm_analysis_port                 -     @3684            
          rsp_port           uvm_analysis_port                 -     @3674            
          seq_item_port      uvm_seq_item_pull_port            -     @3664            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @3694            
          rsp_export         uvm_analysis_export               -     @3703            
          seq_item_export    uvm_seq_item_pull_imp             -     @3821            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @4007            
          item_read_imp      uvm_analysis_port                 -     @4036            
          rsp_port           uvm_analysis_port                 -     @4026            
          seq_item_port      uvm_seq_item_pull_port            -     @4016            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @4046            
          rsp_export         uvm_analysis_export               -     @4055            
          seq_item_export    uvm_seq_item_pull_imp             -     @4173            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @4359            
          item_read_imp      uvm_analysis_port                 -     @4388            
          rsp_port           uvm_analysis_port                 -     @4378            
          seq_item_port      uvm_seq_item_pull_port            -     @4368            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @4398            
          rsp_export         uvm_analysis_export               -     @4407            
          seq_item_export    uvm_seq_item_pull_imp             -     @4525            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @3831            
          item_read_imp      uvm_analysis_port                 -     @3860            
          rsp_port           uvm_analysis_port                 -     @3850            
          seq_item_port      uvm_seq_item_pull_port            -     @3840            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @3870            
          rsp_export         uvm_analysis_export               -     @3879            
          seq_item_export    uvm_seq_item_pull_imp             -     @3997            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @3407            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @3476            
        ar_imp               uvm_analysis_imp_ar               -     @3446            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @3466            
        aw_imp               uvm_analysis_imp_aw               -     @3416            
        b_imp                uvm_analysis_imp_b                -     @3436            
        item_rtr_port        uvm_analysis_port                 -     @3496            
        item_wtr_port        uvm_analysis_port                 -     @3486            
        r_imp                uvm_analysis_imp_r                -     @3456            
        w_imp                uvm_analysis_imp_w                -     @3426            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @3515            
        rsp_export           uvm_analysis_export               -     @3524            
        seq_item_export      uvm_seq_item_pull_imp             -     @3642            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @434             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_gmem2         uvm_env                           -     @467             
      item_rtr_port          uvm_analysis_port                 -     @486             
      item_wtr_port          uvm_analysis_port                 -     @476             
      monitor                uvm_monitor                       -     @4606            
        item_ar2r_port       uvm_analysis_port                 -     @4675            
        item_ar_port         uvm_analysis_port                 -     @4645            
        item_aw2b_port       uvm_analysis_port                 -     @4665            
        item_aw_port         uvm_analysis_port                 -     @4615            
        item_b_port          uvm_analysis_port                 -     @4635            
        item_r_port          uvm_analysis_port                 -     @4655            
        item_w_port          uvm_analysis_port                 -     @4625            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @4784            
        ardrv                uvm_driver #(REQ,RSP)             -     @5461            
          item_read_imp      uvm_analysis_port                 -     @5490            
          rsp_port           uvm_analysis_port                 -     @5480            
          seq_item_port      uvm_seq_item_pull_port            -     @5470            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @5500            
          rsp_export         uvm_analysis_export               -     @5509            
          seq_item_export    uvm_seq_item_pull_imp             -     @5627            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @4933            
          item_read_imp      uvm_analysis_port                 -     @4962            
          rsp_port           uvm_analysis_port                 -     @4952            
          seq_item_port      uvm_seq_item_pull_port            -     @4942            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @4972            
          rsp_export         uvm_analysis_export               -     @4981            
          seq_item_export    uvm_seq_item_pull_imp             -     @5099            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @5285            
          item_read_imp      uvm_analysis_port                 -     @5314            
          rsp_port           uvm_analysis_port                 -     @5304            
          seq_item_port      uvm_seq_item_pull_port            -     @5294            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @5324            
          rsp_export         uvm_analysis_export               -     @5333            
          seq_item_export    uvm_seq_item_pull_imp             -     @5451            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @5637            
          item_read_imp      uvm_analysis_port                 -     @5666            
          rsp_port           uvm_analysis_port                 -     @5656            
          seq_item_port      uvm_seq_item_pull_port            -     @5646            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @5676            
          rsp_export         uvm_analysis_export               -     @5685            
          seq_item_export    uvm_seq_item_pull_imp             -     @5803            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @5109            
          item_read_imp      uvm_analysis_port                 -     @5138            
          rsp_port           uvm_analysis_port                 -     @5128            
          seq_item_port      uvm_seq_item_pull_port            -     @5118            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @5148            
          rsp_export         uvm_analysis_export               -     @5157            
          seq_item_export    uvm_seq_item_pull_imp             -     @5275            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @4685            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @4754            
        ar_imp               uvm_analysis_imp_ar               -     @4724            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @4744            
        aw_imp               uvm_analysis_imp_aw               -     @4694            
        b_imp                uvm_analysis_imp_b                -     @4714            
        item_rtr_port        uvm_analysis_port                 -     @4774            
        item_wtr_port        uvm_analysis_port                 -     @4764            
        r_imp                uvm_analysis_imp_r                -     @4734            
        w_imp                uvm_analysis_imp_w                -     @4704            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @4793            
        rsp_export           uvm_analysis_export               -     @4802            
        seq_item_export      uvm_seq_item_pull_imp             -     @4920            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @398             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @465             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    conv2d_virtual_sqr       conv2d_virtual_sequencer          -     @629             
      rsp_export             uvm_analysis_export               -     @638             
      seq_item_export        uvm_seq_item_pull_imp             -     @756             
      arbitration_queue      array                             0     -                
      lock_queue             array                             0     -                
      num_last_reqs          integral                          32    'd1              
      num_last_rsps          integral                          32    'd1              
    refm                     conv2d_reference_model            -     @527             
      trans_num_idx          integral                          32    'h0              
    subsys_mon               conv2d_subsystem_monitor          -     @540             
      control_rtr_imp        uvm_analysis_imp_axi_rtr_control  -     @619             
      control_wtr_imp        uvm_analysis_imp_axi_wtr_control  -     @609             
      gmem0_rtr_imp          uvm_analysis_imp_axi_rtr_gmem0    -     @559             
      gmem0_wtr_imp          uvm_analysis_imp_axi_wtr_gmem0    -     @549             
      gmem1_rtr_imp          uvm_analysis_imp_axi_rtr_gmem1    -     @579             
      gmem1_wtr_imp          uvm_analysis_imp_axi_wtr_gmem1    -     @569             
      gmem2_rtr_imp          uvm_analysis_imp_axi_rtr_gmem2    -     @599             
      gmem2_wtr_imp          uvm_analysis_imp_axi_wtr_gmem2    -     @589             
      scbd                   conv2d_scoreboard                 -     @5891            
        refm                 conv2d_reference_model            -     @527             
          trans_num_idx      integral                          32    'h0              
    refm                     conv2d_reference_model            -     @527             
    conv2d_virtual_sqr       conv2d_virtual_sequencer          -     @629             
    conv2d_cfg               conv2d_config                     -     @395             
      gmem0_cfg              axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @400             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      gmem1_cfg              axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @434             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      gmem2_cfg              axi_cfg                           -     @398             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @465             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      control_cfg            axi_cfg                           -     @399             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @496             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      check_ena              integral                          32    'h0              
      cover_ena              integral                          32    'h0              
--------------------------------------------------------------------------------------

UVM_INFO C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "854035000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 854105 ns : File "C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 223.410 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 1419604 KB (Peak: 1419604 KB), Simulation CPU Usage: 38843 ms
INFO: [Common 17-206] Exiting xsim at Tue Feb 17 08:17:43 2026...
INFO: [COSIM 212-316] Starting C post checking ...
Checking first outputs:
0.000000
0.000000
0.000000
0.200000
0.100000
0.000000
0.000000
0.000000
0.200000
0.100000
0.000000
0.000000

Test completed.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 156.569 seconds; peak allocated memory: 203.953 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 2m 40s
