
MPPT_Solar_Charge_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027a0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  08002930  08002930  00012930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b4c  08002b4c  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08002b4c  08002b4c  00012b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002b54  08002b54  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b54  08002b54  00012b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b58  08002b58  00012b58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08002b5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020060  2**0
                  CONTENTS
 10 .bss          0000066c  20000060  20000060  00020060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200006cc  200006cc  00020060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001a0fb  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000034a3  00000000  00000000  0003a1ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 000071f3  00000000  00000000  0003d671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000a90  00000000  00000000  00044868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000a9d  00000000  00000000  000452f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00026cee  00000000  00000000  00045d95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000189ab  00000000  00000000  0006ca83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000e0ea9  00000000  00000000  0008542e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  000024e0  00000000  00000000  001662d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000078  00000000  00000000  001687b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002918 	.word	0x08002918

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08002918 	.word	0x08002918

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <_ZN4blib7MonitorD1Ev>:
        showVersion();
    }
    Monitor::~Monitor()
    {

    }
 800057c:	4770      	bx	lr

0800057e <_ZN4blib2dp16StateMachineBaseINS_7MonitorEED1Ev>:
                }

                virtual ~StateMachineBase()
                {

                }
 800057e:	4770      	bx	lr

08000580 <_ZN4blib2dp16StateMachineBaseINS_7MonitorEED0Ev>:
                virtual ~StateMachineBase()
 8000580:	b510      	push	{r4, lr}
                }
 8000582:	2104      	movs	r1, #4
                virtual ~StateMachineBase()
 8000584:	4604      	mov	r4, r0
                }
 8000586:	f001 fd02 	bl	8001f8e <_ZdlPvj>
 800058a:	4620      	mov	r0, r4
 800058c:	bd10      	pop	{r4, pc}

0800058e <_ZN4blib7MonitorD0Ev>:
    Monitor::~Monitor()
 800058e:	b510      	push	{r4, lr}
    }
 8000590:	2104      	movs	r1, #4
    Monitor::~Monitor()
 8000592:	4604      	mov	r4, r0
    }
 8000594:	f001 fcfb 	bl	8001f8e <_ZdlPvj>
 8000598:	4620      	mov	r0, r4
 800059a:	bd10      	pop	{r4, pc}

0800059c <_ZN4blib6Logger5printEPKc>:
        private:
            static const uint16_t LOG_BUFFER_SIZE = 1024U;
            static UART_HandleTypeDef *mHuart;
            static char mBuffer[LOG_BUFFER_SIZE];

            static void print(const char *msg)
 800059c:	b507      	push	{r0, r1, r2, lr}
 800059e:	9001      	str	r0, [sp, #4]
            {
                HAL_UART_Transmit(mHuart, (uint8_t*) const_cast<char*>(msg), strlen(msg), 1000);
 80005a0:	f7ff fe16 	bl	80001d0 <strlen>
 80005a4:	b282      	uxth	r2, r0
 80005a6:	4805      	ldr	r0, [pc, #20]	; (80005bc <_ZN4blib6Logger5printEPKc+0x20>)
 80005a8:	9901      	ldr	r1, [sp, #4]
 80005aa:	6800      	ldr	r0, [r0, #0]
 80005ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
            }
 80005b0:	b003      	add	sp, #12
 80005b2:	f85d eb04 	ldr.w	lr, [sp], #4
                HAL_UART_Transmit(mHuart, (uint8_t*) const_cast<char*>(msg), strlen(msg), 1000);
 80005b6:	f001 bc95 	b.w	8001ee4 <HAL_UART_Transmit>
 80005ba:	bf00      	nop
 80005bc:	2000000c 	.word	0x2000000c

080005c0 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>:
            static void Log(const char *message, Args ... args)
 80005c0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
                snprintf(mBuffer, LOG_BUFFER_SIZE, message, args...);
 80005c4:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8000604 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x44>
            static void Log(const char *message, Args ... args)
 80005c8:	460d      	mov	r5, r1
 80005ca:	4616      	mov	r6, r2
 80005cc:	461f      	mov	r7, r3
 80005ce:	4604      	mov	r4, r0
                print("[>]  ");
 80005d0:	480a      	ldr	r0, [pc, #40]	; (80005fc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x3c>)
 80005d2:	f7ff ffe3 	bl	800059c <_ZN4blib6Logger5printEPKc>
                snprintf(mBuffer, LOG_BUFFER_SIZE, message, args...);
 80005d6:	462b      	mov	r3, r5
 80005d8:	4622      	mov	r2, r4
 80005da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005de:	e9cd 6700 	strd	r6, r7, [sp]
 80005e2:	4640      	mov	r0, r8
 80005e4:	f001 fd8c 	bl	8002100 <sniprintf>
                print(mBuffer);
 80005e8:	4640      	mov	r0, r8
 80005ea:	f7ff ffd7 	bl	800059c <_ZN4blib6Logger5printEPKc>
                print("\n");
 80005ee:	4804      	ldr	r0, [pc, #16]	; (8000600 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x40>)
 80005f0:	f7ff ffd4 	bl	800059c <_ZN4blib6Logger5printEPKc>
            }
 80005f4:	b002      	add	sp, #8
 80005f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80005fa:	bf00      	nop
 80005fc:	08002930 	.word	0x08002930
 8000600:	08002936 	.word	0x08002936
 8000604:	20000184 	.word	0x20000184

08000608 <_ZN4blib7Monitor11showVersionEv>:

    void Monitor::showVersion()
    {
 8000608:	b508      	push	{r3, lr}
        LOGI("MPPT INITIALIZED");
 800060a:	4906      	ldr	r1, [pc, #24]	; (8000624 <_ZN4blib7Monitor11showVersionEv+0x1c>)
 800060c:	4b06      	ldr	r3, [pc, #24]	; (8000628 <_ZN4blib7Monitor11showVersionEv+0x20>)
 800060e:	4807      	ldr	r0, [pc, #28]	; (800062c <_ZN4blib7Monitor11showVersionEv+0x24>)
 8000610:	2218      	movs	r2, #24
 8000612:	f7ff ffd5 	bl	80005c0 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        LOGI("FIRMWARE V1.00");
 8000616:	4b04      	ldr	r3, [pc, #16]	; (8000628 <_ZN4blib7Monitor11showVersionEv+0x20>)
 8000618:	4902      	ldr	r1, [pc, #8]	; (8000624 <_ZN4blib7Monitor11showVersionEv+0x1c>)
 800061a:	4805      	ldr	r0, [pc, #20]	; (8000630 <_ZN4blib7Monitor11showVersionEv+0x28>)
 800061c:	2219      	movs	r2, #25
 800061e:	f7ff ffcf 	bl	80005c0 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8000622:	bd08      	pop	{r3, pc}
 8000624:	08002944 	.word	0x08002944
 8000628:	08002938 	.word	0x08002938
 800062c:	08002950 	.word	0x08002950
 8000630:	0800296e 	.word	0x0800296e

08000634 <_ZN4blib7MonitorC1Ev>:
    Monitor::Monitor() : StateMachineBase()
 8000634:	b510      	push	{r4, lr}
                {
 8000636:	4b08      	ldr	r3, [pc, #32]	; (8000658 <_ZN4blib7MonitorC1Ev+0x24>)
                    LOGI();
 8000638:	4908      	ldr	r1, [pc, #32]	; (800065c <_ZN4blib7MonitorC1Ev+0x28>)
                {
 800063a:	6003      	str	r3, [r0, #0]
 800063c:	4604      	mov	r4, r0
                    LOGI();
 800063e:	2219      	movs	r2, #25
 8000640:	4b07      	ldr	r3, [pc, #28]	; (8000660 <_ZN4blib7MonitorC1Ev+0x2c>)
 8000642:	4808      	ldr	r0, [pc, #32]	; (8000664 <_ZN4blib7MonitorC1Ev+0x30>)
 8000644:	f7ff ffbc 	bl	80005c0 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
 8000648:	4b07      	ldr	r3, [pc, #28]	; (8000668 <_ZN4blib7MonitorC1Ev+0x34>)
 800064a:	6023      	str	r3, [r4, #0]
        showVersion();
 800064c:	4620      	mov	r0, r4
 800064e:	f7ff ffdb 	bl	8000608 <_ZN4blib7Monitor11showVersionEv>
    }
 8000652:	4620      	mov	r0, r4
 8000654:	bd10      	pop	{r4, pc}
 8000656:	bf00      	nop
 8000658:	080029c4 	.word	0x080029c4
 800065c:	0800299b 	.word	0x0800299b
 8000660:	0800298a 	.word	0x0800298a
 8000664:	080029ae 	.word	0x080029ae
 8000668:	080029d4 	.word	0x080029d4

0800066c <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800066c:	b500      	push	{lr}
 800066e:	b095      	sub	sp, #84	; 0x54
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000670:	222c      	movs	r2, #44	; 0x2c
 8000672:	2100      	movs	r1, #0
 8000674:	a809      	add	r0, sp, #36	; 0x24
 8000676:	f001 fd77 	bl	8002168 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800067a:	2214      	movs	r2, #20
 800067c:	2100      	movs	r1, #0
 800067e:	a803      	add	r0, sp, #12
 8000680:	f001 fd72 	bl	8002168 <memset>

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 8000684:	2300      	movs	r3, #0
 8000686:	4a1a      	ldr	r2, [pc, #104]	; (80006f0 <_Z18SystemClock_Configv+0x84>)
 8000688:	9301      	str	r3, [sp, #4]
 800068a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800068c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000690:	6411      	str	r1, [r2, #64]	; 0x40
 8000692:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000694:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000698:	9201      	str	r2, [sp, #4]
 800069a:	9a01      	ldr	r2, [sp, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800069c:	4a15      	ldr	r2, [pc, #84]	; (80006f4 <_Z18SystemClock_Configv+0x88>)
 800069e:	9302      	str	r3, [sp, #8]
 80006a0:	6811      	ldr	r1, [r2, #0]
 80006a2:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80006a6:	6011      	str	r1, [r2, #0]
 80006a8:	6812      	ldr	r2, [r2, #0]
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006aa:	930e      	str	r3, [sp, #56]	; 0x38
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ac:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80006b0:	9202      	str	r2, [sp, #8]
 80006b2:	9a02      	ldr	r2, [sp, #8]
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
 80006b4:	2206      	movs	r2, #6
 80006b6:	9208      	str	r2, [sp, #32]
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006b8:	2201      	movs	r2, #1
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ba:	e9cd 220a 	strd	r2, r2, [sp, #40]	; 0x28
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006be:	a808      	add	r0, sp, #32
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c0:	2210      	movs	r2, #16
 80006c2:	920c      	str	r2, [sp, #48]	; 0x30
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c4:	f000 fe04 	bl	80012d0 <HAL_RCC_OscConfig>
 80006c8:	4601      	mov	r1, r0
 80006ca:	b108      	cbz	r0, 80006d0 <_Z18SystemClock_Configv+0x64>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006cc:	b672      	cpsid	i
void Error_Handler(void)
{
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 80006ce:	e7fe      	b.n	80006ce <_Z18SystemClock_Configv+0x62>
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80006d0:	230f      	movs	r3, #15
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006d2:	e9cd 3003 	strd	r3, r0, [sp, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d6:	e9cd 0005 	strd	r0, r0, [sp, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006da:	9007      	str	r0, [sp, #28]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006dc:	a803      	add	r0, sp, #12
 80006de:	f000 ffd1 	bl	8001684 <HAL_RCC_ClockConfig>
 80006e2:	b108      	cbz	r0, 80006e8 <_Z18SystemClock_Configv+0x7c>
 80006e4:	b672      	cpsid	i
    while (1)
 80006e6:	e7fe      	b.n	80006e6 <_Z18SystemClock_Configv+0x7a>
}
 80006e8:	b015      	add	sp, #84	; 0x54
 80006ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80006ee:	bf00      	nop
 80006f0:	40023800 	.word	0x40023800
 80006f4:	40007000 	.word	0x40007000

080006f8 <Error_Handler>:
 80006f8:	b672      	cpsid	i
    while (1)
 80006fa:	e7fe      	b.n	80006fa <Error_Handler+0x2>

080006fc <main>:
{
 80006fc:	b500      	push	{lr}
 80006fe:	b097      	sub	sp, #92	; 0x5c
    HAL_Init();
 8000700:	f000 fa96 	bl	8000c30 <HAL_Init>
    SystemClock_Config();
 8000704:	f7ff ffb2 	bl	800066c <_Z18SystemClock_Configv>
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000708:	2214      	movs	r2, #20
 800070a:	2100      	movs	r1, #0
 800070c:	a80c      	add	r0, sp, #48	; 0x30
 800070e:	f001 fd2b 	bl	8002168 <memset>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000712:	2400      	movs	r4, #0
 8000714:	4b7e      	ldr	r3, [pc, #504]	; (8000910 <main+0x214>)
 8000716:	9402      	str	r4, [sp, #8]
 8000718:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_WritePin(GPIOD, LED_INDICATE_Pin | FAN_Pin | BUCK_ENABLE_Pin | ANTI_BACKFLOW_Pin, GPIO_PIN_RESET);
 800071a:	487e      	ldr	r0, [pc, #504]	; (8000914 <main+0x218>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800071c:	f042 0204 	orr.w	r2, r2, #4
 8000720:	631a      	str	r2, [r3, #48]	; 0x30
 8000722:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000724:	f002 0204 	and.w	r2, r2, #4
 8000728:	9202      	str	r2, [sp, #8]
 800072a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800072c:	9403      	str	r4, [sp, #12]
 800072e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000730:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000734:	631a      	str	r2, [r3, #48]	; 0x30
 8000736:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000738:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800073c:	9203      	str	r2, [sp, #12]
 800073e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000740:	9404      	str	r4, [sp, #16]
 8000742:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000744:	f042 0201 	orr.w	r2, r2, #1
 8000748:	631a      	str	r2, [r3, #48]	; 0x30
 800074a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800074c:	f002 0201 	and.w	r2, r2, #1
 8000750:	9204      	str	r2, [sp, #16]
 8000752:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000754:	9405      	str	r4, [sp, #20]
 8000756:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000758:	f042 0208 	orr.w	r2, r2, #8
 800075c:	631a      	str	r2, [r3, #48]	; 0x30
 800075e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000760:	f002 0208 	and.w	r2, r2, #8
 8000764:	9205      	str	r2, [sp, #20]
 8000766:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000768:	9406      	str	r4, [sp, #24]
 800076a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800076c:	f042 0202 	orr.w	r2, r2, #2
 8000770:	631a      	str	r2, [r3, #48]	; 0x30
 8000772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000774:	f003 0302 	and.w	r3, r3, #2
    HAL_GPIO_WritePin(GPIOD, LED_INDICATE_Pin | FAN_Pin | BUCK_ENABLE_Pin | ANTI_BACKFLOW_Pin, GPIO_PIN_RESET);
 8000778:	4622      	mov	r2, r4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800077a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_WritePin(GPIOD, LED_INDICATE_Pin | FAN_Pin | BUCK_ENABLE_Pin | ANTI_BACKFLOW_Pin, GPIO_PIN_RESET);
 800077c:	f44f 4170 	mov.w	r1, #61440	; 0xf000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000780:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000782:	250f      	movs	r5, #15
    HAL_GPIO_WritePin(GPIOD, LED_INDICATE_Pin | FAN_Pin | BUCK_ENABLE_Pin | ANTI_BACKFLOW_Pin, GPIO_PIN_RESET);
 8000784:	f000 fcf6 	bl	8001174 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000788:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800078c:	4862      	ldr	r0, [pc, #392]	; (8000918 <main+0x21c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078e:	940e      	str	r4, [sp, #56]	; 0x38
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000790:	a90c      	add	r1, sp, #48	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000792:	e9cd 530c 	strd	r5, r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000796:	2601      	movs	r6, #1
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000798:	f000 fc12 	bl	8000fc0 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800079c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007a0:	485c      	ldr	r0, [pc, #368]	; (8000914 <main+0x218>)
    hadc1.Instance = ADC1;
 80007a2:	4d5e      	ldr	r5, [pc, #376]	; (800091c <main+0x220>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007a4:	a90c      	add	r1, sp, #48	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a6:	e9cd 360c 	strd	r3, r6, [sp, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007aa:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007ae:	f000 fc07 	bl	8000fc0 <HAL_GPIO_Init>
    ADC_ChannelConfTypeDef sConfig = { 0 };
 80007b2:	2210      	movs	r2, #16
 80007b4:	4621      	mov	r1, r4
 80007b6:	a80c      	add	r0, sp, #48	; 0x30
 80007b8:	f001 fcd6 	bl	8002168 <memset>
    hadc1.Instance = ADC1;
 80007bc:	4b58      	ldr	r3, [pc, #352]	; (8000920 <main+0x224>)
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007be:	60ac      	str	r4, [r5, #8]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80007c0:	e9c5 3400 	strd	r3, r4, [r5]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007c4:	4628      	mov	r0, r5
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007c6:	4b57      	ldr	r3, [pc, #348]	; (8000924 <main+0x228>)
    hadc1.Init.ScanConvMode = DISABLE;
 80007c8:	612c      	str	r4, [r5, #16]
    hadc1.Init.ContinuousConvMode = DISABLE;
 80007ca:	762c      	strb	r4, [r5, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007cc:	f885 4020 	strb.w	r4, [r5, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007d0:	62ec      	str	r4, [r5, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007d2:	62ab      	str	r3, [r5, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007d4:	60ec      	str	r4, [r5, #12]
    hadc1.Init.NbrOfConversion = 1;
 80007d6:	61ee      	str	r6, [r5, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 80007d8:	f885 4030 	strb.w	r4, [r5, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007dc:	616e      	str	r6, [r5, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007de:	f000 fa53 	bl	8000c88 <HAL_ADC_Init>
 80007e2:	b108      	cbz	r0, 80007e8 <main+0xec>
 80007e4:	b672      	cpsid	i
    while (1)
 80007e6:	e7fe      	b.n	80007e6 <main+0xea>
    sConfig.Rank = 1;
 80007e8:	e9cd 060c 	strd	r0, r6, [sp, #48]	; 0x30
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007ec:	900e      	str	r0, [sp, #56]	; 0x38
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ee:	a90c      	add	r1, sp, #48	; 0x30
 80007f0:	4628      	mov	r0, r5
 80007f2:	f000 faef 	bl	8000dd4 <HAL_ADC_ConfigChannel>
 80007f6:	b108      	cbz	r0, 80007fc <main+0x100>
 80007f8:	b672      	cpsid	i
    while (1)
 80007fa:	e7fe      	b.n	80007fa <main+0xfe>
    hi2c1.Instance = I2C1;
 80007fc:	4b4a      	ldr	r3, [pc, #296]	; (8000928 <main+0x22c>)
    hi2c1.Init.ClockSpeed = 100000;
 80007fe:	4a4b      	ldr	r2, [pc, #300]	; (800092c <main+0x230>)
 8000800:	4c4b      	ldr	r4, [pc, #300]	; (8000930 <main+0x234>)
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000802:	6218      	str	r0, [r3, #32]
    hi2c1.Init.ClockSpeed = 100000;
 8000804:	e9c3 4200 	strd	r4, r2, [r3]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000808:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hi2c1.Init.OwnAddress1 = 0;
 800080c:	e9c3 0002 	strd	r0, r0, [r3, #8]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000810:	e9c3 2004 	strd	r2, r0, [r3, #16]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000814:	e9c3 0006 	strd	r0, r0, [r3, #24]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000818:	4618      	mov	r0, r3
 800081a:	f000 fcb1 	bl	8001180 <HAL_I2C_Init>
 800081e:	4605      	mov	r5, r0
 8000820:	b108      	cbz	r0, 8000826 <main+0x12a>
 8000822:	b672      	cpsid	i
    while (1)
 8000824:	e7fe      	b.n	8000824 <main+0x128>
    RTC_TimeTypeDef sTime = { 0 };
 8000826:	4601      	mov	r1, r0
 8000828:	2214      	movs	r2, #20
 800082a:	a807      	add	r0, sp, #28
 800082c:	f001 fc9c 	bl	8002168 <memset>
    RTC_AlarmTypeDef sAlarm = { 0 };
 8000830:	2228      	movs	r2, #40	; 0x28
 8000832:	4629      	mov	r1, r5
 8000834:	a80c      	add	r0, sp, #48	; 0x30
    hrtc.Instance = RTC;
 8000836:	4c3f      	ldr	r4, [pc, #252]	; (8000934 <main+0x238>)
    RTC_DateTypeDef sDate = { 0 };
 8000838:	9501      	str	r5, [sp, #4]
    RTC_AlarmTypeDef sAlarm = { 0 };
 800083a:	f001 fc95 	bl	8002168 <memset>
    hrtc.Instance = RTC;
 800083e:	4b3e      	ldr	r3, [pc, #248]	; (8000938 <main+0x23c>)
    hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000840:	61a5      	str	r5, [r4, #24]
    hrtc.Init.SynchPrediv = 255;
 8000842:	207f      	movs	r0, #127	; 0x7f
    hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000844:	e9c4 3500 	strd	r3, r5, [r4]
    hrtc.Init.SynchPrediv = 255;
 8000848:	23ff      	movs	r3, #255	; 0xff
 800084a:	e9c4 0302 	strd	r0, r3, [r4, #8]
    if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800084e:	4620      	mov	r0, r4
    hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000850:	e9c4 5504 	strd	r5, r5, [r4, #16]
    if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000854:	f001 f8e1 	bl	8001a1a <HAL_RTC_Init>
 8000858:	b108      	cbz	r0, 800085e <main+0x162>
 800085a:	b672      	cpsid	i
    while (1)
 800085c:	e7fe      	b.n	800085c <main+0x160>
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800085e:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
    sTime.Hours = 0x0;
 8000862:	f8ad 001c 	strh.w	r0, [sp, #28]
    sTime.Seconds = 0x0;
 8000866:	f88d 001e 	strb.w	r0, [sp, #30]
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800086a:	4632      	mov	r2, r6
 800086c:	a907      	add	r1, sp, #28
 800086e:	4620      	mov	r0, r4
 8000870:	f001 f921 	bl	8001ab6 <HAL_RTC_SetTime>
 8000874:	b108      	cbz	r0, 800087a <main+0x17e>
 8000876:	b672      	cpsid	i
    while (1)
 8000878:	e7fe      	b.n	8000878 <main+0x17c>
    sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800087a:	4b30      	ldr	r3, [pc, #192]	; (800093c <main+0x240>)
 800087c:	9301      	str	r3, [sp, #4]
    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800087e:	4632      	mov	r2, r6
 8000880:	a901      	add	r1, sp, #4
 8000882:	4620      	mov	r0, r4
 8000884:	f001 f971 	bl	8001b6a <HAL_RTC_SetDate>
 8000888:	b108      	cbz	r0, 800088e <main+0x192>
 800088a:	b672      	cpsid	i
    while (1)
 800088c:	e7fe      	b.n	800088c <main+0x190>
    sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800088e:	e9cd 000f 	strd	r0, r0, [sp, #60]	; 0x3c
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000892:	e9cd 0011 	strd	r0, r0, [sp, #68]	; 0x44
    sAlarm.AlarmTime.Hours = 0x0;
 8000896:	f8ad 0030 	strh.w	r0, [sp, #48]	; 0x30
    sAlarm.AlarmTime.Seconds = 0x0;
 800089a:	f88d 0032 	strb.w	r0, [sp, #50]	; 0x32
    sAlarm.AlarmTime.SubSeconds = 0x0;
 800089e:	900d      	str	r0, [sp, #52]	; 0x34
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80008a0:	9013      	str	r0, [sp, #76]	; 0x4c
    sAlarm.Alarm = RTC_ALARM_A;
 80008a2:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80008a6:	4632      	mov	r2, r6
 80008a8:	a90c      	add	r1, sp, #48	; 0x30
 80008aa:	4620      	mov	r0, r4
    sAlarm.AlarmDateWeekDay = 0x1;
 80008ac:	f88d 6050 	strb.w	r6, [sp, #80]	; 0x50
    sAlarm.Alarm = RTC_ALARM_A;
 80008b0:	9315      	str	r3, [sp, #84]	; 0x54
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80008b2:	f001 f9a3 	bl	8001bfc <HAL_RTC_SetAlarm_IT>
 80008b6:	b108      	cbz	r0, 80008bc <main+0x1c0>
 80008b8:	b672      	cpsid	i
    while (1)
 80008ba:	e7fe      	b.n	80008ba <main+0x1be>
    huart2.Instance = USART2;
 80008bc:	4b20      	ldr	r3, [pc, #128]	; (8000940 <main+0x244>)
    huart2.Init.BaudRate = 115200;
 80008be:	4921      	ldr	r1, [pc, #132]	; (8000944 <main+0x248>)
    huart2.Init.Parity = UART_PARITY_NONE;
 80008c0:	6118      	str	r0, [r3, #16]
    huart2.Init.BaudRate = 115200;
 80008c2:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008c6:	e9c3 1200 	strd	r1, r2, [r3]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80008ca:	220c      	movs	r2, #12
    huart2.Init.StopBits = UART_STOPBITS_1;
 80008cc:	e9c3 0002 	strd	r0, r0, [r3, #8]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d0:	e9c3 2005 	strd	r2, r0, [r3, #20]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008d4:	61d8      	str	r0, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 80008d6:	4618      	mov	r0, r3
 80008d8:	f001 fad6 	bl	8001e88 <HAL_UART_Init>
 80008dc:	b108      	cbz	r0, 80008e2 <main+0x1e6>
 80008de:	b672      	cpsid	i
    while (1)
 80008e0:	e7fe      	b.n	80008e0 <main+0x1e4>
    LOGI("MPPT SOLAR CHARGE CONTROLLER");
 80008e2:	4b19      	ldr	r3, [pc, #100]	; (8000948 <main+0x24c>)
 80008e4:	4919      	ldr	r1, [pc, #100]	; (800094c <main+0x250>)
 80008e6:	481a      	ldr	r0, [pc, #104]	; (8000950 <main+0x254>)
 80008e8:	2280      	movs	r2, #128	; 0x80
 80008ea:	f7ff fe69 	bl	80005c0 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    LOGI("DESIGNED BY ");
 80008ee:	4b16      	ldr	r3, [pc, #88]	; (8000948 <main+0x24c>)
 80008f0:	4916      	ldr	r1, [pc, #88]	; (800094c <main+0x250>)
 80008f2:	4818      	ldr	r0, [pc, #96]	; (8000954 <main+0x258>)
 80008f4:	2281      	movs	r2, #129	; 0x81
 80008f6:	f7ff fe63 	bl	80005c0 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    LOGI("STARTING DEVICE...");
 80008fa:	4817      	ldr	r0, [pc, #92]	; (8000958 <main+0x25c>)
 80008fc:	4b12      	ldr	r3, [pc, #72]	; (8000948 <main+0x24c>)
 80008fe:	4913      	ldr	r1, [pc, #76]	; (800094c <main+0x250>)
 8000900:	2282      	movs	r2, #130	; 0x82
 8000902:	f7ff fe5d 	bl	80005c0 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    blib::Monitor monitor;
 8000906:	a80c      	add	r0, sp, #48	; 0x30
 8000908:	f7ff fe94 	bl	8000634 <_ZN4blib7MonitorC1Ev>
    while (1)
 800090c:	e7fe      	b.n	800090c <main+0x210>
 800090e:	bf00      	nop
 8000910:	40023800 	.word	0x40023800
 8000914:	40020c00 	.word	0x40020c00
 8000918:	40020800 	.word	0x40020800
 800091c:	2000007c 	.word	0x2000007c
 8000920:	40012000 	.word	0x40012000
 8000924:	0f000001 	.word	0x0f000001
 8000928:	200000c4 	.word	0x200000c4
 800092c:	000186a0 	.word	0x000186a0
 8000930:	40005400 	.word	0x40005400
 8000934:	20000118 	.word	0x20000118
 8000938:	40002800 	.word	0x40002800
 800093c:	00010101 	.word	0x00010101
 8000940:	20000138 	.word	0x20000138
 8000944:	40004400 	.word	0x40004400
 8000948:	08002a96 	.word	0x08002a96
 800094c:	080029f3 	.word	0x080029f3
 8000950:	08002a9b 	.word	0x08002a9b
 8000954:	08002ac5 	.word	0x08002ac5
 8000958:	08002adf 	.word	0x08002adf

0800095c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800095c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800095e:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <HAL_MspInit+0x34>)
 8000960:	2100      	movs	r1, #0
 8000962:	9100      	str	r1, [sp, #0]
 8000964:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000966:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800096a:	645a      	str	r2, [r3, #68]	; 0x44
 800096c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800096e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000972:	9200      	str	r2, [sp, #0]
 8000974:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000976:	9101      	str	r1, [sp, #4]
 8000978:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800097a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800097e:	641a      	str	r2, [r3, #64]	; 0x40
 8000980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000986:	9301      	str	r3, [sp, #4]
 8000988:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800098a:	b002      	add	sp, #8
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	40023800 	.word	0x40023800

08000994 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000994:	b510      	push	{r4, lr}
 8000996:	4604      	mov	r4, r0
 8000998:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099a:	2214      	movs	r2, #20
 800099c:	2100      	movs	r1, #0
 800099e:	a803      	add	r0, sp, #12
 80009a0:	f001 fbe2 	bl	8002168 <memset>
  if(hadc->Instance==ADC1)
 80009a4:	6822      	ldr	r2, [r4, #0]
 80009a6:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <HAL_ADC_MspInit+0x5c>)
 80009a8:	429a      	cmp	r2, r3
 80009aa:	d11e      	bne.n	80009ea <HAL_ADC_MspInit+0x56>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80009ac:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80009b0:	2100      	movs	r1, #0
 80009b2:	9101      	str	r1, [sp, #4]
 80009b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b6:	480f      	ldr	r0, [pc, #60]	; (80009f4 <HAL_ADC_MspInit+0x60>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80009b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80009bc:	645a      	str	r2, [r3, #68]	; 0x44
 80009be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80009c0:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80009c4:	9201      	str	r2, [sp, #4]
 80009c6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c8:	9102      	str	r1, [sp, #8]
 80009ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80009cc:	f042 0201 	orr.w	r2, r2, #1
 80009d0:	631a      	str	r2, [r3, #48]	; 0x30
 80009d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d4:	f003 0301 	and.w	r3, r3, #1
 80009d8:	9302      	str	r3, [sp, #8]
 80009da:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009dc:	221f      	movs	r2, #31
 80009de:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009e2:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e6:	f000 faeb 	bl	8000fc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80009ea:	b008      	add	sp, #32
 80009ec:	bd10      	pop	{r4, pc}
 80009ee:	bf00      	nop
 80009f0:	40012000 	.word	0x40012000
 80009f4:	40020000 	.word	0x40020000

080009f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009f8:	b530      	push	{r4, r5, lr}
 80009fa:	4604      	mov	r4, r0
 80009fc:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fe:	2214      	movs	r2, #20
 8000a00:	2100      	movs	r1, #0
 8000a02:	a803      	add	r0, sp, #12
 8000a04:	f001 fbb0 	bl	8002168 <memset>
  if(hi2c->Instance==I2C1)
 8000a08:	6822      	ldr	r2, [r4, #0]
 8000a0a:	4b13      	ldr	r3, [pc, #76]	; (8000a58 <HAL_I2C_MspInit+0x60>)
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	d121      	bne.n	8000a54 <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a10:	4c12      	ldr	r4, [pc, #72]	; (8000a5c <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a12:	4813      	ldr	r0, [pc, #76]	; (8000a60 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a14:	2500      	movs	r5, #0
 8000a16:	9501      	str	r5, [sp, #4]
 8000a18:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000a1a:	f043 0302 	orr.w	r3, r3, #2
 8000a1e:	6323      	str	r3, [r4, #48]	; 0x30
 8000a20:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000a22:	f003 0302 	and.w	r3, r3, #2
 8000a26:	9301      	str	r3, [sp, #4]
 8000a28:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a2a:	22c0      	movs	r2, #192	; 0xc0
 8000a2c:	2312      	movs	r3, #18
 8000a2e:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a32:	2103      	movs	r1, #3
 8000a34:	2304      	movs	r3, #4
 8000a36:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a3a:	a903      	add	r1, sp, #12
 8000a3c:	f000 fac0 	bl	8000fc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a40:	9502      	str	r5, [sp, #8]
 8000a42:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000a44:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a48:	6423      	str	r3, [r4, #64]	; 0x40
 8000a4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000a4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a50:	9302      	str	r3, [sp, #8]
 8000a52:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a54:	b009      	add	sp, #36	; 0x24
 8000a56:	bd30      	pop	{r4, r5, pc}
 8000a58:	40005400 	.word	0x40005400
 8000a5c:	40023800 	.word	0x40023800
 8000a60:	40020400 	.word	0x40020400

08000a64 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000a64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000a66:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a68:	2210      	movs	r2, #16
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	4668      	mov	r0, sp
 8000a6e:	f001 fb7b 	bl	8002168 <memset>
  if(hrtc->Instance==RTC)
 8000a72:	6822      	ldr	r2, [r4, #0]
 8000a74:	4b0d      	ldr	r3, [pc, #52]	; (8000aac <HAL_RTC_MspInit+0x48>)
 8000a76:	429a      	cmp	r2, r3
 8000a78:	d116      	bne.n	8000aa8 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	9300      	str	r3, [sp, #0]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a7e:	4668      	mov	r0, sp
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000a80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a84:	9303      	str	r3, [sp, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a86:	f000 feb7 	bl	80017f8 <HAL_RCCEx_PeriphCLKConfig>
 8000a8a:	b108      	cbz	r0, 8000a90 <HAL_RTC_MspInit+0x2c>
    {
      Error_Handler();
 8000a8c:	f7ff fe34 	bl	80006f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000a90:	4b07      	ldr	r3, [pc, #28]	; (8000ab0 <HAL_RTC_MspInit+0x4c>)
 8000a92:	2201      	movs	r2, #1
 8000a94:	f8c3 2e3c 	str.w	r2, [r3, #3644]	; 0xe3c
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2029      	movs	r0, #41	; 0x29
 8000a9c:	4611      	mov	r1, r2
 8000a9e:	f000 fa3b 	bl	8000f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000aa2:	2029      	movs	r0, #41	; 0x29
 8000aa4:	f000 fa6a 	bl	8000f7c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000aa8:	b004      	add	sp, #16
 8000aaa:	bd10      	pop	{r4, pc}
 8000aac:	40002800 	.word	0x40002800
 8000ab0:	42470000 	.word	0x42470000

08000ab4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ab4:	b510      	push	{r4, lr}
 8000ab6:	4604      	mov	r4, r0
 8000ab8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aba:	2214      	movs	r2, #20
 8000abc:	2100      	movs	r1, #0
 8000abe:	a803      	add	r0, sp, #12
 8000ac0:	f001 fb52 	bl	8002168 <memset>
  if(huart->Instance==USART2)
 8000ac4:	6822      	ldr	r2, [r4, #0]
 8000ac6:	4b14      	ldr	r3, [pc, #80]	; (8000b18 <HAL_UART_MspInit+0x64>)
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d122      	bne.n	8000b12 <HAL_UART_MspInit+0x5e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000acc:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	9101      	str	r1, [sp, #4]
 8000ad4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ad6:	4811      	ldr	r0, [pc, #68]	; (8000b1c <HAL_UART_MspInit+0x68>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ad8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000adc:	641a      	str	r2, [r3, #64]	; 0x40
 8000ade:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ae0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000ae4:	9201      	str	r2, [sp, #4]
 8000ae6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ae8:	9102      	str	r1, [sp, #8]
 8000aea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000aec:	f042 0208 	orr.w	r2, r2, #8
 8000af0:	631a      	str	r2, [r3, #48]	; 0x30
 8000af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af4:	f003 0308 	and.w	r3, r3, #8
 8000af8:	9302      	str	r3, [sp, #8]
 8000afa:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afc:	2260      	movs	r2, #96	; 0x60
 8000afe:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b00:	2103      	movs	r1, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b02:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b06:	2307      	movs	r3, #7
 8000b08:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b0c:	a903      	add	r1, sp, #12
 8000b0e:	f000 fa57 	bl	8000fc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b12:	b008      	add	sp, #32
 8000b14:	bd10      	pop	{r4, pc}
 8000b16:	bf00      	nop
 8000b18:	40004400 	.word	0x40004400
 8000b1c:	40020c00 	.word	0x40020c00

08000b20 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b20:	e7fe      	b.n	8000b20 <NMI_Handler>

08000b22 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b22:	e7fe      	b.n	8000b22 <HardFault_Handler>

08000b24 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b24:	e7fe      	b.n	8000b24 <MemManage_Handler>

08000b26 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b26:	e7fe      	b.n	8000b26 <BusFault_Handler>

08000b28 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b28:	e7fe      	b.n	8000b28 <UsageFault_Handler>

08000b2a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b2a:	4770      	bx	lr

08000b2c <DebugMon_Handler>:
 8000b2c:	4770      	bx	lr

08000b2e <PendSV_Handler>:
 8000b2e:	4770      	bx	lr

08000b30 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b30:	f000 b898 	b.w	8000c64 <HAL_IncTick>

08000b34 <RTC_Alarm_IRQHandler>:
void RTC_Alarm_IRQHandler(void)
{
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000b34:	4801      	ldr	r0, [pc, #4]	; (8000b3c <RTC_Alarm_IRQHandler+0x8>)
 8000b36:	f000 bef9 	b.w	800192c <HAL_RTC_AlarmIRQHandler>
 8000b3a:	bf00      	nop
 8000b3c:	20000118 	.word	0x20000118

08000b40 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b40:	4a0b      	ldr	r2, [pc, #44]	; (8000b70 <_sbrk+0x30>)
 8000b42:	6811      	ldr	r1, [r2, #0]
{
 8000b44:	b510      	push	{r4, lr}
 8000b46:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8000b48:	b909      	cbnz	r1, 8000b4e <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8000b4a:	490a      	ldr	r1, [pc, #40]	; (8000b74 <_sbrk+0x34>)
 8000b4c:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b4e:	6810      	ldr	r0, [r2, #0]
 8000b50:	4909      	ldr	r1, [pc, #36]	; (8000b78 <_sbrk+0x38>)
 8000b52:	4c0a      	ldr	r4, [pc, #40]	; (8000b7c <_sbrk+0x3c>)
 8000b54:	4403      	add	r3, r0
 8000b56:	1b09      	subs	r1, r1, r4
 8000b58:	428b      	cmp	r3, r1
 8000b5a:	d906      	bls.n	8000b6a <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8000b5c:	f001 fb1c 	bl	8002198 <__errno>
 8000b60:	230c      	movs	r3, #12
 8000b62:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000b64:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000b68:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000b6a:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8000b6c:	e7fc      	b.n	8000b68 <_sbrk+0x28>
 8000b6e:	bf00      	nop
 8000b70:	2000017c 	.word	0x2000017c
 8000b74:	200006d0 	.word	0x200006d0
 8000b78:	20020000 	.word	0x20020000
 8000b7c:	00000400 	.word	0x00000400

08000b80 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b80:	4a03      	ldr	r2, [pc, #12]	; (8000b90 <SystemInit+0x10>)
 8000b82:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000b86:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b8a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b8e:	4770      	bx	lr
 8000b90:	e000ed00 	.word	0xe000ed00

08000b94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bcc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b98:	480d      	ldr	r0, [pc, #52]	; (8000bd0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b9a:	490e      	ldr	r1, [pc, #56]	; (8000bd4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b9c:	4a0e      	ldr	r2, [pc, #56]	; (8000bd8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ba0:	e002      	b.n	8000ba8 <LoopCopyDataInit>

08000ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ba6:	3304      	adds	r3, #4

08000ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bac:	d3f9      	bcc.n	8000ba2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bae:	4a0b      	ldr	r2, [pc, #44]	; (8000bdc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000bb0:	4c0b      	ldr	r4, [pc, #44]	; (8000be0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bb4:	e001      	b.n	8000bba <LoopFillZerobss>

08000bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bb8:	3204      	adds	r2, #4

08000bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bbc:	d3fb      	bcc.n	8000bb6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bbe:	f7ff ffdf 	bl	8000b80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bc2:	f001 faef 	bl	80021a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bc6:	f7ff fd99 	bl	80006fc <main>
  bx  lr    
 8000bca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000bcc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bd4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000bd8:	08002b5c 	.word	0x08002b5c
  ldr r2, =_sbss
 8000bdc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000be0:	200006cc 	.word	0x200006cc

08000be4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000be4:	e7fe      	b.n	8000be4 <ADC_IRQHandler>
	...

08000be8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bea:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <HAL_InitTick+0x3c>)
 8000bec:	781a      	ldrb	r2, [r3, #0]
 8000bee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bf2:	fbb3 f3f2 	udiv	r3, r3, r2
 8000bf6:	4a0c      	ldr	r2, [pc, #48]	; (8000c28 <HAL_InitTick+0x40>)
{
 8000bf8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bfa:	6810      	ldr	r0, [r2, #0]
 8000bfc:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c00:	f000 f9ca 	bl	8000f98 <HAL_SYSTICK_Config>
 8000c04:	4604      	mov	r4, r0
 8000c06:	b958      	cbnz	r0, 8000c20 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c08:	2d0f      	cmp	r5, #15
 8000c0a:	d809      	bhi.n	8000c20 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	4629      	mov	r1, r5
 8000c10:	f04f 30ff 	mov.w	r0, #4294967295
 8000c14:	f000 f980 	bl	8000f18 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c18:	4b04      	ldr	r3, [pc, #16]	; (8000c2c <HAL_InitTick+0x44>)
 8000c1a:	4620      	mov	r0, r4
 8000c1c:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000c1e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000c20:	2001      	movs	r0, #1
 8000c22:	e7fc      	b.n	8000c1e <HAL_InitTick+0x36>
 8000c24:	20000004 	.word	0x20000004
 8000c28:	20000000 	.word	0x20000000
 8000c2c:	20000008 	.word	0x20000008

08000c30 <HAL_Init>:
{
 8000c30:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c32:	4b0b      	ldr	r3, [pc, #44]	; (8000c60 <HAL_Init+0x30>)
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000c3a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000c42:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000c4a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c4c:	2003      	movs	r0, #3
 8000c4e:	f000 f951 	bl	8000ef4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c52:	200f      	movs	r0, #15
 8000c54:	f7ff ffc8 	bl	8000be8 <HAL_InitTick>
  HAL_MspInit();
 8000c58:	f7ff fe80 	bl	800095c <HAL_MspInit>
}
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	bd08      	pop	{r3, pc}
 8000c60:	40023c00 	.word	0x40023c00

08000c64 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c64:	4a03      	ldr	r2, [pc, #12]	; (8000c74 <HAL_IncTick+0x10>)
 8000c66:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <HAL_IncTick+0x14>)
 8000c68:	6811      	ldr	r1, [r2, #0]
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	440b      	add	r3, r1
 8000c6e:	6013      	str	r3, [r2, #0]
}
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	20000180 	.word	0x20000180
 8000c78:	20000004 	.word	0x20000004

08000c7c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c7c:	4b01      	ldr	r3, [pc, #4]	; (8000c84 <HAL_GetTick+0x8>)
 8000c7e:	6818      	ldr	r0, [r3, #0]
}
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	20000180 	.word	0x20000180

08000c88 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c88:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000c8a:	4604      	mov	r4, r0
 8000c8c:	2800      	cmp	r0, #0
 8000c8e:	f000 809b 	beq.w	8000dc8 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000c92:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8000c94:	b925      	cbnz	r5, 8000ca0 <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c96:	f7ff fe7d 	bl	8000994 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000c9a:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000c9c:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ca0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ca2:	06db      	lsls	r3, r3, #27
 8000ca4:	f100 808e 	bmi.w	8000dc4 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ca8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000caa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000cae:	f023 0302 	bic.w	r3, r3, #2
 8000cb2:	f043 0302 	orr.w	r3, r3, #2
 8000cb6:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000cb8:	4b44      	ldr	r3, [pc, #272]	; (8000dcc <HAL_ADC_Init+0x144>)
 8000cba:	685a      	ldr	r2, [r3, #4]
 8000cbc:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000cc0:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000cc2:	685a      	ldr	r2, [r3, #4]
 8000cc4:	6861      	ldr	r1, [r4, #4]
 8000cc6:	430a      	orrs	r2, r1
 8000cc8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000cca:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000ccc:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000cce:	685a      	ldr	r2, [r3, #4]
 8000cd0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000cd4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000cd6:	685a      	ldr	r2, [r3, #4]
 8000cd8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000cdc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000cde:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000ce0:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000ce2:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000ce6:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000ce8:	685a      	ldr	r2, [r3, #4]
 8000cea:	430a      	orrs	r2, r1
 8000cec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000cee:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000cf0:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000cf2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000cf6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000cf8:	689a      	ldr	r2, [r3, #8]
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000cfe:	4934      	ldr	r1, [pc, #208]	; (8000dd0 <HAL_ADC_Init+0x148>)
 8000d00:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000d02:	428a      	cmp	r2, r1
 8000d04:	d052      	beq.n	8000dac <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000d06:	6899      	ldr	r1, [r3, #8]
 8000d08:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000d0c:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000d0e:	6899      	ldr	r1, [r3, #8]
 8000d10:	430a      	orrs	r2, r1
 8000d12:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000d14:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000d16:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000d18:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000d1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000d1e:	689a      	ldr	r2, [r3, #8]
 8000d20:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000d22:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000d24:	689a      	ldr	r2, [r3, #8]
 8000d26:	f022 0202 	bic.w	r2, r2, #2
 8000d2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000d2c:	689a      	ldr	r2, [r3, #8]
 8000d2e:	7e21      	ldrb	r1, [r4, #24]
 8000d30:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000d34:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000d36:	f894 2020 	ldrb.w	r2, [r4, #32]
 8000d3a:	2a00      	cmp	r2, #0
 8000d3c:	d03e      	beq.n	8000dbc <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000d3e:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000d40:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000d42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000d46:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000d48:	685a      	ldr	r2, [r3, #4]
 8000d4a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000d4e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000d50:	685a      	ldr	r2, [r3, #4]
 8000d52:	3901      	subs	r1, #1
 8000d54:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000d58:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000d5c:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000d5e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000d62:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d66:	3901      	subs	r1, #1
 8000d68:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8000d6c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000d6e:	689a      	ldr	r2, [r3, #8]
 8000d70:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000d74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000d76:	689a      	ldr	r2, [r3, #8]
 8000d78:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 8000d7c:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8000d80:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000d82:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000d84:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000d86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000d8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000d8c:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000d8e:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000d90:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8000d94:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000d96:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000d98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000d9a:	f023 0303 	bic.w	r3, r3, #3
 8000d9e:	f043 0301 	orr.w	r3, r3, #1
 8000da2:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8000da4:	2300      	movs	r3, #0
 8000da6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8000daa:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000dac:	689a      	ldr	r2, [r3, #8]
 8000dae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000db2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000db4:	689a      	ldr	r2, [r3, #8]
 8000db6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000dba:	e7b2      	b.n	8000d22 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000dbc:	685a      	ldr	r2, [r3, #4]
 8000dbe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000dc2:	e7c9      	b.n	8000d58 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	e7ed      	b.n	8000da4 <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8000dc8:	2001      	movs	r0, #1
 8000dca:	e7ee      	b.n	8000daa <HAL_ADC_Init+0x122>
 8000dcc:	40012300 	.word	0x40012300
 8000dd0:	0f000001 	.word	0x0f000001

08000dd4 <HAL_ADC_ConfigChannel>:
{
 8000dd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000dda:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d064      	beq.n	8000eac <HAL_ADC_ConfigChannel+0xd8>
 8000de2:	2301      	movs	r3, #1
 8000de4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000de8:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000dea:	6803      	ldr	r3, [r0, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000dec:	688e      	ldr	r6, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000dee:	2d09      	cmp	r5, #9
 8000df0:	b2ac      	uxth	r4, r5
 8000df2:	d931      	bls.n	8000e58 <HAL_ADC_ConfigChannel+0x84>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000df4:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8000df8:	68df      	ldr	r7, [r3, #12]
 8000dfa:	3a1e      	subs	r2, #30
 8000dfc:	f04f 0c07 	mov.w	ip, #7
 8000e00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e04:	ea27 070c 	bic.w	r7, r7, ip
 8000e08:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000e0a:	68df      	ldr	r7, [r3, #12]
 8000e0c:	fa06 f202 	lsl.w	r2, r6, r2
 8000e10:	433a      	orrs	r2, r7
 8000e12:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 8000e14:	6849      	ldr	r1, [r1, #4]
 8000e16:	2906      	cmp	r1, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000e18:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  if (sConfig->Rank < 7U)
 8000e1c:	d82b      	bhi.n	8000e76 <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000e1e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000e20:	3a05      	subs	r2, #5
 8000e22:	261f      	movs	r6, #31
 8000e24:	4096      	lsls	r6, r2
 8000e26:	ea21 0106 	bic.w	r1, r1, r6
 8000e2a:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000e2c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000e2e:	fa04 f202 	lsl.w	r2, r4, r2
 8000e32:	430a      	orrs	r2, r1
 8000e34:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000e36:	4a2b      	ldr	r2, [pc, #172]	; (8000ee4 <HAL_ADC_ConfigChannel+0x110>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d107      	bne.n	8000e4c <HAL_ADC_ConfigChannel+0x78>
 8000e3c:	2d12      	cmp	r5, #18
 8000e3e:	d137      	bne.n	8000eb0 <HAL_ADC_ConfigChannel+0xdc>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8000e40:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 8000e44:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e48:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
  __HAL_UNLOCK(hadc);
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8000e52:	4618      	mov	r0, r3
}
 8000e54:	b003      	add	sp, #12
 8000e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000e58:	691a      	ldr	r2, [r3, #16]
 8000e5a:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8000e5e:	2707      	movs	r7, #7
 8000e60:	fa07 f70c 	lsl.w	r7, r7, ip
 8000e64:	ea22 0207 	bic.w	r2, r2, r7
 8000e68:	611a      	str	r2, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000e6a:	691a      	ldr	r2, [r3, #16]
 8000e6c:	fa06 f60c 	lsl.w	r6, r6, ip
 8000e70:	4316      	orrs	r6, r2
 8000e72:	611e      	str	r6, [r3, #16]
 8000e74:	e7ce      	b.n	8000e14 <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 8000e76:	290c      	cmp	r1, #12
 8000e78:	f04f 011f 	mov.w	r1, #31
 8000e7c:	d80b      	bhi.n	8000e96 <HAL_ADC_ConfigChannel+0xc2>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000e7e:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8000e80:	3a23      	subs	r2, #35	; 0x23
 8000e82:	4091      	lsls	r1, r2
 8000e84:	ea26 0101 	bic.w	r1, r6, r1
 8000e88:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000e8a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000e8c:	fa04 f202 	lsl.w	r2, r4, r2
 8000e90:	430a      	orrs	r2, r1
 8000e92:	631a      	str	r2, [r3, #48]	; 0x30
 8000e94:	e7cf      	b.n	8000e36 <HAL_ADC_ConfigChannel+0x62>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000e96:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8000e98:	3a41      	subs	r2, #65	; 0x41
 8000e9a:	4091      	lsls	r1, r2
 8000e9c:	ea26 0101 	bic.w	r1, r6, r1
 8000ea0:	62d9      	str	r1, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000ea2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000ea4:	4094      	lsls	r4, r2
 8000ea6:	430c      	orrs	r4, r1
 8000ea8:	62dc      	str	r4, [r3, #44]	; 0x2c
 8000eaa:	e7c4      	b.n	8000e36 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8000eac:	2002      	movs	r0, #2
 8000eae:	e7d1      	b.n	8000e54 <HAL_ADC_ConfigChannel+0x80>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000eb0:	f1a5 0310 	sub.w	r3, r5, #16
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d8c9      	bhi.n	8000e4c <HAL_ADC_ConfigChannel+0x78>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000eb8:	4a0b      	ldr	r2, [pc, #44]	; (8000ee8 <HAL_ADC_ConfigChannel+0x114>)
 8000eba:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000ebc:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000ebe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000ec2:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000ec4:	d1c2      	bne.n	8000e4c <HAL_ADC_ConfigChannel+0x78>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000ec6:	4b09      	ldr	r3, [pc, #36]	; (8000eec <HAL_ADC_ConfigChannel+0x118>)
 8000ec8:	4a09      	ldr	r2, [pc, #36]	; (8000ef0 <HAL_ADC_ConfigChannel+0x11c>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ed0:	220a      	movs	r2, #10
 8000ed2:	4353      	muls	r3, r2
        counter--;
 8000ed4:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8000ed6:	9b01      	ldr	r3, [sp, #4]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d0b7      	beq.n	8000e4c <HAL_ADC_ConfigChannel+0x78>
        counter--;
 8000edc:	9b01      	ldr	r3, [sp, #4]
 8000ede:	3b01      	subs	r3, #1
 8000ee0:	e7f8      	b.n	8000ed4 <HAL_ADC_ConfigChannel+0x100>
 8000ee2:	bf00      	nop
 8000ee4:	40012000 	.word	0x40012000
 8000ee8:	40012300 	.word	0x40012300
 8000eec:	20000000 	.word	0x20000000
 8000ef0:	000f4240 	.word	0x000f4240

08000ef4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ef4:	4907      	ldr	r1, [pc, #28]	; (8000f14 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000ef6:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ef8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000efc:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000efe:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f00:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f04:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000f10:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000f12:	4770      	bx	lr
 8000f14:	e000ed00 	.word	0xe000ed00

08000f18 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f18:	4b16      	ldr	r3, [pc, #88]	; (8000f74 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f1a:	b530      	push	{r4, r5, lr}
 8000f1c:	68dc      	ldr	r4, [r3, #12]
 8000f1e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f22:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f26:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f28:	2b04      	cmp	r3, #4
 8000f2a:	bf28      	it	cs
 8000f2c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f2e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f30:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f34:	bf8c      	ite	hi
 8000f36:	3c03      	subhi	r4, #3
 8000f38:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f3a:	fa05 f303 	lsl.w	r3, r5, r3
 8000f3e:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f42:	40a5      	lsls	r5, r4
 8000f44:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f48:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8000f4a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f4c:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f50:	bfac      	ite	ge
 8000f52:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f56:	4a08      	ldrlt	r2, [pc, #32]	; (8000f78 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f58:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f5c:	bfb8      	it	lt
 8000f5e:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	bfaa      	itet	ge
 8000f66:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6a:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6c:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000f70:	bd30      	pop	{r4, r5, pc}
 8000f72:	bf00      	nop
 8000f74:	e000ed00 	.word	0xe000ed00
 8000f78:	e000ed14 	.word	0xe000ed14

08000f7c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000f7c:	2800      	cmp	r0, #0
 8000f7e:	db07      	blt.n	8000f90 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f80:	0941      	lsrs	r1, r0, #5
 8000f82:	4a04      	ldr	r2, [pc, #16]	; (8000f94 <HAL_NVIC_EnableIRQ+0x18>)
 8000f84:	f000 001f 	and.w	r0, r0, #31
 8000f88:	2301      	movs	r3, #1
 8000f8a:	4083      	lsls	r3, r0
 8000f8c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	e000e100 	.word	0xe000e100

08000f98 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f98:	3801      	subs	r0, #1
 8000f9a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000f9e:	d20b      	bcs.n	8000fb8 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fa0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa4:	4a05      	ldr	r2, [pc, #20]	; (8000fbc <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fa6:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa8:	21f0      	movs	r1, #240	; 0xf0
 8000faa:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fae:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fb0:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fb2:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fb4:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fb6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000fb8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000fba:	4770      	bx	lr
 8000fbc:	e000ed00 	.word	0xe000ed00

08000fc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc4:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 8001170 <HAL_GPIO_Init+0x1b0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fc8:	4a67      	ldr	r2, [pc, #412]	; (8001168 <HAL_GPIO_Init+0x1a8>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fca:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fcc:	680d      	ldr	r5, [r1, #0]
    ioposition = 0x01U << position;
 8000fce:	2401      	movs	r4, #1
 8000fd0:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fd2:	ea04 0c05 	and.w	ip, r4, r5
    if(iocurrent == ioposition)
 8000fd6:	43ac      	bics	r4, r5
 8000fd8:	f040 80b1 	bne.w	800113e <HAL_GPIO_Init+0x17e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fdc:	684d      	ldr	r5, [r1, #4]
 8000fde:	f005 0403 	and.w	r4, r5, #3
 8000fe2:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fe6:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fe8:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fea:	fa06 f608 	lsl.w	r6, r6, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fee:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ff0:	ea6f 0606 	mvn.w	r6, r6
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ff4:	d834      	bhi.n	8001060 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR; 
 8000ff6:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ff8:	ea07 0e06 	and.w	lr, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ffc:	68cf      	ldr	r7, [r1, #12]
 8000ffe:	fa07 f708 	lsl.w	r7, r7, r8
 8001002:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8001006:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001008:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800100a:	ea27 0e0c 	bic.w	lr, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800100e:	f3c5 1700 	ubfx	r7, r5, #4, #1
 8001012:	409f      	lsls	r7, r3
 8001014:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001018:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 800101a:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800101c:	ea07 0e06 	and.w	lr, r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001020:	688f      	ldr	r7, [r1, #8]
 8001022:	fa07 f708 	lsl.w	r7, r7, r8
 8001026:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800102a:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 800102c:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800102e:	d119      	bne.n	8001064 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3U];
 8001030:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001034:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001038:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800103c:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001040:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001044:	f04f 0e0f 	mov.w	lr, #15
 8001048:	fa0e fe0b 	lsl.w	lr, lr, fp
 800104c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001050:	690f      	ldr	r7, [r1, #16]
 8001052:	fa07 f70b 	lsl.w	r7, r7, fp
 8001056:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 800105a:	f8ca 7020 	str.w	r7, [sl, #32]
 800105e:	e001      	b.n	8001064 <HAL_GPIO_Init+0xa4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001060:	2c03      	cmp	r4, #3
 8001062:	d1da      	bne.n	800101a <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 8001064:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001066:	fa04 f408 	lsl.w	r4, r4, r8
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800106a:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800106c:	433c      	orrs	r4, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800106e:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 8001072:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001074:	d063      	beq.n	800113e <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001076:	f04f 0a00 	mov.w	sl, #0
 800107a:	f8cd a004 	str.w	sl, [sp, #4]
 800107e:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001082:	4c3a      	ldr	r4, [pc, #232]	; (800116c <HAL_GPIO_Init+0x1ac>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001084:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8001088:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 800108c:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 8001090:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8001094:	9601      	str	r6, [sp, #4]
 8001096:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001098:	f023 0603 	bic.w	r6, r3, #3
 800109c:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80010a0:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010a4:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80010a8:	f8d6 8008 	ldr.w	r8, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010ac:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80010b0:	270f      	movs	r7, #15
 80010b2:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010b6:	42a0      	cmp	r0, r4
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010b8:	ea28 0707 	bic.w	r7, r8, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010bc:	d046      	beq.n	800114c <HAL_GPIO_Init+0x18c>
 80010be:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010c2:	42a0      	cmp	r0, r4
 80010c4:	d044      	beq.n	8001150 <HAL_GPIO_Init+0x190>
 80010c6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010ca:	42a0      	cmp	r0, r4
 80010cc:	d042      	beq.n	8001154 <HAL_GPIO_Init+0x194>
 80010ce:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010d2:	42a0      	cmp	r0, r4
 80010d4:	d040      	beq.n	8001158 <HAL_GPIO_Init+0x198>
 80010d6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010da:	42a0      	cmp	r0, r4
 80010dc:	d03e      	beq.n	800115c <HAL_GPIO_Init+0x19c>
 80010de:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010e2:	42a0      	cmp	r0, r4
 80010e4:	d03c      	beq.n	8001160 <HAL_GPIO_Init+0x1a0>
 80010e6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010ea:	42a0      	cmp	r0, r4
 80010ec:	d03a      	beq.n	8001164 <HAL_GPIO_Init+0x1a4>
 80010ee:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010f2:	42a0      	cmp	r0, r4
 80010f4:	bf0c      	ite	eq
 80010f6:	2407      	moveq	r4, #7
 80010f8:	2408      	movne	r4, #8
 80010fa:	fa04 f40e 	lsl.w	r4, r4, lr
 80010fe:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001100:	60b4      	str	r4, [r6, #8]
        temp = EXTI->RTSR;
 8001102:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001104:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001108:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 800110a:	bf54      	ite	pl
 800110c:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 800110e:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR = temp;
 8001112:	6094      	str	r4, [r2, #8]

        temp = EXTI->FTSR;
 8001114:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001116:	02af      	lsls	r7, r5, #10
        temp &= ~((uint32_t)iocurrent);
 8001118:	bf54      	ite	pl
 800111a:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 800111c:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->FTSR = temp;
 8001120:	60d4      	str	r4, [r2, #12]

        temp = EXTI->EMR;
 8001122:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001124:	03af      	lsls	r7, r5, #14
        temp &= ~((uint32_t)iocurrent);
 8001126:	bf54      	ite	pl
 8001128:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 800112a:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR = temp;
 800112e:	6054      	str	r4, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001130:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001132:	03ed      	lsls	r5, r5, #15
        temp &= ~((uint32_t)iocurrent);
 8001134:	bf54      	ite	pl
 8001136:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8001138:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR = temp;
 800113c:	6014      	str	r4, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800113e:	3301      	adds	r3, #1
 8001140:	2b10      	cmp	r3, #16
 8001142:	f47f af43 	bne.w	8000fcc <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 8001146:	b003      	add	sp, #12
 8001148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800114c:	4654      	mov	r4, sl
 800114e:	e7d4      	b.n	80010fa <HAL_GPIO_Init+0x13a>
 8001150:	2401      	movs	r4, #1
 8001152:	e7d2      	b.n	80010fa <HAL_GPIO_Init+0x13a>
 8001154:	2402      	movs	r4, #2
 8001156:	e7d0      	b.n	80010fa <HAL_GPIO_Init+0x13a>
 8001158:	2403      	movs	r4, #3
 800115a:	e7ce      	b.n	80010fa <HAL_GPIO_Init+0x13a>
 800115c:	2404      	movs	r4, #4
 800115e:	e7cc      	b.n	80010fa <HAL_GPIO_Init+0x13a>
 8001160:	2405      	movs	r4, #5
 8001162:	e7ca      	b.n	80010fa <HAL_GPIO_Init+0x13a>
 8001164:	2406      	movs	r4, #6
 8001166:	e7c8      	b.n	80010fa <HAL_GPIO_Init+0x13a>
 8001168:	40013c00 	.word	0x40013c00
 800116c:	40020000 	.word	0x40020000
 8001170:	40023800 	.word	0x40023800

08001174 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001174:	b10a      	cbz	r2, 800117a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001176:	6181      	str	r1, [r0, #24]
  }
}
 8001178:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800117a:	0409      	lsls	r1, r1, #16
 800117c:	e7fb      	b.n	8001176 <HAL_GPIO_WritePin+0x2>
	...

08001180 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001180:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001182:	4604      	mov	r4, r0
 8001184:	b908      	cbnz	r0, 800118a <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 8001186:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 8001188:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800118a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800118e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001192:	b91b      	cbnz	r3, 800119c <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8001194:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001198:	f7ff fc2e 	bl	80009f8 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800119c:	2324      	movs	r3, #36	; 0x24
 800119e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80011a2:	6823      	ldr	r3, [r4, #0]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	f022 0201 	bic.w	r2, r2, #1
 80011aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80011b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80011ba:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80011bc:	f000 fafc 	bl	80017b8 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80011c0:	4b3f      	ldr	r3, [pc, #252]	; (80012c0 <HAL_I2C_Init+0x140>)
 80011c2:	6865      	ldr	r5, [r4, #4]
 80011c4:	429d      	cmp	r5, r3
 80011c6:	bf94      	ite	ls
 80011c8:	4b3e      	ldrls	r3, [pc, #248]	; (80012c4 <HAL_I2C_Init+0x144>)
 80011ca:	4b3f      	ldrhi	r3, [pc, #252]	; (80012c8 <HAL_I2C_Init+0x148>)
 80011cc:	4298      	cmp	r0, r3
 80011ce:	bf8c      	ite	hi
 80011d0:	2300      	movhi	r3, #0
 80011d2:	2301      	movls	r3, #1
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1d6      	bne.n	8001186 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80011d8:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80011da:	4e39      	ldr	r6, [pc, #228]	; (80012c0 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80011dc:	6851      	ldr	r1, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80011de:	4b3b      	ldr	r3, [pc, #236]	; (80012cc <HAL_I2C_Init+0x14c>)
 80011e0:	fbb0 f3f3 	udiv	r3, r0, r3
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80011e4:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80011e8:	4319      	orrs	r1, r3
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80011ea:	42b5      	cmp	r5, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80011ec:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80011ee:	bf88      	it	hi
 80011f0:	f44f 7696 	movhi.w	r6, #300	; 0x12c
 80011f4:	6a11      	ldr	r1, [r2, #32]
 80011f6:	bf88      	it	hi
 80011f8:	4373      	mulhi	r3, r6
 80011fa:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80011fe:	bf84      	itt	hi
 8001200:	f44f 767a 	movhi.w	r6, #1000	; 0x3e8
 8001204:	fbb3 f3f6 	udivhi	r3, r3, r6
 8001208:	3301      	adds	r3, #1
 800120a:	430b      	orrs	r3, r1
 800120c:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800120e:	69d1      	ldr	r1, [r2, #28]
 8001210:	1e43      	subs	r3, r0, #1
 8001212:	482b      	ldr	r0, [pc, #172]	; (80012c0 <HAL_I2C_Init+0x140>)
 8001214:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8001218:	4285      	cmp	r5, r0
 800121a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800121e:	d832      	bhi.n	8001286 <HAL_I2C_Init+0x106>
 8001220:	006d      	lsls	r5, r5, #1
 8001222:	f640 70fc 	movw	r0, #4092	; 0xffc
 8001226:	fbb3 f3f5 	udiv	r3, r3, r5
 800122a:	3301      	adds	r3, #1
 800122c:	4203      	tst	r3, r0
 800122e:	d042      	beq.n	80012b6 <HAL_I2C_Init+0x136>
 8001230:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001234:	4319      	orrs	r1, r3
 8001236:	61d1      	str	r1, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001238:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 800123c:	6811      	ldr	r1, [r2, #0]
 800123e:	4303      	orrs	r3, r0
 8001240:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8001244:	430b      	orrs	r3, r1
 8001246:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001248:	6891      	ldr	r1, [r2, #8]
 800124a:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 800124e:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8001252:	4303      	orrs	r3, r0
 8001254:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001258:	430b      	orrs	r3, r1
 800125a:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800125c:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8001260:	68d1      	ldr	r1, [r2, #12]
 8001262:	4303      	orrs	r3, r0
 8001264:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001268:	430b      	orrs	r3, r1
 800126a:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 800126c:	6813      	ldr	r3, [r2, #0]
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001274:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001276:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001278:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800127a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800127e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001280:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8001284:	e780      	b.n	8001188 <HAL_I2C_Init+0x8>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001286:	68a0      	ldr	r0, [r4, #8]
 8001288:	b950      	cbnz	r0, 80012a0 <HAL_I2C_Init+0x120>
 800128a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800128e:	fbb3 f3f5 	udiv	r3, r3, r5
 8001292:	3301      	adds	r3, #1
 8001294:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001298:	b17b      	cbz	r3, 80012ba <HAL_I2C_Init+0x13a>
 800129a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800129e:	e7c9      	b.n	8001234 <HAL_I2C_Init+0xb4>
 80012a0:	2019      	movs	r0, #25
 80012a2:	4368      	muls	r0, r5
 80012a4:	fbb3 f3f0 	udiv	r3, r3, r0
 80012a8:	3301      	adds	r3, #1
 80012aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012ae:	b123      	cbz	r3, 80012ba <HAL_I2C_Init+0x13a>
 80012b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012b4:	e7be      	b.n	8001234 <HAL_I2C_Init+0xb4>
 80012b6:	2304      	movs	r3, #4
 80012b8:	e7bc      	b.n	8001234 <HAL_I2C_Init+0xb4>
 80012ba:	2301      	movs	r3, #1
 80012bc:	e7ba      	b.n	8001234 <HAL_I2C_Init+0xb4>
 80012be:	bf00      	nop
 80012c0:	000186a0 	.word	0x000186a0
 80012c4:	001e847f 	.word	0x001e847f
 80012c8:	003d08ff 	.word	0x003d08ff
 80012cc:	000f4240 	.word	0x000f4240

080012d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012d0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012d4:	4604      	mov	r4, r0
 80012d6:	b340      	cbz	r0, 800132a <HAL_RCC_OscConfig+0x5a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012d8:	6803      	ldr	r3, [r0, #0]
 80012da:	07dd      	lsls	r5, r3, #31
 80012dc:	d410      	bmi.n	8001300 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012de:	6823      	ldr	r3, [r4, #0]
 80012e0:	0798      	lsls	r0, r3, #30
 80012e2:	d45b      	bmi.n	800139c <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012e4:	6823      	ldr	r3, [r4, #0]
 80012e6:	071a      	lsls	r2, r3, #28
 80012e8:	f100 809d 	bmi.w	8001426 <HAL_RCC_OscConfig+0x156>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012ec:	6823      	ldr	r3, [r4, #0]
 80012ee:	075b      	lsls	r3, r3, #29
 80012f0:	f100 80bd 	bmi.w	800146e <HAL_RCC_OscConfig+0x19e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012f4:	69a0      	ldr	r0, [r4, #24]
 80012f6:	2800      	cmp	r0, #0
 80012f8:	f040 8124 	bne.w	8001544 <HAL_RCC_OscConfig+0x274>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80012fc:	2000      	movs	r0, #0
 80012fe:	e02c      	b.n	800135a <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001300:	4b8d      	ldr	r3, [pc, #564]	; (8001538 <HAL_RCC_OscConfig+0x268>)
 8001302:	689a      	ldr	r2, [r3, #8]
 8001304:	f002 020c 	and.w	r2, r2, #12
 8001308:	2a04      	cmp	r2, #4
 800130a:	d007      	beq.n	800131c <HAL_RCC_OscConfig+0x4c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800130c:	689a      	ldr	r2, [r3, #8]
 800130e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001312:	2a08      	cmp	r2, #8
 8001314:	d10b      	bne.n	800132e <HAL_RCC_OscConfig+0x5e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	0259      	lsls	r1, r3, #9
 800131a:	d508      	bpl.n	800132e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800131c:	4b86      	ldr	r3, [pc, #536]	; (8001538 <HAL_RCC_OscConfig+0x268>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	039a      	lsls	r2, r3, #14
 8001322:	d5dc      	bpl.n	80012de <HAL_RCC_OscConfig+0xe>
 8001324:	6863      	ldr	r3, [r4, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1d9      	bne.n	80012de <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 800132a:	2001      	movs	r0, #1
 800132c:	e015      	b.n	800135a <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800132e:	6863      	ldr	r3, [r4, #4]
 8001330:	4d81      	ldr	r5, [pc, #516]	; (8001538 <HAL_RCC_OscConfig+0x268>)
 8001332:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001336:	d113      	bne.n	8001360 <HAL_RCC_OscConfig+0x90>
 8001338:	682b      	ldr	r3, [r5, #0]
 800133a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800133e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001340:	f7ff fc9c 	bl	8000c7c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001344:	4e7c      	ldr	r6, [pc, #496]	; (8001538 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 8001346:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001348:	6833      	ldr	r3, [r6, #0]
 800134a:	039b      	lsls	r3, r3, #14
 800134c:	d4c7      	bmi.n	80012de <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800134e:	f7ff fc95 	bl	8000c7c <HAL_GetTick>
 8001352:	1b40      	subs	r0, r0, r5
 8001354:	2864      	cmp	r0, #100	; 0x64
 8001356:	d9f7      	bls.n	8001348 <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 8001358:	2003      	movs	r0, #3
}
 800135a:	b002      	add	sp, #8
 800135c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001360:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001364:	d104      	bne.n	8001370 <HAL_RCC_OscConfig+0xa0>
 8001366:	682b      	ldr	r3, [r5, #0]
 8001368:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800136c:	602b      	str	r3, [r5, #0]
 800136e:	e7e3      	b.n	8001338 <HAL_RCC_OscConfig+0x68>
 8001370:	682a      	ldr	r2, [r5, #0]
 8001372:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001376:	602a      	str	r2, [r5, #0]
 8001378:	682a      	ldr	r2, [r5, #0]
 800137a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800137e:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001380:	2b00      	cmp	r3, #0
 8001382:	d1dd      	bne.n	8001340 <HAL_RCC_OscConfig+0x70>
        tickstart = HAL_GetTick();
 8001384:	f7ff fc7a 	bl	8000c7c <HAL_GetTick>
 8001388:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800138a:	682b      	ldr	r3, [r5, #0]
 800138c:	039f      	lsls	r7, r3, #14
 800138e:	d5a6      	bpl.n	80012de <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001390:	f7ff fc74 	bl	8000c7c <HAL_GetTick>
 8001394:	1b80      	subs	r0, r0, r6
 8001396:	2864      	cmp	r0, #100	; 0x64
 8001398:	d9f7      	bls.n	800138a <HAL_RCC_OscConfig+0xba>
 800139a:	e7dd      	b.n	8001358 <HAL_RCC_OscConfig+0x88>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800139c:	4b66      	ldr	r3, [pc, #408]	; (8001538 <HAL_RCC_OscConfig+0x268>)
 800139e:	689a      	ldr	r2, [r3, #8]
 80013a0:	f012 0f0c 	tst.w	r2, #12
 80013a4:	d007      	beq.n	80013b6 <HAL_RCC_OscConfig+0xe6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013a6:	689a      	ldr	r2, [r3, #8]
 80013a8:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013ac:	2a08      	cmp	r2, #8
 80013ae:	d111      	bne.n	80013d4 <HAL_RCC_OscConfig+0x104>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	025e      	lsls	r6, r3, #9
 80013b4:	d40e      	bmi.n	80013d4 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013b6:	4a60      	ldr	r2, [pc, #384]	; (8001538 <HAL_RCC_OscConfig+0x268>)
 80013b8:	6813      	ldr	r3, [r2, #0]
 80013ba:	079d      	lsls	r5, r3, #30
 80013bc:	d502      	bpl.n	80013c4 <HAL_RCC_OscConfig+0xf4>
 80013be:	68e3      	ldr	r3, [r4, #12]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d1b2      	bne.n	800132a <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013c4:	6813      	ldr	r3, [r2, #0]
 80013c6:	6921      	ldr	r1, [r4, #16]
 80013c8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80013cc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80013d0:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013d2:	e787      	b.n	80012e4 <HAL_RCC_OscConfig+0x14>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013d4:	68e2      	ldr	r2, [r4, #12]
 80013d6:	4b59      	ldr	r3, [pc, #356]	; (800153c <HAL_RCC_OscConfig+0x26c>)
 80013d8:	b1b2      	cbz	r2, 8001408 <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_HSI_ENABLE();
 80013da:	2201      	movs	r2, #1
 80013dc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80013de:	f7ff fc4d 	bl	8000c7c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e2:	4d55      	ldr	r5, [pc, #340]	; (8001538 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 80013e4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e6:	682b      	ldr	r3, [r5, #0]
 80013e8:	0798      	lsls	r0, r3, #30
 80013ea:	d507      	bpl.n	80013fc <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ec:	682b      	ldr	r3, [r5, #0]
 80013ee:	6922      	ldr	r2, [r4, #16]
 80013f0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80013f4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80013f8:	602b      	str	r3, [r5, #0]
 80013fa:	e773      	b.n	80012e4 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013fc:	f7ff fc3e 	bl	8000c7c <HAL_GetTick>
 8001400:	1b80      	subs	r0, r0, r6
 8001402:	2802      	cmp	r0, #2
 8001404:	d9ef      	bls.n	80013e6 <HAL_RCC_OscConfig+0x116>
 8001406:	e7a7      	b.n	8001358 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 8001408:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800140a:	f7ff fc37 	bl	8000c7c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800140e:	4e4a      	ldr	r6, [pc, #296]	; (8001538 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 8001410:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001412:	6833      	ldr	r3, [r6, #0]
 8001414:	0799      	lsls	r1, r3, #30
 8001416:	f57f af65 	bpl.w	80012e4 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800141a:	f7ff fc2f 	bl	8000c7c <HAL_GetTick>
 800141e:	1b40      	subs	r0, r0, r5
 8001420:	2802      	cmp	r0, #2
 8001422:	d9f6      	bls.n	8001412 <HAL_RCC_OscConfig+0x142>
 8001424:	e798      	b.n	8001358 <HAL_RCC_OscConfig+0x88>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001426:	6962      	ldr	r2, [r4, #20]
 8001428:	4b44      	ldr	r3, [pc, #272]	; (800153c <HAL_RCC_OscConfig+0x26c>)
 800142a:	b182      	cbz	r2, 800144e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 800142c:	2201      	movs	r2, #1
 800142e:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8001432:	f7ff fc23 	bl	8000c7c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001436:	4e40      	ldr	r6, [pc, #256]	; (8001538 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 8001438:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800143a:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800143c:	079f      	lsls	r7, r3, #30
 800143e:	f53f af55 	bmi.w	80012ec <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001442:	f7ff fc1b 	bl	8000c7c <HAL_GetTick>
 8001446:	1b40      	subs	r0, r0, r5
 8001448:	2802      	cmp	r0, #2
 800144a:	d9f6      	bls.n	800143a <HAL_RCC_OscConfig+0x16a>
 800144c:	e784      	b.n	8001358 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSI_DISABLE();
 800144e:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8001452:	f7ff fc13 	bl	8000c7c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001456:	4e38      	ldr	r6, [pc, #224]	; (8001538 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 8001458:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800145a:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800145c:	0798      	lsls	r0, r3, #30
 800145e:	f57f af45 	bpl.w	80012ec <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001462:	f7ff fc0b 	bl	8000c7c <HAL_GetTick>
 8001466:	1b40      	subs	r0, r0, r5
 8001468:	2802      	cmp	r0, #2
 800146a:	d9f6      	bls.n	800145a <HAL_RCC_OscConfig+0x18a>
 800146c:	e774      	b.n	8001358 <HAL_RCC_OscConfig+0x88>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800146e:	4b32      	ldr	r3, [pc, #200]	; (8001538 <HAL_RCC_OscConfig+0x268>)
 8001470:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001472:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001476:	d128      	bne.n	80014ca <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001478:	9201      	str	r2, [sp, #4]
 800147a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800147c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001480:	641a      	str	r2, [r3, #64]	; 0x40
 8001482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001484:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800148c:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800148e:	4d2c      	ldr	r5, [pc, #176]	; (8001540 <HAL_RCC_OscConfig+0x270>)
 8001490:	682b      	ldr	r3, [r5, #0]
 8001492:	05d9      	lsls	r1, r3, #23
 8001494:	d51b      	bpl.n	80014ce <HAL_RCC_OscConfig+0x1fe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001496:	68a3      	ldr	r3, [r4, #8]
 8001498:	4d27      	ldr	r5, [pc, #156]	; (8001538 <HAL_RCC_OscConfig+0x268>)
 800149a:	2b01      	cmp	r3, #1
 800149c:	d127      	bne.n	80014ee <HAL_RCC_OscConfig+0x21e>
 800149e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80014a6:	f7ff fbe9 	bl	8000c7c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014aa:	4e23      	ldr	r6, [pc, #140]	; (8001538 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 80014ac:	4605      	mov	r5, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ae:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014b2:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80014b4:	079b      	lsls	r3, r3, #30
 80014b6:	d539      	bpl.n	800152c <HAL_RCC_OscConfig+0x25c>
    if(pwrclkchanged == SET)
 80014b8:	2f00      	cmp	r7, #0
 80014ba:	f43f af1b 	beq.w	80012f4 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80014be:	4a1e      	ldr	r2, [pc, #120]	; (8001538 <HAL_RCC_OscConfig+0x268>)
 80014c0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80014c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014c6:	6413      	str	r3, [r2, #64]	; 0x40
 80014c8:	e714      	b.n	80012f4 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 80014ca:	2700      	movs	r7, #0
 80014cc:	e7df      	b.n	800148e <HAL_RCC_OscConfig+0x1be>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014ce:	682b      	ldr	r3, [r5, #0]
 80014d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014d4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80014d6:	f7ff fbd1 	bl	8000c7c <HAL_GetTick>
 80014da:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014dc:	682b      	ldr	r3, [r5, #0]
 80014de:	05da      	lsls	r2, r3, #23
 80014e0:	d4d9      	bmi.n	8001496 <HAL_RCC_OscConfig+0x1c6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014e2:	f7ff fbcb 	bl	8000c7c <HAL_GetTick>
 80014e6:	1b80      	subs	r0, r0, r6
 80014e8:	2802      	cmp	r0, #2
 80014ea:	d9f7      	bls.n	80014dc <HAL_RCC_OscConfig+0x20c>
 80014ec:	e734      	b.n	8001358 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014ee:	2b05      	cmp	r3, #5
 80014f0:	d104      	bne.n	80014fc <HAL_RCC_OscConfig+0x22c>
 80014f2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80014f4:	f043 0304 	orr.w	r3, r3, #4
 80014f8:	672b      	str	r3, [r5, #112]	; 0x70
 80014fa:	e7d0      	b.n	800149e <HAL_RCC_OscConfig+0x1ce>
 80014fc:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80014fe:	f022 0201 	bic.w	r2, r2, #1
 8001502:	672a      	str	r2, [r5, #112]	; 0x70
 8001504:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001506:	f022 0204 	bic.w	r2, r2, #4
 800150a:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1ca      	bne.n	80014a6 <HAL_RCC_OscConfig+0x1d6>
      tickstart = HAL_GetTick();
 8001510:	f7ff fbb4 	bl	8000c7c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001514:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001518:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800151a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800151c:	0798      	lsls	r0, r3, #30
 800151e:	d5cb      	bpl.n	80014b8 <HAL_RCC_OscConfig+0x1e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001520:	f7ff fbac 	bl	8000c7c <HAL_GetTick>
 8001524:	1b80      	subs	r0, r0, r6
 8001526:	4540      	cmp	r0, r8
 8001528:	d9f7      	bls.n	800151a <HAL_RCC_OscConfig+0x24a>
 800152a:	e715      	b.n	8001358 <HAL_RCC_OscConfig+0x88>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800152c:	f7ff fba6 	bl	8000c7c <HAL_GetTick>
 8001530:	1b40      	subs	r0, r0, r5
 8001532:	4540      	cmp	r0, r8
 8001534:	d9bd      	bls.n	80014b2 <HAL_RCC_OscConfig+0x1e2>
 8001536:	e70f      	b.n	8001358 <HAL_RCC_OscConfig+0x88>
 8001538:	40023800 	.word	0x40023800
 800153c:	42470000 	.word	0x42470000
 8001540:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001544:	4d36      	ldr	r5, [pc, #216]	; (8001620 <HAL_RCC_OscConfig+0x350>)
 8001546:	68ab      	ldr	r3, [r5, #8]
 8001548:	f003 030c 	and.w	r3, r3, #12
 800154c:	2b08      	cmp	r3, #8
 800154e:	d03d      	beq.n	80015cc <HAL_RCC_OscConfig+0x2fc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001550:	4b34      	ldr	r3, [pc, #208]	; (8001624 <HAL_RCC_OscConfig+0x354>)
 8001552:	2200      	movs	r2, #0
 8001554:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001556:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001558:	d12b      	bne.n	80015b2 <HAL_RCC_OscConfig+0x2e2>
        tickstart = HAL_GetTick();
 800155a:	f7ff fb8f 	bl	8000c7c <HAL_GetTick>
 800155e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001560:	682b      	ldr	r3, [r5, #0]
 8001562:	0199      	lsls	r1, r3, #6
 8001564:	d41f      	bmi.n	80015a6 <HAL_RCC_OscConfig+0x2d6>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001566:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 800156a:	4313      	orrs	r3, r2
 800156c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800156e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001572:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001574:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001578:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800157a:	0852      	lsrs	r2, r2, #1
 800157c:	3a01      	subs	r2, #1
 800157e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001582:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001584:	4b27      	ldr	r3, [pc, #156]	; (8001624 <HAL_RCC_OscConfig+0x354>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001586:	4d26      	ldr	r5, [pc, #152]	; (8001620 <HAL_RCC_OscConfig+0x350>)
        __HAL_RCC_PLL_ENABLE();
 8001588:	2201      	movs	r2, #1
 800158a:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800158c:	f7ff fb76 	bl	8000c7c <HAL_GetTick>
 8001590:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001592:	682b      	ldr	r3, [r5, #0]
 8001594:	019a      	lsls	r2, r3, #6
 8001596:	f53f aeb1 	bmi.w	80012fc <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800159a:	f7ff fb6f 	bl	8000c7c <HAL_GetTick>
 800159e:	1b00      	subs	r0, r0, r4
 80015a0:	2802      	cmp	r0, #2
 80015a2:	d9f6      	bls.n	8001592 <HAL_RCC_OscConfig+0x2c2>
 80015a4:	e6d8      	b.n	8001358 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015a6:	f7ff fb69 	bl	8000c7c <HAL_GetTick>
 80015aa:	1b80      	subs	r0, r0, r6
 80015ac:	2802      	cmp	r0, #2
 80015ae:	d9d7      	bls.n	8001560 <HAL_RCC_OscConfig+0x290>
 80015b0:	e6d2      	b.n	8001358 <HAL_RCC_OscConfig+0x88>
        tickstart = HAL_GetTick();
 80015b2:	f7ff fb63 	bl	8000c7c <HAL_GetTick>
 80015b6:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015b8:	682b      	ldr	r3, [r5, #0]
 80015ba:	019b      	lsls	r3, r3, #6
 80015bc:	f57f ae9e 	bpl.w	80012fc <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015c0:	f7ff fb5c 	bl	8000c7c <HAL_GetTick>
 80015c4:	1b00      	subs	r0, r0, r4
 80015c6:	2802      	cmp	r0, #2
 80015c8:	d9f6      	bls.n	80015b8 <HAL_RCC_OscConfig+0x2e8>
 80015ca:	e6c5      	b.n	8001358 <HAL_RCC_OscConfig+0x88>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015cc:	2801      	cmp	r0, #1
 80015ce:	f43f aec4 	beq.w	800135a <HAL_RCC_OscConfig+0x8a>
        pll_config = RCC->PLLCFGR;
 80015d2:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015d4:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015d6:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015da:	4291      	cmp	r1, r2
 80015dc:	f47f aea5 	bne.w	800132a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015e0:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015e6:	428a      	cmp	r2, r1
 80015e8:	f47f ae9f 	bne.w	800132a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80015ec:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015ee:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80015f2:	401a      	ands	r2, r3
 80015f4:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80015f8:	f47f ae97 	bne.w	800132a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80015fc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80015fe:	0852      	lsrs	r2, r2, #1
 8001600:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8001604:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001606:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800160a:	f47f ae8e 	bne.w	800132a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800160e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001610:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001614:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8001618:	f43f ae70 	beq.w	80012fc <HAL_RCC_OscConfig+0x2c>
 800161c:	e685      	b.n	800132a <HAL_RCC_OscConfig+0x5a>
 800161e:	bf00      	nop
 8001620:	40023800 	.word	0x40023800
 8001624:	42470000 	.word	0x42470000

08001628 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001628:	4913      	ldr	r1, [pc, #76]	; (8001678 <HAL_RCC_GetSysClockFreq+0x50>)
{
 800162a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800162c:	688b      	ldr	r3, [r1, #8]
 800162e:	f003 030c 	and.w	r3, r3, #12
 8001632:	2b04      	cmp	r3, #4
 8001634:	d01c      	beq.n	8001670 <HAL_RCC_GetSysClockFreq+0x48>
 8001636:	2b08      	cmp	r3, #8
 8001638:	d11c      	bne.n	8001674 <HAL_RCC_GetSysClockFreq+0x4c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800163a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800163c:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800163e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001640:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001644:	bf14      	ite	ne
 8001646:	480d      	ldrne	r0, [pc, #52]	; (800167c <HAL_RCC_GetSysClockFreq+0x54>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001648:	480d      	ldreq	r0, [pc, #52]	; (8001680 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800164a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800164e:	bf18      	it	ne
 8001650:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001652:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001656:	fba1 0100 	umull	r0, r1, r1, r0
 800165a:	f7fe fe11 	bl	8000280 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800165e:	4b06      	ldr	r3, [pc, #24]	; (8001678 <HAL_RCC_GetSysClockFreq+0x50>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001666:	3301      	adds	r3, #1
 8001668:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800166a:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800166e:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001670:	4802      	ldr	r0, [pc, #8]	; (800167c <HAL_RCC_GetSysClockFreq+0x54>)
 8001672:	e7fc      	b.n	800166e <HAL_RCC_GetSysClockFreq+0x46>
      sysclockfreq = HSI_VALUE;
 8001674:	4802      	ldr	r0, [pc, #8]	; (8001680 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 8001676:	e7fa      	b.n	800166e <HAL_RCC_GetSysClockFreq+0x46>
 8001678:	40023800 	.word	0x40023800
 800167c:	017d7840 	.word	0x017d7840
 8001680:	00f42400 	.word	0x00f42400

08001684 <HAL_RCC_ClockConfig>:
{
 8001684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001688:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800168a:	4604      	mov	r4, r0
 800168c:	b910      	cbnz	r0, 8001694 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800168e:	2001      	movs	r0, #1
}
 8001690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001694:	4b43      	ldr	r3, [pc, #268]	; (80017a4 <HAL_RCC_ClockConfig+0x120>)
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	f002 0207 	and.w	r2, r2, #7
 800169c:	428a      	cmp	r2, r1
 800169e:	d328      	bcc.n	80016f2 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016a0:	6821      	ldr	r1, [r4, #0]
 80016a2:	078f      	lsls	r7, r1, #30
 80016a4:	d42d      	bmi.n	8001702 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016a6:	07c8      	lsls	r0, r1, #31
 80016a8:	d440      	bmi.n	800172c <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80016aa:	4b3e      	ldr	r3, [pc, #248]	; (80017a4 <HAL_RCC_ClockConfig+0x120>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	f002 0207 	and.w	r2, r2, #7
 80016b2:	42aa      	cmp	r2, r5
 80016b4:	d865      	bhi.n	8001782 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016b6:	6822      	ldr	r2, [r4, #0]
 80016b8:	0751      	lsls	r1, r2, #29
 80016ba:	d46b      	bmi.n	8001794 <HAL_RCC_ClockConfig+0x110>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016bc:	0713      	lsls	r3, r2, #28
 80016be:	d507      	bpl.n	80016d0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016c0:	4a39      	ldr	r2, [pc, #228]	; (80017a8 <HAL_RCC_ClockConfig+0x124>)
 80016c2:	6921      	ldr	r1, [r4, #16]
 80016c4:	6893      	ldr	r3, [r2, #8]
 80016c6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80016ca:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80016ce:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016d0:	f7ff ffaa 	bl	8001628 <HAL_RCC_GetSysClockFreq>
 80016d4:	4b34      	ldr	r3, [pc, #208]	; (80017a8 <HAL_RCC_ClockConfig+0x124>)
 80016d6:	4a35      	ldr	r2, [pc, #212]	; (80017ac <HAL_RCC_ClockConfig+0x128>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80016de:	5cd3      	ldrb	r3, [r2, r3]
 80016e0:	40d8      	lsrs	r0, r3
 80016e2:	4b33      	ldr	r3, [pc, #204]	; (80017b0 <HAL_RCC_ClockConfig+0x12c>)
 80016e4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80016e6:	4b33      	ldr	r3, [pc, #204]	; (80017b4 <HAL_RCC_ClockConfig+0x130>)
 80016e8:	6818      	ldr	r0, [r3, #0]
 80016ea:	f7ff fa7d 	bl	8000be8 <HAL_InitTick>
  return HAL_OK;
 80016ee:	2000      	movs	r0, #0
 80016f0:	e7ce      	b.n	8001690 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016f2:	b2ca      	uxtb	r2, r1
 80016f4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 0307 	and.w	r3, r3, #7
 80016fc:	428b      	cmp	r3, r1
 80016fe:	d1c6      	bne.n	800168e <HAL_RCC_ClockConfig+0xa>
 8001700:	e7ce      	b.n	80016a0 <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001702:	4b29      	ldr	r3, [pc, #164]	; (80017a8 <HAL_RCC_ClockConfig+0x124>)
 8001704:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001708:	bf1e      	ittt	ne
 800170a:	689a      	ldrne	r2, [r3, #8]
 800170c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001710:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001712:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001714:	bf42      	ittt	mi
 8001716:	689a      	ldrmi	r2, [r3, #8]
 8001718:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 800171c:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800171e:	689a      	ldr	r2, [r3, #8]
 8001720:	68a0      	ldr	r0, [r4, #8]
 8001722:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001726:	4302      	orrs	r2, r0
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	e7bc      	b.n	80016a6 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800172c:	6862      	ldr	r2, [r4, #4]
 800172e:	4b1e      	ldr	r3, [pc, #120]	; (80017a8 <HAL_RCC_ClockConfig+0x124>)
 8001730:	2a01      	cmp	r2, #1
 8001732:	d11c      	bne.n	800176e <HAL_RCC_ClockConfig+0xea>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800173a:	d0a8      	beq.n	800168e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800173c:	4e1a      	ldr	r6, [pc, #104]	; (80017a8 <HAL_RCC_ClockConfig+0x124>)
 800173e:	68b3      	ldr	r3, [r6, #8]
 8001740:	f023 0303 	bic.w	r3, r3, #3
 8001744:	4313      	orrs	r3, r2
 8001746:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001748:	f7ff fa98 	bl	8000c7c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800174c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001750:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001752:	68b3      	ldr	r3, [r6, #8]
 8001754:	6862      	ldr	r2, [r4, #4]
 8001756:	f003 030c 	and.w	r3, r3, #12
 800175a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800175e:	d0a4      	beq.n	80016aa <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001760:	f7ff fa8c 	bl	8000c7c <HAL_GetTick>
 8001764:	1bc0      	subs	r0, r0, r7
 8001766:	4540      	cmp	r0, r8
 8001768:	d9f3      	bls.n	8001752 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 800176a:	2003      	movs	r0, #3
 800176c:	e790      	b.n	8001690 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800176e:	1e91      	subs	r1, r2, #2
 8001770:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001772:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001774:	d802      	bhi.n	800177c <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001776:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800177a:	e7de      	b.n	800173a <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800177c:	f013 0f02 	tst.w	r3, #2
 8001780:	e7db      	b.n	800173a <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001782:	b2ea      	uxtb	r2, r5
 8001784:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0307 	and.w	r3, r3, #7
 800178c:	42ab      	cmp	r3, r5
 800178e:	f47f af7e 	bne.w	800168e <HAL_RCC_ClockConfig+0xa>
 8001792:	e790      	b.n	80016b6 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001794:	4904      	ldr	r1, [pc, #16]	; (80017a8 <HAL_RCC_ClockConfig+0x124>)
 8001796:	68e0      	ldr	r0, [r4, #12]
 8001798:	688b      	ldr	r3, [r1, #8]
 800179a:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800179e:	4303      	orrs	r3, r0
 80017a0:	608b      	str	r3, [r1, #8]
 80017a2:	e78b      	b.n	80016bc <HAL_RCC_ClockConfig+0x38>
 80017a4:	40023c00 	.word	0x40023c00
 80017a8:	40023800 	.word	0x40023800
 80017ac:	08002aff 	.word	0x08002aff
 80017b0:	20000000 	.word	0x20000000
 80017b4:	20000008 	.word	0x20000008

080017b8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80017b8:	4b04      	ldr	r3, [pc, #16]	; (80017cc <HAL_RCC_GetPCLK1Freq+0x14>)
 80017ba:	4a05      	ldr	r2, [pc, #20]	; (80017d0 <HAL_RCC_GetPCLK1Freq+0x18>)
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80017c2:	5cd3      	ldrb	r3, [r2, r3]
 80017c4:	4a03      	ldr	r2, [pc, #12]	; (80017d4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80017c6:	6810      	ldr	r0, [r2, #0]
}
 80017c8:	40d8      	lsrs	r0, r3
 80017ca:	4770      	bx	lr
 80017cc:	40023800 	.word	0x40023800
 80017d0:	08002b0f 	.word	0x08002b0f
 80017d4:	20000000 	.word	0x20000000

080017d8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80017d8:	4b04      	ldr	r3, [pc, #16]	; (80017ec <HAL_RCC_GetPCLK2Freq+0x14>)
 80017da:	4a05      	ldr	r2, [pc, #20]	; (80017f0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80017e2:	5cd3      	ldrb	r3, [r2, r3]
 80017e4:	4a03      	ldr	r2, [pc, #12]	; (80017f4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80017e6:	6810      	ldr	r0, [r2, #0]
}
 80017e8:	40d8      	lsrs	r0, r3
 80017ea:	4770      	bx	lr
 80017ec:	40023800 	.word	0x40023800
 80017f0:	08002b0f 	.word	0x08002b0f
 80017f4:	20000000 	.word	0x20000000

080017f8 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80017f8:	6803      	ldr	r3, [r0, #0]
 80017fa:	f013 0f05 	tst.w	r3, #5
{
 80017fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001800:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001802:	d105      	bne.n	8001810 <HAL_RCCEx_PeriphCLKConfig+0x18>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001804:	6823      	ldr	r3, [r4, #0]
 8001806:	f013 0302 	ands.w	r3, r3, #2
 800180a:	d12a      	bne.n	8001862 <HAL_RCCEx_PeriphCLKConfig+0x6a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800180c:	2000      	movs	r0, #0
 800180e:	e026      	b.n	800185e <HAL_RCCEx_PeriphCLKConfig+0x66>
    __HAL_RCC_PLLI2S_DISABLE();
 8001810:	4b42      	ldr	r3, [pc, #264]	; (800191c <HAL_RCCEx_PeriphCLKConfig+0x124>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001812:	4e43      	ldr	r6, [pc, #268]	; (8001920 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PLLI2S_DISABLE();
 8001814:	2200      	movs	r2, #0
 8001816:	669a      	str	r2, [r3, #104]	; 0x68
    tickstart = HAL_GetTick();
 8001818:	f7ff fa30 	bl	8000c7c <HAL_GetTick>
 800181c:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800181e:	6833      	ldr	r3, [r6, #0]
 8001820:	011f      	lsls	r7, r3, #4
 8001822:	d416      	bmi.n	8001852 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8001824:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8001828:	071b      	lsls	r3, r3, #28
 800182a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800182e:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8001832:	4b3a      	ldr	r3, [pc, #232]	; (800191c <HAL_RCCEx_PeriphCLKConfig+0x124>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001834:	4e3a      	ldr	r6, [pc, #232]	; (8001920 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PLLI2S_ENABLE();
 8001836:	2201      	movs	r2, #1
 8001838:	669a      	str	r2, [r3, #104]	; 0x68
    tickstart = HAL_GetTick();
 800183a:	f7ff fa1f 	bl	8000c7c <HAL_GetTick>
 800183e:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001840:	6833      	ldr	r3, [r6, #0]
 8001842:	0118      	lsls	r0, r3, #4
 8001844:	d4de      	bmi.n	8001804 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001846:	f7ff fa19 	bl	8000c7c <HAL_GetTick>
 800184a:	1b40      	subs	r0, r0, r5
 800184c:	2802      	cmp	r0, #2
 800184e:	d9f7      	bls.n	8001840 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8001850:	e004      	b.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x64>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001852:	f7ff fa13 	bl	8000c7c <HAL_GetTick>
 8001856:	1b40      	subs	r0, r0, r5
 8001858:	2802      	cmp	r0, #2
 800185a:	d9e0      	bls.n	800181e <HAL_RCCEx_PeriphCLKConfig+0x26>
        return HAL_TIMEOUT;
 800185c:	2003      	movs	r0, #3
}
 800185e:	b003      	add	sp, #12
 8001860:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	9301      	str	r3, [sp, #4]
 8001866:	4b2e      	ldr	r3, [pc, #184]	; (8001920 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    PWR->CR |= PWR_CR_DBP;
 8001868:	4d2e      	ldr	r5, [pc, #184]	; (8001924 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800186a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800186c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001870:	641a      	str	r2, [r3, #64]	; 0x40
 8001872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001878:	9301      	str	r3, [sp, #4]
 800187a:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 800187c:	682b      	ldr	r3, [r5, #0]
 800187e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001882:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8001884:	f7ff f9fa 	bl	8000c7c <HAL_GetTick>
 8001888:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800188a:	682b      	ldr	r3, [r5, #0]
 800188c:	05d9      	lsls	r1, r3, #23
 800188e:	d51b      	bpl.n	80018c8 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001890:	4d23      	ldr	r5, [pc, #140]	; (8001920 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001892:	68e2      	ldr	r2, [r4, #12]
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001894:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001896:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800189a:	d11b      	bne.n	80018d4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800189c:	68e3      	ldr	r3, [r4, #12]
 800189e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80018a2:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80018a6:	4a1e      	ldr	r2, [pc, #120]	; (8001920 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 80018a8:	d134      	bne.n	8001914 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80018aa:	6891      	ldr	r1, [r2, #8]
 80018ac:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 80018b0:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80018b4:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 80018b8:	4301      	orrs	r1, r0
 80018ba:	6091      	str	r1, [r2, #8]
 80018bc:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80018be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018c2:	430b      	orrs	r3, r1
 80018c4:	6713      	str	r3, [r2, #112]	; 0x70
 80018c6:	e7a1      	b.n	800180c <HAL_RCCEx_PeriphCLKConfig+0x14>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80018c8:	f7ff f9d8 	bl	8000c7c <HAL_GetTick>
 80018cc:	1b80      	subs	r0, r0, r6
 80018ce:	2802      	cmp	r0, #2
 80018d0:	d9db      	bls.n	800188a <HAL_RCCEx_PeriphCLKConfig+0x92>
 80018d2:	e7c3      	b.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x64>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018d4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80018d8:	4293      	cmp	r3, r2
 80018da:	d0df      	beq.n	800189c <HAL_RCCEx_PeriphCLKConfig+0xa4>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018dc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80018de:	4a0f      	ldr	r2, [pc, #60]	; (800191c <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80018e0:	2101      	movs	r1, #1
 80018e2:	f8c2 1e40 	str.w	r1, [r2, #3648]	; 0xe40
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018ea:	2100      	movs	r1, #0
 80018ec:	f8c2 1e40 	str.w	r1, [r2, #3648]	; 0xe40
      RCC->BDCR = tmpreg1;
 80018f0:	672b      	str	r3, [r5, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80018f2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80018f4:	07da      	lsls	r2, r3, #31
 80018f6:	d5d1      	bpl.n	800189c <HAL_RCCEx_PeriphCLKConfig+0xa4>
        tickstart = HAL_GetTick();
 80018f8:	f7ff f9c0 	bl	8000c7c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018fc:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001900:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001902:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001904:	079b      	lsls	r3, r3, #30
 8001906:	d4c9      	bmi.n	800189c <HAL_RCCEx_PeriphCLKConfig+0xa4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001908:	f7ff f9b8 	bl	8000c7c <HAL_GetTick>
 800190c:	1b80      	subs	r0, r0, r6
 800190e:	42b8      	cmp	r0, r7
 8001910:	d9f7      	bls.n	8001902 <HAL_RCCEx_PeriphCLKConfig+0x10a>
 8001912:	e7a3      	b.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x64>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001914:	6891      	ldr	r1, [r2, #8]
 8001916:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 800191a:	e7ce      	b.n	80018ba <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800191c:	42470000 	.word	0x42470000
 8001920:	40023800 	.word	0x40023800
 8001924:	40007000 	.word	0x40007000

08001928 <HAL_RTC_AlarmAEventCallback>:
 8001928:	4770      	bx	lr
	...

0800192c <HAL_RTC_AlarmIRQHandler>:
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800192c:	6803      	ldr	r3, [r0, #0]
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	04d2      	lsls	r2, r2, #19
{
 8001932:	b510      	push	{r4, lr}
 8001934:	4604      	mov	r4, r0
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8001936:	d50a      	bpl.n	800194e <HAL_RTC_AlarmIRQHandler+0x22>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	05d9      	lsls	r1, r3, #23
 800193c:	d507      	bpl.n	800194e <HAL_RTC_AlarmIRQHandler+0x22>
    {
      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800193e:	f7ff fff3 	bl	8001928 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8001942:	6822      	ldr	r2, [r4, #0]
 8001944:	68d3      	ldr	r3, [r2, #12]
 8001946:	b2db      	uxtb	r3, r3
 8001948:	f463 73c0 	orn	r3, r3, #384	; 0x180
 800194c:	60d3      	str	r3, [r2, #12]
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800194e:	6823      	ldr	r3, [r4, #0]
 8001950:	689a      	ldr	r2, [r3, #8]
 8001952:	0492      	lsls	r2, r2, #18
 8001954:	d50b      	bpl.n	800196e <HAL_RTC_AlarmIRQHandler+0x42>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	059b      	lsls	r3, r3, #22
 800195a:	d508      	bpl.n	800196e <HAL_RTC_AlarmIRQHandler+0x42>
    {
      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800195c:	4620      	mov	r0, r4
 800195e:	f000 f9fd 	bl	8001d5c <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8001962:	6822      	ldr	r2, [r4, #0]
 8001964:	68d3      	ldr	r3, [r2, #12]
 8001966:	b2db      	uxtb	r3, r3
 8001968:	f463 7320 	orn	r3, r3, #640	; 0x280
 800196c:	60d3      	str	r3, [r2, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800196e:	4b03      	ldr	r3, [pc, #12]	; (800197c <HAL_RTC_AlarmIRQHandler+0x50>)
 8001970:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001974:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8001976:	2301      	movs	r3, #1
 8001978:	7763      	strb	r3, [r4, #29]
}
 800197a:	bd10      	pop	{r4, pc}
 800197c:	40013c00 	.word	0x40013c00

08001980 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001980:	6802      	ldr	r2, [r0, #0]
{
 8001982:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001984:	68d3      	ldr	r3, [r2, #12]
 8001986:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800198a:	60d3      	str	r3, [r2, #12]
{
 800198c:	4604      	mov	r4, r0

  /* Get tick */
  tickstart = HAL_GetTick();
 800198e:	f7ff f975 	bl	8000c7c <HAL_GetTick>
 8001992:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001994:	6823      	ldr	r3, [r4, #0]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	069b      	lsls	r3, r3, #26
 800199a:	d501      	bpl.n	80019a0 <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 800199c:	2000      	movs	r0, #0
}
 800199e:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80019a0:	f7ff f96c 	bl	8000c7c <HAL_GetTick>
 80019a4:	1b40      	subs	r0, r0, r5
 80019a6:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80019aa:	d9f3      	bls.n	8001994 <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 80019ac:	2003      	movs	r0, #3
 80019ae:	e7f6      	b.n	800199e <HAL_RTC_WaitForSynchro+0x1e>

080019b0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80019b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80019b2:	6803      	ldr	r3, [r0, #0]
 80019b4:	68dc      	ldr	r4, [r3, #12]
 80019b6:	f014 0440 	ands.w	r4, r4, #64	; 0x40
{
 80019ba:	4605      	mov	r5, r0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80019bc:	d117      	bne.n	80019ee <RTC_EnterInitMode+0x3e>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80019be:	68da      	ldr	r2, [r3, #12]
 80019c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80019c4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80019c6:	f7ff f959 	bl	8000c7c <HAL_GetTick>
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80019ca:	2704      	movs	r7, #4
    tickstart = HAL_GetTick();
 80019cc:	4606      	mov	r6, r0
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80019ce:	682b      	ldr	r3, [r5, #0]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	065b      	lsls	r3, r3, #25
 80019d4:	d400      	bmi.n	80019d8 <RTC_EnterInitMode+0x28>
 80019d6:	b10c      	cbz	r4, 80019dc <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
}
 80019d8:	4620      	mov	r0, r4
 80019da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80019dc:	f7ff f94e 	bl	8000c7c <HAL_GetTick>
 80019e0:	1b80      	subs	r0, r0, r6
 80019e2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
        hrtc->State = HAL_RTC_STATE_ERROR;
 80019e6:	bf84      	itt	hi
 80019e8:	776f      	strbhi	r7, [r5, #29]
        status = HAL_ERROR;
 80019ea:	2401      	movhi	r4, #1
 80019ec:	e7ef      	b.n	80019ce <RTC_EnterInitMode+0x1e>
  HAL_StatusTypeDef status = HAL_OK;
 80019ee:	2400      	movs	r4, #0
 80019f0:	e7f2      	b.n	80019d8 <RTC_EnterInitMode+0x28>

080019f2 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80019f2:	6803      	ldr	r3, [r0, #0]
 80019f4:	68da      	ldr	r2, [r3, #12]
 80019f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
{
 80019fa:	b510      	push	{r4, lr}
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80019fc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	069b      	lsls	r3, r3, #26
{
 8001a02:	4604      	mov	r4, r0
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8001a04:	d501      	bpl.n	8001a0a <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8001a06:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8001a08:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001a0a:	f7ff ffb9 	bl	8001980 <HAL_RTC_WaitForSynchro>
 8001a0e:	2800      	cmp	r0, #0
 8001a10:	d0f9      	beq.n	8001a06 <RTC_ExitInitMode+0x14>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001a12:	2304      	movs	r3, #4
 8001a14:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 8001a16:	2001      	movs	r0, #1
 8001a18:	e7f6      	b.n	8001a08 <RTC_ExitInitMode+0x16>

08001a1a <HAL_RTC_Init>:
{
 8001a1a:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 8001a1c:	4604      	mov	r4, r0
 8001a1e:	2800      	cmp	r0, #0
 8001a20:	d03a      	beq.n	8001a98 <HAL_RTC_Init+0x7e>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001a22:	7f43      	ldrb	r3, [r0, #29]
 8001a24:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001a28:	b913      	cbnz	r3, 8001a30 <HAL_RTC_Init+0x16>
    hrtc->Lock = HAL_UNLOCKED;
 8001a2a:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8001a2c:	f7ff f81a 	bl	8000a64 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001a30:	2302      	movs	r3, #2
 8001a32:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001a34:	6823      	ldr	r3, [r4, #0]
 8001a36:	22ca      	movs	r2, #202	; 0xca
 8001a38:	625a      	str	r2, [r3, #36]	; 0x24
 8001a3a:	2253      	movs	r2, #83	; 0x53
 8001a3c:	625a      	str	r2, [r3, #36]	; 0x24
  status = RTC_EnterInitMode(hrtc);
 8001a3e:	4620      	mov	r0, r4
 8001a40:	f7ff ffb6 	bl	80019b0 <RTC_EnterInitMode>
  if (status == HAL_OK)
 8001a44:	bb20      	cbnz	r0, 8001a90 <HAL_RTC_Init+0x76>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001a46:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001a48:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001a4a:	689a      	ldr	r2, [r3, #8]
 8001a4c:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8001a50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a54:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001a56:	6862      	ldr	r2, [r4, #4]
 8001a58:	6899      	ldr	r1, [r3, #8]
 8001a5a:	4302      	orrs	r2, r0
 8001a5c:	6960      	ldr	r0, [r4, #20]
 8001a5e:	4302      	orrs	r2, r0
 8001a60:	430a      	orrs	r2, r1
 8001a62:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001a64:	68e2      	ldr	r2, [r4, #12]
 8001a66:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001a68:	691a      	ldr	r2, [r3, #16]
 8001a6a:	68a1      	ldr	r1, [r4, #8]
 8001a6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001a70:	611a      	str	r2, [r3, #16]
    status = RTC_ExitInitMode(hrtc);
 8001a72:	4620      	mov	r0, r4
 8001a74:	f7ff ffbd 	bl	80019f2 <RTC_ExitInitMode>
  if (status == HAL_OK)
 8001a78:	b950      	cbnz	r0, 8001a90 <HAL_RTC_Init+0x76>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001a7a:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001a7c:	69a1      	ldr	r1, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001a7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a80:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a84:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001a86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->State = HAL_RTC_STATE_READY;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001a90:	6823      	ldr	r3, [r4, #0]
 8001a92:	22ff      	movs	r2, #255	; 0xff
 8001a94:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a96:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a98:	2001      	movs	r0, #1
 8001a9a:	e7fc      	b.n	8001a96 <HAL_RTC_Init+0x7c>

08001a9c <RTC_ByteToBcd2>:
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
  uint8_t bcdhigh = 0U;

  while (number >= 10U)
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	2809      	cmp	r0, #9
 8001aa0:	b2da      	uxtb	r2, r3
 8001aa2:	f103 0301 	add.w	r3, r3, #1
 8001aa6:	d803      	bhi.n	8001ab0 <RTC_ByteToBcd2+0x14>
  {
    bcdhigh++;
    number -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8001aa8:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
}
 8001aac:	b2c0      	uxtb	r0, r0
 8001aae:	4770      	bx	lr
    number -= 10U;
 8001ab0:	380a      	subs	r0, #10
 8001ab2:	b2c0      	uxtb	r0, r0
 8001ab4:	e7f3      	b.n	8001a9e <RTC_ByteToBcd2+0x2>

08001ab6 <HAL_RTC_SetTime>:
{
 8001ab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hrtc);
 8001aba:	7f03      	ldrb	r3, [r0, #28]
 8001abc:	2b01      	cmp	r3, #1
{
 8001abe:	4606      	mov	r6, r0
 8001ac0:	460f      	mov	r7, r1
 8001ac2:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8001ac6:	d041      	beq.n	8001b4c <HAL_RTC_SetTime+0x96>
 8001ac8:	2301      	movs	r3, #1
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001aca:	6831      	ldr	r1, [r6, #0]
  __HAL_LOCK(hrtc);
 8001acc:	7733      	strb	r3, [r6, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001ace:	7770      	strb	r0, [r6, #29]
  if (Format == RTC_FORMAT_BIN)
 8001ad0:	7838      	ldrb	r0, [r7, #0]
 8001ad2:	787d      	ldrb	r5, [r7, #1]
 8001ad4:	78bc      	ldrb	r4, [r7, #2]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001ad6:	688b      	ldr	r3, [r1, #8]
  if (Format == RTC_FORMAT_BIN)
 8001ad8:	2a00      	cmp	r2, #0
 8001ada:	d139      	bne.n	8001b50 <HAL_RTC_SetTime+0x9a>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001adc:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sTime->TimeFormat = 0x00U;
 8001ae0:	bf08      	it	eq
 8001ae2:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001ae4:	f7ff ffda 	bl	8001a9c <RTC_ByteToBcd2>
 8001ae8:	4680      	mov	r8, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001aea:	4628      	mov	r0, r5
 8001aec:	f7ff ffd6 	bl	8001a9c <RTC_ByteToBcd2>
 8001af0:	4605      	mov	r5, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8001af2:	4620      	mov	r0, r4
 8001af4:	f7ff ffd2 	bl	8001a9c <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8001af8:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001afa:	ea40 5383 	orr.w	r3, r0, r3, lsl #22
 8001afe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001b02:	ea43 2405 	orr.w	r4, r3, r5, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001b06:	23ca      	movs	r3, #202	; 0xca
 8001b08:	624b      	str	r3, [r1, #36]	; 0x24
 8001b0a:	2353      	movs	r3, #83	; 0x53
 8001b0c:	624b      	str	r3, [r1, #36]	; 0x24
  status = RTC_EnterInitMode(hrtc);
 8001b0e:	4630      	mov	r0, r6
 8001b10:	f7ff ff4e 	bl	80019b0 <RTC_EnterInitMode>
  if (status == HAL_OK)
 8001b14:	b9a8      	cbnz	r0, 8001b42 <HAL_RTC_SetTime+0x8c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001b16:	6832      	ldr	r2, [r6, #0]
 8001b18:	f004 347f 	and.w	r4, r4, #2139062143	; 0x7f7f7f7f
 8001b1c:	f024 44fe 	bic.w	r4, r4, #2130706432	; 0x7f000000
 8001b20:	6014      	str	r4, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8001b22:	6893      	ldr	r3, [r2, #8]
 8001b24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b28:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001b2a:	e9d7 3003 	ldrd	r3, r0, [r7, #12]
 8001b2e:	6891      	ldr	r1, [r2, #8]
 8001b30:	4303      	orrs	r3, r0
 8001b32:	430b      	orrs	r3, r1
 8001b34:	6093      	str	r3, [r2, #8]
    status = RTC_ExitInitMode(hrtc);
 8001b36:	4630      	mov	r0, r6
 8001b38:	f7ff ff5b 	bl	80019f2 <RTC_ExitInitMode>
  if (status == HAL_OK)
 8001b3c:	b908      	cbnz	r0, 8001b42 <HAL_RTC_SetTime+0x8c>
    hrtc->State = HAL_RTC_STATE_READY;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	7773      	strb	r3, [r6, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001b42:	6833      	ldr	r3, [r6, #0]
 8001b44:	22ff      	movs	r2, #255	; 0xff
 8001b46:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_UNLOCK(hrtc);
 8001b48:	2300      	movs	r3, #0
 8001b4a:	7733      	strb	r3, [r6, #28]
}
 8001b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001b50:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sTime->TimeFormat = 0x00U;
 8001b54:	bf08      	it	eq
 8001b56:	70fb      	strbeq	r3, [r7, #3]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001b58:	022d      	lsls	r5, r5, #8
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001b5a:	78fa      	ldrb	r2, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001b5c:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001b60:	ea45 0304 	orr.w	r3, r5, r4
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001b64:	ea43 5482 	orr.w	r4, r3, r2, lsl #22
 8001b68:	e7cd      	b.n	8001b06 <HAL_RTC_SetTime+0x50>

08001b6a <HAL_RTC_SetDate>:
{
 8001b6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8001b6c:	7f03      	ldrb	r3, [r0, #28]
 8001b6e:	2b01      	cmp	r3, #1
{
 8001b70:	4605      	mov	r5, r0
 8001b72:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hrtc);
 8001b76:	d039      	beq.n	8001bec <HAL_RTC_SetDate+0x82>
 8001b78:	2001      	movs	r0, #1
 8001b7a:	7728      	strb	r0, [r5, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001b7c:	776b      	strb	r3, [r5, #29]
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8001b7e:	780c      	ldrb	r4, [r1, #0]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001b80:	78c8      	ldrb	r0, [r1, #3]
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001b82:	784e      	ldrb	r6, [r1, #1]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8001b84:	788f      	ldrb	r7, [r1, #2]
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8001b86:	0364      	lsls	r4, r4, #13
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001b88:	bb92      	cbnz	r2, 8001bf0 <HAL_RTC_SetDate+0x86>
 8001b8a:	06f3      	lsls	r3, r6, #27
 8001b8c:	d503      	bpl.n	8001b96 <HAL_RTC_SetDate+0x2c>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8001b8e:	f026 0610 	bic.w	r6, r6, #16
 8001b92:	360a      	adds	r6, #10
 8001b94:	704e      	strb	r6, [r1, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001b96:	f7ff ff81 	bl	8001a9c <RTC_ByteToBcd2>
 8001b9a:	4606      	mov	r6, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8001b9c:	7848      	ldrb	r0, [r1, #1]
 8001b9e:	f7ff ff7d 	bl	8001a9c <RTC_ByteToBcd2>
 8001ba2:	4601      	mov	r1, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8001ba4:	4638      	mov	r0, r7
 8001ba6:	f7ff ff79 	bl	8001a9c <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001baa:	ea40 0304 	orr.w	r3, r0, r4
 8001bae:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001bb2:	ea43 2401 	orr.w	r4, r3, r1, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001bb6:	682b      	ldr	r3, [r5, #0]
 8001bb8:	22ca      	movs	r2, #202	; 0xca
 8001bba:	625a      	str	r2, [r3, #36]	; 0x24
 8001bbc:	2253      	movs	r2, #83	; 0x53
 8001bbe:	625a      	str	r2, [r3, #36]	; 0x24
  status = RTC_EnterInitMode(hrtc);
 8001bc0:	4628      	mov	r0, r5
 8001bc2:	f7ff fef5 	bl	80019b0 <RTC_EnterInitMode>
  if (status == HAL_OK)
 8001bc6:	b958      	cbnz	r0, 8001be0 <HAL_RTC_SetDate+0x76>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8001bc8:	682a      	ldr	r2, [r5, #0]
 8001bca:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 8001bce:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8001bd2:	6054      	str	r4, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 8001bd4:	4628      	mov	r0, r5
 8001bd6:	f7ff ff0c 	bl	80019f2 <RTC_ExitInitMode>
  if (status == HAL_OK)
 8001bda:	b908      	cbnz	r0, 8001be0 <HAL_RTC_SetDate+0x76>
    hrtc->State = HAL_RTC_STATE_READY;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	776b      	strb	r3, [r5, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001be0:	682b      	ldr	r3, [r5, #0]
 8001be2:	22ff      	movs	r2, #255	; 0xff
 8001be4:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_UNLOCK(hrtc);
 8001be6:	2300      	movs	r3, #0
 8001be8:	772b      	strb	r3, [r5, #28]
}
 8001bea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hrtc);
 8001bec:	4618      	mov	r0, r3
 8001bee:	e7fc      	b.n	8001bea <HAL_RTC_SetDate+0x80>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001bf0:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
 8001bf4:	433c      	orrs	r4, r7
 8001bf6:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
 8001bfa:	e7dc      	b.n	8001bb6 <HAL_RTC_SetDate+0x4c>

08001bfc <HAL_RTC_SetAlarm_IT>:
{
 8001bfc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8001c00:	4b54      	ldr	r3, [pc, #336]	; (8001d54 <HAL_RTC_SetAlarm_IT+0x158>)
 8001c02:	681e      	ldr	r6, [r3, #0]
 8001c04:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8001c08:	fbb6 f6f3 	udiv	r6, r6, r3
 8001c0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c10:	435e      	muls	r6, r3
  __HAL_LOCK(hrtc);
 8001c12:	7f03      	ldrb	r3, [r0, #28]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8001c14:	9601      	str	r6, [sp, #4]
  __HAL_LOCK(hrtc);
 8001c16:	2b01      	cmp	r3, #1
{
 8001c18:	4605      	mov	r5, r0
 8001c1a:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hrtc);
 8001c1e:	d04a      	beq.n	8001cb6 <HAL_RTC_SetAlarm_IT+0xba>
 8001c20:	2001      	movs	r0, #1
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001c22:	682c      	ldr	r4, [r5, #0]
  __HAL_LOCK(hrtc);
 8001c24:	7728      	strb	r0, [r5, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001c26:	776b      	strb	r3, [r5, #29]
  if (Format == RTC_FORMAT_BIN)
 8001c28:	7808      	ldrb	r0, [r1, #0]
 8001c2a:	f891 8001 	ldrb.w	r8, [r1, #1]
 8001c2e:	f891 9002 	ldrb.w	r9, [r1, #2]
 8001c32:	f891 7020 	ldrb.w	r7, [r1, #32]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001c36:	68a3      	ldr	r3, [r4, #8]
  if (Format == RTC_FORMAT_BIN)
 8001c38:	2a00      	cmp	r2, #0
 8001c3a:	d140      	bne.n	8001cbe <HAL_RTC_SetAlarm_IT+0xc2>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001c3c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8001c40:	bf08      	it	eq
 8001c42:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8001c44:	f7ff ff2a 	bl	8001a9c <RTC_ByteToBcd2>
 8001c48:	4682      	mov	sl, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8001c4a:	4640      	mov	r0, r8
 8001c4c:	f7ff ff26 	bl	8001a9c <RTC_ByteToBcd2>
 8001c50:	4680      	mov	r8, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8001c52:	4648      	mov	r0, r9
 8001c54:	f7ff ff22 	bl	8001a9c <RTC_ByteToBcd2>
 8001c58:	4681      	mov	r9, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8001c5a:	4638      	mov	r0, r7
 8001c5c:	f7ff ff1e 	bl	8001a9c <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8001c60:	69ca      	ldr	r2, [r1, #28]
 8001c62:	694b      	ldr	r3, [r1, #20]
 8001c64:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8001c66:	78ca      	ldrb	r2, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8001c68:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 8001c6c:	ea43 0309 	orr.w	r3, r3, r9
 8001c70:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8001c74:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
 8001c78:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8001c7c:	698a      	ldr	r2, [r1, #24]
 8001c7e:	6848      	ldr	r0, [r1, #4]
 8001c80:	4310      	orrs	r0, r2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001c82:	22ca      	movs	r2, #202	; 0xca
 8001c84:	6262      	str	r2, [r4, #36]	; 0x24
 8001c86:	2253      	movs	r2, #83	; 0x53
 8001c88:	6262      	str	r2, [r4, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 8001c8a:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8001c8c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8001c90:	68a2      	ldr	r2, [r4, #8]
  if (sAlarm->Alarm == RTC_ALARM_A)
 8001c92:	d144      	bne.n	8001d1e <HAL_RTC_SetAlarm_IT+0x122>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8001c94:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c98:	60a2      	str	r2, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8001c9a:	68e2      	ldr	r2, [r4, #12]
 8001c9c:	b2d2      	uxtb	r2, r2
 8001c9e:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8001ca2:	60e2      	str	r2, [r4, #12]
      if (count-- == 0U)
 8001ca4:	9a01      	ldr	r2, [sp, #4]
 8001ca6:	1e51      	subs	r1, r2, #1
 8001ca8:	9101      	str	r1, [sp, #4]
 8001caa:	b9da      	cbnz	r2, 8001ce4 <HAL_RTC_SetAlarm_IT+0xe8>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001cac:	23ff      	movs	r3, #255	; 0xff
 8001cae:	6263      	str	r3, [r4, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	776b      	strb	r3, [r5, #29]
        __HAL_UNLOCK(hrtc);
 8001cb4:	772a      	strb	r2, [r5, #28]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	b002      	add	sp, #8
 8001cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001cbe:	f013 0340 	ands.w	r3, r3, #64	; 0x40
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8001cc2:	694a      	ldr	r2, [r1, #20]
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8001cc4:	bf08      	it	eq
 8001cc6:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8001cc8:	69cb      	ldr	r3, [r1, #28]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	ea43 0309 	orr.w	r3, r3, r9
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8001cd0:	78ca      	ldrb	r2, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8001cd2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8001cd6:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
 8001cda:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 8001cde:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
 8001ce2:	e7cb      	b.n	8001c7c <HAL_RTC_SetAlarm_IT+0x80>
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8001ce4:	68e2      	ldr	r2, [r4, #12]
 8001ce6:	07d1      	lsls	r1, r2, #31
 8001ce8:	d5dc      	bpl.n	8001ca4 <HAL_RTC_SetAlarm_IT+0xa8>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8001cea:	61e3      	str	r3, [r4, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8001cec:	6460      	str	r0, [r4, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8001cee:	68a3      	ldr	r3, [r4, #8]
 8001cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cf4:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8001cf6:	68a3      	ldr	r3, [r4, #8]
 8001cf8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8001cfc:	60a3      	str	r3, [r4, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8001cfe:	4b16      	ldr	r3, [pc, #88]	; (8001d58 <HAL_RTC_SetAlarm_IT+0x15c>)
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001d06:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8001d08:	689a      	ldr	r2, [r3, #8]
 8001d0a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001d0e:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001d10:	23ff      	movs	r3, #255	; 0xff
 8001d12:	6263      	str	r3, [r4, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8001d14:	2301      	movs	r3, #1
 8001d16:	776b      	strb	r3, [r5, #29]
  __HAL_UNLOCK(hrtc);
 8001d18:	2300      	movs	r3, #0
 8001d1a:	772b      	strb	r3, [r5, #28]
  return HAL_OK;
 8001d1c:	e7cb      	b.n	8001cb6 <HAL_RTC_SetAlarm_IT+0xba>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8001d1e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001d22:	60a2      	str	r2, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8001d24:	68e2      	ldr	r2, [r4, #12]
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	f462 7220 	orn	r2, r2, #640	; 0x280
 8001d2c:	60e2      	str	r2, [r4, #12]
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8001d2e:	9601      	str	r6, [sp, #4]
      if (count-- == 0U)
 8001d30:	9a01      	ldr	r2, [sp, #4]
 8001d32:	1e51      	subs	r1, r2, #1
 8001d34:	9101      	str	r1, [sp, #4]
 8001d36:	2a00      	cmp	r2, #0
 8001d38:	d0b8      	beq.n	8001cac <HAL_RTC_SetAlarm_IT+0xb0>
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8001d3a:	68e2      	ldr	r2, [r4, #12]
 8001d3c:	0792      	lsls	r2, r2, #30
 8001d3e:	d5f7      	bpl.n	8001d30 <HAL_RTC_SetAlarm_IT+0x134>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8001d40:	6223      	str	r3, [r4, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8001d42:	64a0      	str	r0, [r4, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8001d44:	68a3      	ldr	r3, [r4, #8]
 8001d46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d4a:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8001d4c:	68a3      	ldr	r3, [r4, #8]
 8001d4e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001d52:	e7d3      	b.n	8001cfc <HAL_RTC_SetAlarm_IT+0x100>
 8001d54:	20000000 	.word	0x20000000
 8001d58:	40013c00 	.word	0x40013c00

08001d5c <HAL_RTCEx_AlarmBEventCallback>:
 8001d5c:	4770      	bx	lr
	...

08001d60 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d60:	6802      	ldr	r2, [r0, #0]
 8001d62:	68c1      	ldr	r1, [r0, #12]
 8001d64:	6913      	ldr	r3, [r2, #16]
 8001d66:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d6a:	430b      	orrs	r3, r1
{
 8001d6c:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d6e:	6113      	str	r3, [r2, #16]
{
 8001d70:	4605      	mov	r5, r0
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d72:	6883      	ldr	r3, [r0, #8]
 8001d74:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8001d76:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d78:	4303      	orrs	r3, r0
 8001d7a:	6968      	ldr	r0, [r5, #20]
 8001d7c:	4303      	orrs	r3, r0
 8001d7e:	69e8      	ldr	r0, [r5, #28]
  MODIFY_REG(huart->Instance->CR1,
 8001d80:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 8001d84:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d88:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8001d8a:	430b      	orrs	r3, r1
 8001d8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d8e:	6953      	ldr	r3, [r2, #20]
 8001d90:	69a9      	ldr	r1, [r5, #24]
 8001d92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d96:	430b      	orrs	r3, r1
 8001d98:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001d9a:	4b1f      	ldr	r3, [pc, #124]	; (8001e18 <UART_SetConfig+0xb8>)
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d003      	beq.n	8001da8 <UART_SetConfig+0x48>
 8001da0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d123      	bne.n	8001df0 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001da8:	f7ff fd16 	bl	80017d8 <HAL_RCC_GetPCLK2Freq>
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001dac:	69eb      	ldr	r3, [r5, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001dae:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001db0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001db4:	e9d5 4600 	ldrd	r4, r6, [r5]
 8001db8:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001dbc:	d11b      	bne.n	8001df6 <UART_SetConfig+0x96>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001dbe:	19b2      	adds	r2, r6, r6
 8001dc0:	f04f 0300 	mov.w	r3, #0
 8001dc4:	415b      	adcs	r3, r3
 8001dc6:	f7fe fa5b 	bl	8000280 <__aeabi_uldivmod>
 8001dca:	2264      	movs	r2, #100	; 0x64
 8001dcc:	fbb0 f1f2 	udiv	r1, r0, r2
 8001dd0:	fb02 0311 	mls	r3, r2, r1, r0
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	3332      	adds	r3, #50	; 0x32
 8001dd8:	fbb3 f3f2 	udiv	r3, r3, r2
 8001ddc:	f003 0207 	and.w	r2, r3, #7
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001de6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001dea:	4413      	add	r3, r2
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001dec:	60a3      	str	r3, [r4, #8]
  }
}
 8001dee:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8001df0:	f7ff fce2 	bl	80017b8 <HAL_RCC_GetPCLK1Freq>
 8001df4:	e7da      	b.n	8001dac <UART_SetConfig+0x4c>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001df6:	00b2      	lsls	r2, r6, #2
 8001df8:	0fb3      	lsrs	r3, r6, #30
 8001dfa:	f7fe fa41 	bl	8000280 <__aeabi_uldivmod>
 8001dfe:	2264      	movs	r2, #100	; 0x64
 8001e00:	fbb0 f1f2 	udiv	r1, r0, r2
 8001e04:	fb02 0311 	mls	r3, r2, r1, r0
 8001e08:	011b      	lsls	r3, r3, #4
 8001e0a:	3332      	adds	r3, #50	; 0x32
 8001e0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e10:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8001e14:	e7ea      	b.n	8001dec <UART_SetConfig+0x8c>
 8001e16:	bf00      	nop
 8001e18:	40011000 	.word	0x40011000

08001e1c <UART_WaitOnFlagUntilTimeout.constprop.0>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
 8001e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e1e:	4604      	mov	r4, r0
 8001e20:	460e      	mov	r6, r1
 8001e22:	4617      	mov	r7, r2
 8001e24:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e26:	6822      	ldr	r2, [r4, #0]
 8001e28:	6813      	ldr	r3, [r2, #0]
 8001e2a:	ea36 0303 	bics.w	r3, r6, r3
 8001e2e:	d101      	bne.n	8001e34 <UART_WaitOnFlagUntilTimeout.constprop.0+0x18>
  return HAL_OK;
 8001e30:	2000      	movs	r0, #0
 8001e32:	e028      	b.n	8001e86 <UART_WaitOnFlagUntilTimeout.constprop.0+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8001e34:	1c6b      	adds	r3, r5, #1
 8001e36:	d0f7      	beq.n	8001e28 <UART_WaitOnFlagUntilTimeout.constprop.0+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001e38:	b125      	cbz	r5, 8001e44 <UART_WaitOnFlagUntilTimeout.constprop.0+0x28>
 8001e3a:	f7fe ff1f 	bl	8000c7c <HAL_GetTick>
 8001e3e:	1bc0      	subs	r0, r0, r7
 8001e40:	4285      	cmp	r5, r0
 8001e42:	d2f0      	bcs.n	8001e26 <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e44:	6822      	ldr	r2, [r4, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e46:	f102 030c 	add.w	r3, r2, #12
 8001e4a:	e853 3f00 	ldrex	r3, [r3]
 8001e4e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e52:	320c      	adds	r2, #12
 8001e54:	e842 3000 	strex	r0, r3, [r2]
   return(result);
 8001e58:	6821      	ldr	r1, [r4, #0]
 8001e5a:	2800      	cmp	r0, #0
 8001e5c:	d1f2      	bne.n	8001e44 <UART_WaitOnFlagUntilTimeout.constprop.0+0x28>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e5e:	f101 0314 	add.w	r3, r1, #20
 8001e62:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e66:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e6a:	f101 0014 	add.w	r0, r1, #20
 8001e6e:	e840 3200 	strex	r2, r3, [r0]
 8001e72:	2a00      	cmp	r2, #0
 8001e74:	d1f3      	bne.n	8001e5e <UART_WaitOnFlagUntilTimeout.constprop.0+0x42>
        huart->gState  = HAL_UART_STATE_READY;
 8001e76:	2320      	movs	r3, #32
 8001e78:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        __HAL_UNLOCK(huart);
 8001e7c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        huart->RxState = HAL_UART_STATE_READY;
 8001e80:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        __HAL_UNLOCK(huart);
 8001e84:	2003      	movs	r0, #3
}
 8001e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001e88 <HAL_UART_Init>:
{
 8001e88:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001e8a:	4604      	mov	r4, r0
 8001e8c:	b340      	cbz	r0, 8001ee0 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001e8e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001e92:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e96:	b91b      	cbnz	r3, 8001ea0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001e98:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8001e9c:	f7fe fe0a 	bl	8000ab4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001ea0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001ea2:	2324      	movs	r3, #36	; 0x24
 8001ea4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8001ea8:	68d3      	ldr	r3, [r2, #12]
 8001eaa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001eae:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001eb0:	4620      	mov	r0, r4
 8001eb2:	f7ff ff55 	bl	8001d60 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001eb6:	6823      	ldr	r3, [r4, #0]
 8001eb8:	691a      	ldr	r2, [r3, #16]
 8001eba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ebe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ec0:	695a      	ldr	r2, [r3, #20]
 8001ec2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ec6:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001ec8:	68da      	ldr	r2, [r3, #12]
 8001eca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ece:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ed0:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001ed2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ed4:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001ed6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001eda:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8001ede:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001ee0:	2001      	movs	r0, #1
 8001ee2:	e7fc      	b.n	8001ede <HAL_UART_Init+0x56>

08001ee4 <HAL_UART_Transmit>:
{
 8001ee4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001ee6:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8001ee8:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
{
 8001eec:	9300      	str	r3, [sp, #0]
  if (huart->gState == HAL_UART_STATE_READY)
 8001eee:	2a20      	cmp	r2, #32
{
 8001ef0:	4604      	mov	r4, r0
 8001ef2:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8001ef4:	d149      	bne.n	8001f8a <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 8001ef6:	2900      	cmp	r1, #0
 8001ef8:	d045      	beq.n	8001f86 <HAL_UART_Transmit+0xa2>
 8001efa:	2f00      	cmp	r7, #0
 8001efc:	d043      	beq.n	8001f86 <HAL_UART_Transmit+0xa2>
    __HAL_LOCK(huart);
 8001efe:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8001f02:	2a01      	cmp	r2, #1
 8001f04:	d041      	beq.n	8001f8a <HAL_UART_Transmit+0xa6>
 8001f06:	2201      	movs	r2, #1
 8001f08:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f0c:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f0e:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f10:	6405      	str	r5, [r0, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f12:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    tickstart = HAL_GetTick();
 8001f16:	f7fe feb1 	bl	8000c7c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f1a:	68a1      	ldr	r1, [r4, #8]
 8001f1c:	9b00      	ldr	r3, [sp, #0]
    huart->TxXferSize = Size;
 8001f1e:	84a7      	strh	r7, [r4, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f20:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8001f24:	4602      	mov	r2, r0
    huart->TxXferCount = Size;
 8001f26:	84e7      	strh	r7, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f28:	d103      	bne.n	8001f32 <HAL_UART_Transmit+0x4e>
 8001f2a:	6921      	ldr	r1, [r4, #16]
 8001f2c:	b909      	cbnz	r1, 8001f32 <HAL_UART_Transmit+0x4e>
 8001f2e:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8001f30:	460e      	mov	r6, r1
    __HAL_UNLOCK(huart);
 8001f32:	2100      	movs	r1, #0
 8001f34:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    while (huart->TxXferCount > 0U)
 8001f38:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 8001f3a:	b289      	uxth	r1, r1
 8001f3c:	b941      	cbnz	r1, 8001f50 <HAL_UART_Transmit+0x6c>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f3e:	2140      	movs	r1, #64	; 0x40
 8001f40:	4620      	mov	r0, r4
 8001f42:	f7ff ff6b 	bl	8001e1c <UART_WaitOnFlagUntilTimeout.constprop.0>
 8001f46:	b960      	cbnz	r0, 8001f62 <HAL_UART_Transmit+0x7e>
    huart->gState = HAL_UART_STATE_READY;
 8001f48:	2320      	movs	r3, #32
 8001f4a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_OK;
 8001f4e:	e009      	b.n	8001f64 <HAL_UART_Transmit+0x80>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f50:	2180      	movs	r1, #128	; 0x80
 8001f52:	4620      	mov	r0, r4
 8001f54:	e9cd 2300 	strd	r2, r3, [sp]
 8001f58:	f7ff ff60 	bl	8001e1c <UART_WaitOnFlagUntilTimeout.constprop.0>
 8001f5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8001f60:	b110      	cbz	r0, 8001f68 <HAL_UART_Transmit+0x84>
        return HAL_TIMEOUT;
 8001f62:	2003      	movs	r0, #3
}
 8001f64:	b003      	add	sp, #12
 8001f66:	bdf0      	pop	{r4, r5, r6, r7, pc}
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f68:	6820      	ldr	r0, [r4, #0]
      if (pdata8bits == NULL)
 8001f6a:	b94e      	cbnz	r6, 8001f80 <HAL_UART_Transmit+0x9c>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f6c:	f835 1b02 	ldrh.w	r1, [r5], #2
 8001f70:	f3c1 0108 	ubfx	r1, r1, #0, #9
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f74:	6041      	str	r1, [r0, #4]
      huart->TxXferCount--;
 8001f76:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 8001f78:	3901      	subs	r1, #1
 8001f7a:	b289      	uxth	r1, r1
 8001f7c:	84e1      	strh	r1, [r4, #38]	; 0x26
 8001f7e:	e7db      	b.n	8001f38 <HAL_UART_Transmit+0x54>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f80:	f816 1b01 	ldrb.w	r1, [r6], #1
 8001f84:	e7f6      	b.n	8001f74 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8001f86:	2001      	movs	r0, #1
 8001f88:	e7ec      	b.n	8001f64 <HAL_UART_Transmit+0x80>
    return HAL_BUSY;
 8001f8a:	2002      	movs	r0, #2
 8001f8c:	e7ea      	b.n	8001f64 <HAL_UART_Transmit+0x80>

08001f8e <_ZdlPvj>:
 8001f8e:	f000 b800 	b.w	8001f92 <_ZdlPv>

08001f92 <_ZdlPv>:
 8001f92:	f000 b801 	b.w	8001f98 <free>
	...

08001f98 <free>:
 8001f98:	4b02      	ldr	r3, [pc, #8]	; (8001fa4 <free+0xc>)
 8001f9a:	4601      	mov	r1, r0
 8001f9c:	6818      	ldr	r0, [r3, #0]
 8001f9e:	f000 b927 	b.w	80021f0 <_free_r>
 8001fa2:	bf00      	nop
 8001fa4:	2000005c 	.word	0x2000005c

08001fa8 <sbrk_aligned>:
 8001fa8:	b570      	push	{r4, r5, r6, lr}
 8001faa:	4e0e      	ldr	r6, [pc, #56]	; (8001fe4 <sbrk_aligned+0x3c>)
 8001fac:	460c      	mov	r4, r1
 8001fae:	6831      	ldr	r1, [r6, #0]
 8001fb0:	4605      	mov	r5, r0
 8001fb2:	b911      	cbnz	r1, 8001fba <sbrk_aligned+0x12>
 8001fb4:	f000 f8e0 	bl	8002178 <_sbrk_r>
 8001fb8:	6030      	str	r0, [r6, #0]
 8001fba:	4621      	mov	r1, r4
 8001fbc:	4628      	mov	r0, r5
 8001fbe:	f000 f8db 	bl	8002178 <_sbrk_r>
 8001fc2:	1c43      	adds	r3, r0, #1
 8001fc4:	d00a      	beq.n	8001fdc <sbrk_aligned+0x34>
 8001fc6:	1cc4      	adds	r4, r0, #3
 8001fc8:	f024 0403 	bic.w	r4, r4, #3
 8001fcc:	42a0      	cmp	r0, r4
 8001fce:	d007      	beq.n	8001fe0 <sbrk_aligned+0x38>
 8001fd0:	1a21      	subs	r1, r4, r0
 8001fd2:	4628      	mov	r0, r5
 8001fd4:	f000 f8d0 	bl	8002178 <_sbrk_r>
 8001fd8:	3001      	adds	r0, #1
 8001fda:	d101      	bne.n	8001fe0 <sbrk_aligned+0x38>
 8001fdc:	f04f 34ff 	mov.w	r4, #4294967295
 8001fe0:	4620      	mov	r0, r4
 8001fe2:	bd70      	pop	{r4, r5, r6, pc}
 8001fe4:	20000588 	.word	0x20000588

08001fe8 <_malloc_r>:
 8001fe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001fec:	1ccd      	adds	r5, r1, #3
 8001fee:	f025 0503 	bic.w	r5, r5, #3
 8001ff2:	3508      	adds	r5, #8
 8001ff4:	2d0c      	cmp	r5, #12
 8001ff6:	bf38      	it	cc
 8001ff8:	250c      	movcc	r5, #12
 8001ffa:	2d00      	cmp	r5, #0
 8001ffc:	4607      	mov	r7, r0
 8001ffe:	db01      	blt.n	8002004 <_malloc_r+0x1c>
 8002000:	42a9      	cmp	r1, r5
 8002002:	d905      	bls.n	8002010 <_malloc_r+0x28>
 8002004:	230c      	movs	r3, #12
 8002006:	603b      	str	r3, [r7, #0]
 8002008:	2600      	movs	r6, #0
 800200a:	4630      	mov	r0, r6
 800200c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002010:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80020e4 <_malloc_r+0xfc>
 8002014:	f000 f868 	bl	80020e8 <__malloc_lock>
 8002018:	f8d8 3000 	ldr.w	r3, [r8]
 800201c:	461c      	mov	r4, r3
 800201e:	bb5c      	cbnz	r4, 8002078 <_malloc_r+0x90>
 8002020:	4629      	mov	r1, r5
 8002022:	4638      	mov	r0, r7
 8002024:	f7ff ffc0 	bl	8001fa8 <sbrk_aligned>
 8002028:	1c43      	adds	r3, r0, #1
 800202a:	4604      	mov	r4, r0
 800202c:	d155      	bne.n	80020da <_malloc_r+0xf2>
 800202e:	f8d8 4000 	ldr.w	r4, [r8]
 8002032:	4626      	mov	r6, r4
 8002034:	2e00      	cmp	r6, #0
 8002036:	d145      	bne.n	80020c4 <_malloc_r+0xdc>
 8002038:	2c00      	cmp	r4, #0
 800203a:	d048      	beq.n	80020ce <_malloc_r+0xe6>
 800203c:	6823      	ldr	r3, [r4, #0]
 800203e:	4631      	mov	r1, r6
 8002040:	4638      	mov	r0, r7
 8002042:	eb04 0903 	add.w	r9, r4, r3
 8002046:	f000 f897 	bl	8002178 <_sbrk_r>
 800204a:	4581      	cmp	r9, r0
 800204c:	d13f      	bne.n	80020ce <_malloc_r+0xe6>
 800204e:	6821      	ldr	r1, [r4, #0]
 8002050:	1a6d      	subs	r5, r5, r1
 8002052:	4629      	mov	r1, r5
 8002054:	4638      	mov	r0, r7
 8002056:	f7ff ffa7 	bl	8001fa8 <sbrk_aligned>
 800205a:	3001      	adds	r0, #1
 800205c:	d037      	beq.n	80020ce <_malloc_r+0xe6>
 800205e:	6823      	ldr	r3, [r4, #0]
 8002060:	442b      	add	r3, r5
 8002062:	6023      	str	r3, [r4, #0]
 8002064:	f8d8 3000 	ldr.w	r3, [r8]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d038      	beq.n	80020de <_malloc_r+0xf6>
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	42a2      	cmp	r2, r4
 8002070:	d12b      	bne.n	80020ca <_malloc_r+0xe2>
 8002072:	2200      	movs	r2, #0
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	e00f      	b.n	8002098 <_malloc_r+0xb0>
 8002078:	6822      	ldr	r2, [r4, #0]
 800207a:	1b52      	subs	r2, r2, r5
 800207c:	d41f      	bmi.n	80020be <_malloc_r+0xd6>
 800207e:	2a0b      	cmp	r2, #11
 8002080:	d917      	bls.n	80020b2 <_malloc_r+0xca>
 8002082:	1961      	adds	r1, r4, r5
 8002084:	42a3      	cmp	r3, r4
 8002086:	6025      	str	r5, [r4, #0]
 8002088:	bf18      	it	ne
 800208a:	6059      	strne	r1, [r3, #4]
 800208c:	6863      	ldr	r3, [r4, #4]
 800208e:	bf08      	it	eq
 8002090:	f8c8 1000 	streq.w	r1, [r8]
 8002094:	5162      	str	r2, [r4, r5]
 8002096:	604b      	str	r3, [r1, #4]
 8002098:	4638      	mov	r0, r7
 800209a:	f104 060b 	add.w	r6, r4, #11
 800209e:	f000 f829 	bl	80020f4 <__malloc_unlock>
 80020a2:	f026 0607 	bic.w	r6, r6, #7
 80020a6:	1d23      	adds	r3, r4, #4
 80020a8:	1af2      	subs	r2, r6, r3
 80020aa:	d0ae      	beq.n	800200a <_malloc_r+0x22>
 80020ac:	1b9b      	subs	r3, r3, r6
 80020ae:	50a3      	str	r3, [r4, r2]
 80020b0:	e7ab      	b.n	800200a <_malloc_r+0x22>
 80020b2:	42a3      	cmp	r3, r4
 80020b4:	6862      	ldr	r2, [r4, #4]
 80020b6:	d1dd      	bne.n	8002074 <_malloc_r+0x8c>
 80020b8:	f8c8 2000 	str.w	r2, [r8]
 80020bc:	e7ec      	b.n	8002098 <_malloc_r+0xb0>
 80020be:	4623      	mov	r3, r4
 80020c0:	6864      	ldr	r4, [r4, #4]
 80020c2:	e7ac      	b.n	800201e <_malloc_r+0x36>
 80020c4:	4634      	mov	r4, r6
 80020c6:	6876      	ldr	r6, [r6, #4]
 80020c8:	e7b4      	b.n	8002034 <_malloc_r+0x4c>
 80020ca:	4613      	mov	r3, r2
 80020cc:	e7cc      	b.n	8002068 <_malloc_r+0x80>
 80020ce:	230c      	movs	r3, #12
 80020d0:	603b      	str	r3, [r7, #0]
 80020d2:	4638      	mov	r0, r7
 80020d4:	f000 f80e 	bl	80020f4 <__malloc_unlock>
 80020d8:	e797      	b.n	800200a <_malloc_r+0x22>
 80020da:	6025      	str	r5, [r4, #0]
 80020dc:	e7dc      	b.n	8002098 <_malloc_r+0xb0>
 80020de:	605b      	str	r3, [r3, #4]
 80020e0:	deff      	udf	#255	; 0xff
 80020e2:	bf00      	nop
 80020e4:	20000584 	.word	0x20000584

080020e8 <__malloc_lock>:
 80020e8:	4801      	ldr	r0, [pc, #4]	; (80020f0 <__malloc_lock+0x8>)
 80020ea:	f000 b87f 	b.w	80021ec <__retarget_lock_acquire_recursive>
 80020ee:	bf00      	nop
 80020f0:	200006c8 	.word	0x200006c8

080020f4 <__malloc_unlock>:
 80020f4:	4801      	ldr	r0, [pc, #4]	; (80020fc <__malloc_unlock+0x8>)
 80020f6:	f000 b87a 	b.w	80021ee <__retarget_lock_release_recursive>
 80020fa:	bf00      	nop
 80020fc:	200006c8 	.word	0x200006c8

08002100 <sniprintf>:
 8002100:	b40c      	push	{r2, r3}
 8002102:	b530      	push	{r4, r5, lr}
 8002104:	4b17      	ldr	r3, [pc, #92]	; (8002164 <sniprintf+0x64>)
 8002106:	1e0c      	subs	r4, r1, #0
 8002108:	681d      	ldr	r5, [r3, #0]
 800210a:	b09d      	sub	sp, #116	; 0x74
 800210c:	da08      	bge.n	8002120 <sniprintf+0x20>
 800210e:	238b      	movs	r3, #139	; 0x8b
 8002110:	602b      	str	r3, [r5, #0]
 8002112:	f04f 30ff 	mov.w	r0, #4294967295
 8002116:	b01d      	add	sp, #116	; 0x74
 8002118:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800211c:	b002      	add	sp, #8
 800211e:	4770      	bx	lr
 8002120:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002124:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002128:	bf14      	ite	ne
 800212a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800212e:	4623      	moveq	r3, r4
 8002130:	9304      	str	r3, [sp, #16]
 8002132:	9307      	str	r3, [sp, #28]
 8002134:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002138:	9002      	str	r0, [sp, #8]
 800213a:	9006      	str	r0, [sp, #24]
 800213c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002140:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002142:	ab21      	add	r3, sp, #132	; 0x84
 8002144:	a902      	add	r1, sp, #8
 8002146:	4628      	mov	r0, r5
 8002148:	9301      	str	r3, [sp, #4]
 800214a:	f000 f8f7 	bl	800233c <_svfiprintf_r>
 800214e:	1c43      	adds	r3, r0, #1
 8002150:	bfbc      	itt	lt
 8002152:	238b      	movlt	r3, #139	; 0x8b
 8002154:	602b      	strlt	r3, [r5, #0]
 8002156:	2c00      	cmp	r4, #0
 8002158:	d0dd      	beq.n	8002116 <sniprintf+0x16>
 800215a:	9b02      	ldr	r3, [sp, #8]
 800215c:	2200      	movs	r2, #0
 800215e:	701a      	strb	r2, [r3, #0]
 8002160:	e7d9      	b.n	8002116 <sniprintf+0x16>
 8002162:	bf00      	nop
 8002164:	2000005c 	.word	0x2000005c

08002168 <memset>:
 8002168:	4402      	add	r2, r0
 800216a:	4603      	mov	r3, r0
 800216c:	4293      	cmp	r3, r2
 800216e:	d100      	bne.n	8002172 <memset+0xa>
 8002170:	4770      	bx	lr
 8002172:	f803 1b01 	strb.w	r1, [r3], #1
 8002176:	e7f9      	b.n	800216c <memset+0x4>

08002178 <_sbrk_r>:
 8002178:	b538      	push	{r3, r4, r5, lr}
 800217a:	4d06      	ldr	r5, [pc, #24]	; (8002194 <_sbrk_r+0x1c>)
 800217c:	2300      	movs	r3, #0
 800217e:	4604      	mov	r4, r0
 8002180:	4608      	mov	r0, r1
 8002182:	602b      	str	r3, [r5, #0]
 8002184:	f7fe fcdc 	bl	8000b40 <_sbrk>
 8002188:	1c43      	adds	r3, r0, #1
 800218a:	d102      	bne.n	8002192 <_sbrk_r+0x1a>
 800218c:	682b      	ldr	r3, [r5, #0]
 800218e:	b103      	cbz	r3, 8002192 <_sbrk_r+0x1a>
 8002190:	6023      	str	r3, [r4, #0]
 8002192:	bd38      	pop	{r3, r4, r5, pc}
 8002194:	200006c4 	.word	0x200006c4

08002198 <__errno>:
 8002198:	4b01      	ldr	r3, [pc, #4]	; (80021a0 <__errno+0x8>)
 800219a:	6818      	ldr	r0, [r3, #0]
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	2000005c 	.word	0x2000005c

080021a4 <__libc_init_array>:
 80021a4:	b570      	push	{r4, r5, r6, lr}
 80021a6:	4d0d      	ldr	r5, [pc, #52]	; (80021dc <__libc_init_array+0x38>)
 80021a8:	4c0d      	ldr	r4, [pc, #52]	; (80021e0 <__libc_init_array+0x3c>)
 80021aa:	1b64      	subs	r4, r4, r5
 80021ac:	10a4      	asrs	r4, r4, #2
 80021ae:	2600      	movs	r6, #0
 80021b0:	42a6      	cmp	r6, r4
 80021b2:	d109      	bne.n	80021c8 <__libc_init_array+0x24>
 80021b4:	4d0b      	ldr	r5, [pc, #44]	; (80021e4 <__libc_init_array+0x40>)
 80021b6:	4c0c      	ldr	r4, [pc, #48]	; (80021e8 <__libc_init_array+0x44>)
 80021b8:	f000 fbae 	bl	8002918 <_init>
 80021bc:	1b64      	subs	r4, r4, r5
 80021be:	10a4      	asrs	r4, r4, #2
 80021c0:	2600      	movs	r6, #0
 80021c2:	42a6      	cmp	r6, r4
 80021c4:	d105      	bne.n	80021d2 <__libc_init_array+0x2e>
 80021c6:	bd70      	pop	{r4, r5, r6, pc}
 80021c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80021cc:	4798      	blx	r3
 80021ce:	3601      	adds	r6, #1
 80021d0:	e7ee      	b.n	80021b0 <__libc_init_array+0xc>
 80021d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80021d6:	4798      	blx	r3
 80021d8:	3601      	adds	r6, #1
 80021da:	e7f2      	b.n	80021c2 <__libc_init_array+0x1e>
 80021dc:	08002b54 	.word	0x08002b54
 80021e0:	08002b54 	.word	0x08002b54
 80021e4:	08002b54 	.word	0x08002b54
 80021e8:	08002b58 	.word	0x08002b58

080021ec <__retarget_lock_acquire_recursive>:
 80021ec:	4770      	bx	lr

080021ee <__retarget_lock_release_recursive>:
 80021ee:	4770      	bx	lr

080021f0 <_free_r>:
 80021f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80021f2:	2900      	cmp	r1, #0
 80021f4:	d044      	beq.n	8002280 <_free_r+0x90>
 80021f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80021fa:	9001      	str	r0, [sp, #4]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	f1a1 0404 	sub.w	r4, r1, #4
 8002202:	bfb8      	it	lt
 8002204:	18e4      	addlt	r4, r4, r3
 8002206:	f7ff ff6f 	bl	80020e8 <__malloc_lock>
 800220a:	4a1e      	ldr	r2, [pc, #120]	; (8002284 <_free_r+0x94>)
 800220c:	9801      	ldr	r0, [sp, #4]
 800220e:	6813      	ldr	r3, [r2, #0]
 8002210:	b933      	cbnz	r3, 8002220 <_free_r+0x30>
 8002212:	6063      	str	r3, [r4, #4]
 8002214:	6014      	str	r4, [r2, #0]
 8002216:	b003      	add	sp, #12
 8002218:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800221c:	f7ff bf6a 	b.w	80020f4 <__malloc_unlock>
 8002220:	42a3      	cmp	r3, r4
 8002222:	d908      	bls.n	8002236 <_free_r+0x46>
 8002224:	6825      	ldr	r5, [r4, #0]
 8002226:	1961      	adds	r1, r4, r5
 8002228:	428b      	cmp	r3, r1
 800222a:	bf01      	itttt	eq
 800222c:	6819      	ldreq	r1, [r3, #0]
 800222e:	685b      	ldreq	r3, [r3, #4]
 8002230:	1949      	addeq	r1, r1, r5
 8002232:	6021      	streq	r1, [r4, #0]
 8002234:	e7ed      	b.n	8002212 <_free_r+0x22>
 8002236:	461a      	mov	r2, r3
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	b10b      	cbz	r3, 8002240 <_free_r+0x50>
 800223c:	42a3      	cmp	r3, r4
 800223e:	d9fa      	bls.n	8002236 <_free_r+0x46>
 8002240:	6811      	ldr	r1, [r2, #0]
 8002242:	1855      	adds	r5, r2, r1
 8002244:	42a5      	cmp	r5, r4
 8002246:	d10b      	bne.n	8002260 <_free_r+0x70>
 8002248:	6824      	ldr	r4, [r4, #0]
 800224a:	4421      	add	r1, r4
 800224c:	1854      	adds	r4, r2, r1
 800224e:	42a3      	cmp	r3, r4
 8002250:	6011      	str	r1, [r2, #0]
 8002252:	d1e0      	bne.n	8002216 <_free_r+0x26>
 8002254:	681c      	ldr	r4, [r3, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	6053      	str	r3, [r2, #4]
 800225a:	440c      	add	r4, r1
 800225c:	6014      	str	r4, [r2, #0]
 800225e:	e7da      	b.n	8002216 <_free_r+0x26>
 8002260:	d902      	bls.n	8002268 <_free_r+0x78>
 8002262:	230c      	movs	r3, #12
 8002264:	6003      	str	r3, [r0, #0]
 8002266:	e7d6      	b.n	8002216 <_free_r+0x26>
 8002268:	6825      	ldr	r5, [r4, #0]
 800226a:	1961      	adds	r1, r4, r5
 800226c:	428b      	cmp	r3, r1
 800226e:	bf04      	itt	eq
 8002270:	6819      	ldreq	r1, [r3, #0]
 8002272:	685b      	ldreq	r3, [r3, #4]
 8002274:	6063      	str	r3, [r4, #4]
 8002276:	bf04      	itt	eq
 8002278:	1949      	addeq	r1, r1, r5
 800227a:	6021      	streq	r1, [r4, #0]
 800227c:	6054      	str	r4, [r2, #4]
 800227e:	e7ca      	b.n	8002216 <_free_r+0x26>
 8002280:	b003      	add	sp, #12
 8002282:	bd30      	pop	{r4, r5, pc}
 8002284:	20000584 	.word	0x20000584

08002288 <__ssputs_r>:
 8002288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800228c:	688e      	ldr	r6, [r1, #8]
 800228e:	461f      	mov	r7, r3
 8002290:	42be      	cmp	r6, r7
 8002292:	680b      	ldr	r3, [r1, #0]
 8002294:	4682      	mov	sl, r0
 8002296:	460c      	mov	r4, r1
 8002298:	4690      	mov	r8, r2
 800229a:	d82c      	bhi.n	80022f6 <__ssputs_r+0x6e>
 800229c:	898a      	ldrh	r2, [r1, #12]
 800229e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80022a2:	d026      	beq.n	80022f2 <__ssputs_r+0x6a>
 80022a4:	6965      	ldr	r5, [r4, #20]
 80022a6:	6909      	ldr	r1, [r1, #16]
 80022a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80022ac:	eba3 0901 	sub.w	r9, r3, r1
 80022b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80022b4:	1c7b      	adds	r3, r7, #1
 80022b6:	444b      	add	r3, r9
 80022b8:	106d      	asrs	r5, r5, #1
 80022ba:	429d      	cmp	r5, r3
 80022bc:	bf38      	it	cc
 80022be:	461d      	movcc	r5, r3
 80022c0:	0553      	lsls	r3, r2, #21
 80022c2:	d527      	bpl.n	8002314 <__ssputs_r+0x8c>
 80022c4:	4629      	mov	r1, r5
 80022c6:	f7ff fe8f 	bl	8001fe8 <_malloc_r>
 80022ca:	4606      	mov	r6, r0
 80022cc:	b360      	cbz	r0, 8002328 <__ssputs_r+0xa0>
 80022ce:	6921      	ldr	r1, [r4, #16]
 80022d0:	464a      	mov	r2, r9
 80022d2:	f000 fadb 	bl	800288c <memcpy>
 80022d6:	89a3      	ldrh	r3, [r4, #12]
 80022d8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80022dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022e0:	81a3      	strh	r3, [r4, #12]
 80022e2:	6126      	str	r6, [r4, #16]
 80022e4:	6165      	str	r5, [r4, #20]
 80022e6:	444e      	add	r6, r9
 80022e8:	eba5 0509 	sub.w	r5, r5, r9
 80022ec:	6026      	str	r6, [r4, #0]
 80022ee:	60a5      	str	r5, [r4, #8]
 80022f0:	463e      	mov	r6, r7
 80022f2:	42be      	cmp	r6, r7
 80022f4:	d900      	bls.n	80022f8 <__ssputs_r+0x70>
 80022f6:	463e      	mov	r6, r7
 80022f8:	6820      	ldr	r0, [r4, #0]
 80022fa:	4632      	mov	r2, r6
 80022fc:	4641      	mov	r1, r8
 80022fe:	f000 faab 	bl	8002858 <memmove>
 8002302:	68a3      	ldr	r3, [r4, #8]
 8002304:	1b9b      	subs	r3, r3, r6
 8002306:	60a3      	str	r3, [r4, #8]
 8002308:	6823      	ldr	r3, [r4, #0]
 800230a:	4433      	add	r3, r6
 800230c:	6023      	str	r3, [r4, #0]
 800230e:	2000      	movs	r0, #0
 8002310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002314:	462a      	mov	r2, r5
 8002316:	f000 fac7 	bl	80028a8 <_realloc_r>
 800231a:	4606      	mov	r6, r0
 800231c:	2800      	cmp	r0, #0
 800231e:	d1e0      	bne.n	80022e2 <__ssputs_r+0x5a>
 8002320:	6921      	ldr	r1, [r4, #16]
 8002322:	4650      	mov	r0, sl
 8002324:	f7ff ff64 	bl	80021f0 <_free_r>
 8002328:	230c      	movs	r3, #12
 800232a:	f8ca 3000 	str.w	r3, [sl]
 800232e:	89a3      	ldrh	r3, [r4, #12]
 8002330:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002334:	81a3      	strh	r3, [r4, #12]
 8002336:	f04f 30ff 	mov.w	r0, #4294967295
 800233a:	e7e9      	b.n	8002310 <__ssputs_r+0x88>

0800233c <_svfiprintf_r>:
 800233c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002340:	4698      	mov	r8, r3
 8002342:	898b      	ldrh	r3, [r1, #12]
 8002344:	061b      	lsls	r3, r3, #24
 8002346:	b09d      	sub	sp, #116	; 0x74
 8002348:	4607      	mov	r7, r0
 800234a:	460d      	mov	r5, r1
 800234c:	4614      	mov	r4, r2
 800234e:	d50e      	bpl.n	800236e <_svfiprintf_r+0x32>
 8002350:	690b      	ldr	r3, [r1, #16]
 8002352:	b963      	cbnz	r3, 800236e <_svfiprintf_r+0x32>
 8002354:	2140      	movs	r1, #64	; 0x40
 8002356:	f7ff fe47 	bl	8001fe8 <_malloc_r>
 800235a:	6028      	str	r0, [r5, #0]
 800235c:	6128      	str	r0, [r5, #16]
 800235e:	b920      	cbnz	r0, 800236a <_svfiprintf_r+0x2e>
 8002360:	230c      	movs	r3, #12
 8002362:	603b      	str	r3, [r7, #0]
 8002364:	f04f 30ff 	mov.w	r0, #4294967295
 8002368:	e0d0      	b.n	800250c <_svfiprintf_r+0x1d0>
 800236a:	2340      	movs	r3, #64	; 0x40
 800236c:	616b      	str	r3, [r5, #20]
 800236e:	2300      	movs	r3, #0
 8002370:	9309      	str	r3, [sp, #36]	; 0x24
 8002372:	2320      	movs	r3, #32
 8002374:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002378:	f8cd 800c 	str.w	r8, [sp, #12]
 800237c:	2330      	movs	r3, #48	; 0x30
 800237e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002524 <_svfiprintf_r+0x1e8>
 8002382:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002386:	f04f 0901 	mov.w	r9, #1
 800238a:	4623      	mov	r3, r4
 800238c:	469a      	mov	sl, r3
 800238e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002392:	b10a      	cbz	r2, 8002398 <_svfiprintf_r+0x5c>
 8002394:	2a25      	cmp	r2, #37	; 0x25
 8002396:	d1f9      	bne.n	800238c <_svfiprintf_r+0x50>
 8002398:	ebba 0b04 	subs.w	fp, sl, r4
 800239c:	d00b      	beq.n	80023b6 <_svfiprintf_r+0x7a>
 800239e:	465b      	mov	r3, fp
 80023a0:	4622      	mov	r2, r4
 80023a2:	4629      	mov	r1, r5
 80023a4:	4638      	mov	r0, r7
 80023a6:	f7ff ff6f 	bl	8002288 <__ssputs_r>
 80023aa:	3001      	adds	r0, #1
 80023ac:	f000 80a9 	beq.w	8002502 <_svfiprintf_r+0x1c6>
 80023b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80023b2:	445a      	add	r2, fp
 80023b4:	9209      	str	r2, [sp, #36]	; 0x24
 80023b6:	f89a 3000 	ldrb.w	r3, [sl]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f000 80a1 	beq.w	8002502 <_svfiprintf_r+0x1c6>
 80023c0:	2300      	movs	r3, #0
 80023c2:	f04f 32ff 	mov.w	r2, #4294967295
 80023c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80023ca:	f10a 0a01 	add.w	sl, sl, #1
 80023ce:	9304      	str	r3, [sp, #16]
 80023d0:	9307      	str	r3, [sp, #28]
 80023d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80023d6:	931a      	str	r3, [sp, #104]	; 0x68
 80023d8:	4654      	mov	r4, sl
 80023da:	2205      	movs	r2, #5
 80023dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80023e0:	4850      	ldr	r0, [pc, #320]	; (8002524 <_svfiprintf_r+0x1e8>)
 80023e2:	f7fd fefd 	bl	80001e0 <memchr>
 80023e6:	9a04      	ldr	r2, [sp, #16]
 80023e8:	b9d8      	cbnz	r0, 8002422 <_svfiprintf_r+0xe6>
 80023ea:	06d0      	lsls	r0, r2, #27
 80023ec:	bf44      	itt	mi
 80023ee:	2320      	movmi	r3, #32
 80023f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80023f4:	0711      	lsls	r1, r2, #28
 80023f6:	bf44      	itt	mi
 80023f8:	232b      	movmi	r3, #43	; 0x2b
 80023fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80023fe:	f89a 3000 	ldrb.w	r3, [sl]
 8002402:	2b2a      	cmp	r3, #42	; 0x2a
 8002404:	d015      	beq.n	8002432 <_svfiprintf_r+0xf6>
 8002406:	9a07      	ldr	r2, [sp, #28]
 8002408:	4654      	mov	r4, sl
 800240a:	2000      	movs	r0, #0
 800240c:	f04f 0c0a 	mov.w	ip, #10
 8002410:	4621      	mov	r1, r4
 8002412:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002416:	3b30      	subs	r3, #48	; 0x30
 8002418:	2b09      	cmp	r3, #9
 800241a:	d94d      	bls.n	80024b8 <_svfiprintf_r+0x17c>
 800241c:	b1b0      	cbz	r0, 800244c <_svfiprintf_r+0x110>
 800241e:	9207      	str	r2, [sp, #28]
 8002420:	e014      	b.n	800244c <_svfiprintf_r+0x110>
 8002422:	eba0 0308 	sub.w	r3, r0, r8
 8002426:	fa09 f303 	lsl.w	r3, r9, r3
 800242a:	4313      	orrs	r3, r2
 800242c:	9304      	str	r3, [sp, #16]
 800242e:	46a2      	mov	sl, r4
 8002430:	e7d2      	b.n	80023d8 <_svfiprintf_r+0x9c>
 8002432:	9b03      	ldr	r3, [sp, #12]
 8002434:	1d19      	adds	r1, r3, #4
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	9103      	str	r1, [sp, #12]
 800243a:	2b00      	cmp	r3, #0
 800243c:	bfbb      	ittet	lt
 800243e:	425b      	neglt	r3, r3
 8002440:	f042 0202 	orrlt.w	r2, r2, #2
 8002444:	9307      	strge	r3, [sp, #28]
 8002446:	9307      	strlt	r3, [sp, #28]
 8002448:	bfb8      	it	lt
 800244a:	9204      	strlt	r2, [sp, #16]
 800244c:	7823      	ldrb	r3, [r4, #0]
 800244e:	2b2e      	cmp	r3, #46	; 0x2e
 8002450:	d10c      	bne.n	800246c <_svfiprintf_r+0x130>
 8002452:	7863      	ldrb	r3, [r4, #1]
 8002454:	2b2a      	cmp	r3, #42	; 0x2a
 8002456:	d134      	bne.n	80024c2 <_svfiprintf_r+0x186>
 8002458:	9b03      	ldr	r3, [sp, #12]
 800245a:	1d1a      	adds	r2, r3, #4
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	9203      	str	r2, [sp, #12]
 8002460:	2b00      	cmp	r3, #0
 8002462:	bfb8      	it	lt
 8002464:	f04f 33ff 	movlt.w	r3, #4294967295
 8002468:	3402      	adds	r4, #2
 800246a:	9305      	str	r3, [sp, #20]
 800246c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8002534 <_svfiprintf_r+0x1f8>
 8002470:	7821      	ldrb	r1, [r4, #0]
 8002472:	2203      	movs	r2, #3
 8002474:	4650      	mov	r0, sl
 8002476:	f7fd feb3 	bl	80001e0 <memchr>
 800247a:	b138      	cbz	r0, 800248c <_svfiprintf_r+0x150>
 800247c:	9b04      	ldr	r3, [sp, #16]
 800247e:	eba0 000a 	sub.w	r0, r0, sl
 8002482:	2240      	movs	r2, #64	; 0x40
 8002484:	4082      	lsls	r2, r0
 8002486:	4313      	orrs	r3, r2
 8002488:	3401      	adds	r4, #1
 800248a:	9304      	str	r3, [sp, #16]
 800248c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002490:	4825      	ldr	r0, [pc, #148]	; (8002528 <_svfiprintf_r+0x1ec>)
 8002492:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002496:	2206      	movs	r2, #6
 8002498:	f7fd fea2 	bl	80001e0 <memchr>
 800249c:	2800      	cmp	r0, #0
 800249e:	d038      	beq.n	8002512 <_svfiprintf_r+0x1d6>
 80024a0:	4b22      	ldr	r3, [pc, #136]	; (800252c <_svfiprintf_r+0x1f0>)
 80024a2:	bb1b      	cbnz	r3, 80024ec <_svfiprintf_r+0x1b0>
 80024a4:	9b03      	ldr	r3, [sp, #12]
 80024a6:	3307      	adds	r3, #7
 80024a8:	f023 0307 	bic.w	r3, r3, #7
 80024ac:	3308      	adds	r3, #8
 80024ae:	9303      	str	r3, [sp, #12]
 80024b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80024b2:	4433      	add	r3, r6
 80024b4:	9309      	str	r3, [sp, #36]	; 0x24
 80024b6:	e768      	b.n	800238a <_svfiprintf_r+0x4e>
 80024b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80024bc:	460c      	mov	r4, r1
 80024be:	2001      	movs	r0, #1
 80024c0:	e7a6      	b.n	8002410 <_svfiprintf_r+0xd4>
 80024c2:	2300      	movs	r3, #0
 80024c4:	3401      	adds	r4, #1
 80024c6:	9305      	str	r3, [sp, #20]
 80024c8:	4619      	mov	r1, r3
 80024ca:	f04f 0c0a 	mov.w	ip, #10
 80024ce:	4620      	mov	r0, r4
 80024d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80024d4:	3a30      	subs	r2, #48	; 0x30
 80024d6:	2a09      	cmp	r2, #9
 80024d8:	d903      	bls.n	80024e2 <_svfiprintf_r+0x1a6>
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d0c6      	beq.n	800246c <_svfiprintf_r+0x130>
 80024de:	9105      	str	r1, [sp, #20]
 80024e0:	e7c4      	b.n	800246c <_svfiprintf_r+0x130>
 80024e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80024e6:	4604      	mov	r4, r0
 80024e8:	2301      	movs	r3, #1
 80024ea:	e7f0      	b.n	80024ce <_svfiprintf_r+0x192>
 80024ec:	ab03      	add	r3, sp, #12
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	462a      	mov	r2, r5
 80024f2:	4b0f      	ldr	r3, [pc, #60]	; (8002530 <_svfiprintf_r+0x1f4>)
 80024f4:	a904      	add	r1, sp, #16
 80024f6:	4638      	mov	r0, r7
 80024f8:	f3af 8000 	nop.w
 80024fc:	1c42      	adds	r2, r0, #1
 80024fe:	4606      	mov	r6, r0
 8002500:	d1d6      	bne.n	80024b0 <_svfiprintf_r+0x174>
 8002502:	89ab      	ldrh	r3, [r5, #12]
 8002504:	065b      	lsls	r3, r3, #25
 8002506:	f53f af2d 	bmi.w	8002364 <_svfiprintf_r+0x28>
 800250a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800250c:	b01d      	add	sp, #116	; 0x74
 800250e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002512:	ab03      	add	r3, sp, #12
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	462a      	mov	r2, r5
 8002518:	4b05      	ldr	r3, [pc, #20]	; (8002530 <_svfiprintf_r+0x1f4>)
 800251a:	a904      	add	r1, sp, #16
 800251c:	4638      	mov	r0, r7
 800251e:	f000 f879 	bl	8002614 <_printf_i>
 8002522:	e7eb      	b.n	80024fc <_svfiprintf_r+0x1c0>
 8002524:	08002b17 	.word	0x08002b17
 8002528:	08002b21 	.word	0x08002b21
 800252c:	00000000 	.word	0x00000000
 8002530:	08002289 	.word	0x08002289
 8002534:	08002b1d 	.word	0x08002b1d

08002538 <_printf_common>:
 8002538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800253c:	4616      	mov	r6, r2
 800253e:	4699      	mov	r9, r3
 8002540:	688a      	ldr	r2, [r1, #8]
 8002542:	690b      	ldr	r3, [r1, #16]
 8002544:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002548:	4293      	cmp	r3, r2
 800254a:	bfb8      	it	lt
 800254c:	4613      	movlt	r3, r2
 800254e:	6033      	str	r3, [r6, #0]
 8002550:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002554:	4607      	mov	r7, r0
 8002556:	460c      	mov	r4, r1
 8002558:	b10a      	cbz	r2, 800255e <_printf_common+0x26>
 800255a:	3301      	adds	r3, #1
 800255c:	6033      	str	r3, [r6, #0]
 800255e:	6823      	ldr	r3, [r4, #0]
 8002560:	0699      	lsls	r1, r3, #26
 8002562:	bf42      	ittt	mi
 8002564:	6833      	ldrmi	r3, [r6, #0]
 8002566:	3302      	addmi	r3, #2
 8002568:	6033      	strmi	r3, [r6, #0]
 800256a:	6825      	ldr	r5, [r4, #0]
 800256c:	f015 0506 	ands.w	r5, r5, #6
 8002570:	d106      	bne.n	8002580 <_printf_common+0x48>
 8002572:	f104 0a19 	add.w	sl, r4, #25
 8002576:	68e3      	ldr	r3, [r4, #12]
 8002578:	6832      	ldr	r2, [r6, #0]
 800257a:	1a9b      	subs	r3, r3, r2
 800257c:	42ab      	cmp	r3, r5
 800257e:	dc26      	bgt.n	80025ce <_printf_common+0x96>
 8002580:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002584:	1e13      	subs	r3, r2, #0
 8002586:	6822      	ldr	r2, [r4, #0]
 8002588:	bf18      	it	ne
 800258a:	2301      	movne	r3, #1
 800258c:	0692      	lsls	r2, r2, #26
 800258e:	d42b      	bmi.n	80025e8 <_printf_common+0xb0>
 8002590:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002594:	4649      	mov	r1, r9
 8002596:	4638      	mov	r0, r7
 8002598:	47c0      	blx	r8
 800259a:	3001      	adds	r0, #1
 800259c:	d01e      	beq.n	80025dc <_printf_common+0xa4>
 800259e:	6823      	ldr	r3, [r4, #0]
 80025a0:	6922      	ldr	r2, [r4, #16]
 80025a2:	f003 0306 	and.w	r3, r3, #6
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	bf02      	ittt	eq
 80025aa:	68e5      	ldreq	r5, [r4, #12]
 80025ac:	6833      	ldreq	r3, [r6, #0]
 80025ae:	1aed      	subeq	r5, r5, r3
 80025b0:	68a3      	ldr	r3, [r4, #8]
 80025b2:	bf0c      	ite	eq
 80025b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80025b8:	2500      	movne	r5, #0
 80025ba:	4293      	cmp	r3, r2
 80025bc:	bfc4      	itt	gt
 80025be:	1a9b      	subgt	r3, r3, r2
 80025c0:	18ed      	addgt	r5, r5, r3
 80025c2:	2600      	movs	r6, #0
 80025c4:	341a      	adds	r4, #26
 80025c6:	42b5      	cmp	r5, r6
 80025c8:	d11a      	bne.n	8002600 <_printf_common+0xc8>
 80025ca:	2000      	movs	r0, #0
 80025cc:	e008      	b.n	80025e0 <_printf_common+0xa8>
 80025ce:	2301      	movs	r3, #1
 80025d0:	4652      	mov	r2, sl
 80025d2:	4649      	mov	r1, r9
 80025d4:	4638      	mov	r0, r7
 80025d6:	47c0      	blx	r8
 80025d8:	3001      	adds	r0, #1
 80025da:	d103      	bne.n	80025e4 <_printf_common+0xac>
 80025dc:	f04f 30ff 	mov.w	r0, #4294967295
 80025e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025e4:	3501      	adds	r5, #1
 80025e6:	e7c6      	b.n	8002576 <_printf_common+0x3e>
 80025e8:	18e1      	adds	r1, r4, r3
 80025ea:	1c5a      	adds	r2, r3, #1
 80025ec:	2030      	movs	r0, #48	; 0x30
 80025ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80025f2:	4422      	add	r2, r4
 80025f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80025f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80025fc:	3302      	adds	r3, #2
 80025fe:	e7c7      	b.n	8002590 <_printf_common+0x58>
 8002600:	2301      	movs	r3, #1
 8002602:	4622      	mov	r2, r4
 8002604:	4649      	mov	r1, r9
 8002606:	4638      	mov	r0, r7
 8002608:	47c0      	blx	r8
 800260a:	3001      	adds	r0, #1
 800260c:	d0e6      	beq.n	80025dc <_printf_common+0xa4>
 800260e:	3601      	adds	r6, #1
 8002610:	e7d9      	b.n	80025c6 <_printf_common+0x8e>
	...

08002614 <_printf_i>:
 8002614:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002618:	7e0f      	ldrb	r7, [r1, #24]
 800261a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800261c:	2f78      	cmp	r7, #120	; 0x78
 800261e:	4691      	mov	r9, r2
 8002620:	4680      	mov	r8, r0
 8002622:	460c      	mov	r4, r1
 8002624:	469a      	mov	sl, r3
 8002626:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800262a:	d807      	bhi.n	800263c <_printf_i+0x28>
 800262c:	2f62      	cmp	r7, #98	; 0x62
 800262e:	d80a      	bhi.n	8002646 <_printf_i+0x32>
 8002630:	2f00      	cmp	r7, #0
 8002632:	f000 80d4 	beq.w	80027de <_printf_i+0x1ca>
 8002636:	2f58      	cmp	r7, #88	; 0x58
 8002638:	f000 80c0 	beq.w	80027bc <_printf_i+0x1a8>
 800263c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002640:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002644:	e03a      	b.n	80026bc <_printf_i+0xa8>
 8002646:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800264a:	2b15      	cmp	r3, #21
 800264c:	d8f6      	bhi.n	800263c <_printf_i+0x28>
 800264e:	a101      	add	r1, pc, #4	; (adr r1, 8002654 <_printf_i+0x40>)
 8002650:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002654:	080026ad 	.word	0x080026ad
 8002658:	080026c1 	.word	0x080026c1
 800265c:	0800263d 	.word	0x0800263d
 8002660:	0800263d 	.word	0x0800263d
 8002664:	0800263d 	.word	0x0800263d
 8002668:	0800263d 	.word	0x0800263d
 800266c:	080026c1 	.word	0x080026c1
 8002670:	0800263d 	.word	0x0800263d
 8002674:	0800263d 	.word	0x0800263d
 8002678:	0800263d 	.word	0x0800263d
 800267c:	0800263d 	.word	0x0800263d
 8002680:	080027c5 	.word	0x080027c5
 8002684:	080026ed 	.word	0x080026ed
 8002688:	0800277f 	.word	0x0800277f
 800268c:	0800263d 	.word	0x0800263d
 8002690:	0800263d 	.word	0x0800263d
 8002694:	080027e7 	.word	0x080027e7
 8002698:	0800263d 	.word	0x0800263d
 800269c:	080026ed 	.word	0x080026ed
 80026a0:	0800263d 	.word	0x0800263d
 80026a4:	0800263d 	.word	0x0800263d
 80026a8:	08002787 	.word	0x08002787
 80026ac:	682b      	ldr	r3, [r5, #0]
 80026ae:	1d1a      	adds	r2, r3, #4
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	602a      	str	r2, [r5, #0]
 80026b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80026b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80026bc:	2301      	movs	r3, #1
 80026be:	e09f      	b.n	8002800 <_printf_i+0x1ec>
 80026c0:	6820      	ldr	r0, [r4, #0]
 80026c2:	682b      	ldr	r3, [r5, #0]
 80026c4:	0607      	lsls	r7, r0, #24
 80026c6:	f103 0104 	add.w	r1, r3, #4
 80026ca:	6029      	str	r1, [r5, #0]
 80026cc:	d501      	bpl.n	80026d2 <_printf_i+0xbe>
 80026ce:	681e      	ldr	r6, [r3, #0]
 80026d0:	e003      	b.n	80026da <_printf_i+0xc6>
 80026d2:	0646      	lsls	r6, r0, #25
 80026d4:	d5fb      	bpl.n	80026ce <_printf_i+0xba>
 80026d6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80026da:	2e00      	cmp	r6, #0
 80026dc:	da03      	bge.n	80026e6 <_printf_i+0xd2>
 80026de:	232d      	movs	r3, #45	; 0x2d
 80026e0:	4276      	negs	r6, r6
 80026e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80026e6:	485a      	ldr	r0, [pc, #360]	; (8002850 <_printf_i+0x23c>)
 80026e8:	230a      	movs	r3, #10
 80026ea:	e012      	b.n	8002712 <_printf_i+0xfe>
 80026ec:	682b      	ldr	r3, [r5, #0]
 80026ee:	6820      	ldr	r0, [r4, #0]
 80026f0:	1d19      	adds	r1, r3, #4
 80026f2:	6029      	str	r1, [r5, #0]
 80026f4:	0605      	lsls	r5, r0, #24
 80026f6:	d501      	bpl.n	80026fc <_printf_i+0xe8>
 80026f8:	681e      	ldr	r6, [r3, #0]
 80026fa:	e002      	b.n	8002702 <_printf_i+0xee>
 80026fc:	0641      	lsls	r1, r0, #25
 80026fe:	d5fb      	bpl.n	80026f8 <_printf_i+0xe4>
 8002700:	881e      	ldrh	r6, [r3, #0]
 8002702:	4853      	ldr	r0, [pc, #332]	; (8002850 <_printf_i+0x23c>)
 8002704:	2f6f      	cmp	r7, #111	; 0x6f
 8002706:	bf0c      	ite	eq
 8002708:	2308      	moveq	r3, #8
 800270a:	230a      	movne	r3, #10
 800270c:	2100      	movs	r1, #0
 800270e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002712:	6865      	ldr	r5, [r4, #4]
 8002714:	60a5      	str	r5, [r4, #8]
 8002716:	2d00      	cmp	r5, #0
 8002718:	bfa2      	ittt	ge
 800271a:	6821      	ldrge	r1, [r4, #0]
 800271c:	f021 0104 	bicge.w	r1, r1, #4
 8002720:	6021      	strge	r1, [r4, #0]
 8002722:	b90e      	cbnz	r6, 8002728 <_printf_i+0x114>
 8002724:	2d00      	cmp	r5, #0
 8002726:	d04b      	beq.n	80027c0 <_printf_i+0x1ac>
 8002728:	4615      	mov	r5, r2
 800272a:	fbb6 f1f3 	udiv	r1, r6, r3
 800272e:	fb03 6711 	mls	r7, r3, r1, r6
 8002732:	5dc7      	ldrb	r7, [r0, r7]
 8002734:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002738:	4637      	mov	r7, r6
 800273a:	42bb      	cmp	r3, r7
 800273c:	460e      	mov	r6, r1
 800273e:	d9f4      	bls.n	800272a <_printf_i+0x116>
 8002740:	2b08      	cmp	r3, #8
 8002742:	d10b      	bne.n	800275c <_printf_i+0x148>
 8002744:	6823      	ldr	r3, [r4, #0]
 8002746:	07de      	lsls	r6, r3, #31
 8002748:	d508      	bpl.n	800275c <_printf_i+0x148>
 800274a:	6923      	ldr	r3, [r4, #16]
 800274c:	6861      	ldr	r1, [r4, #4]
 800274e:	4299      	cmp	r1, r3
 8002750:	bfde      	ittt	le
 8002752:	2330      	movle	r3, #48	; 0x30
 8002754:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002758:	f105 35ff 	addle.w	r5, r5, #4294967295
 800275c:	1b52      	subs	r2, r2, r5
 800275e:	6122      	str	r2, [r4, #16]
 8002760:	f8cd a000 	str.w	sl, [sp]
 8002764:	464b      	mov	r3, r9
 8002766:	aa03      	add	r2, sp, #12
 8002768:	4621      	mov	r1, r4
 800276a:	4640      	mov	r0, r8
 800276c:	f7ff fee4 	bl	8002538 <_printf_common>
 8002770:	3001      	adds	r0, #1
 8002772:	d14a      	bne.n	800280a <_printf_i+0x1f6>
 8002774:	f04f 30ff 	mov.w	r0, #4294967295
 8002778:	b004      	add	sp, #16
 800277a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800277e:	6823      	ldr	r3, [r4, #0]
 8002780:	f043 0320 	orr.w	r3, r3, #32
 8002784:	6023      	str	r3, [r4, #0]
 8002786:	4833      	ldr	r0, [pc, #204]	; (8002854 <_printf_i+0x240>)
 8002788:	2778      	movs	r7, #120	; 0x78
 800278a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800278e:	6823      	ldr	r3, [r4, #0]
 8002790:	6829      	ldr	r1, [r5, #0]
 8002792:	061f      	lsls	r7, r3, #24
 8002794:	f851 6b04 	ldr.w	r6, [r1], #4
 8002798:	d402      	bmi.n	80027a0 <_printf_i+0x18c>
 800279a:	065f      	lsls	r7, r3, #25
 800279c:	bf48      	it	mi
 800279e:	b2b6      	uxthmi	r6, r6
 80027a0:	07df      	lsls	r7, r3, #31
 80027a2:	bf48      	it	mi
 80027a4:	f043 0320 	orrmi.w	r3, r3, #32
 80027a8:	6029      	str	r1, [r5, #0]
 80027aa:	bf48      	it	mi
 80027ac:	6023      	strmi	r3, [r4, #0]
 80027ae:	b91e      	cbnz	r6, 80027b8 <_printf_i+0x1a4>
 80027b0:	6823      	ldr	r3, [r4, #0]
 80027b2:	f023 0320 	bic.w	r3, r3, #32
 80027b6:	6023      	str	r3, [r4, #0]
 80027b8:	2310      	movs	r3, #16
 80027ba:	e7a7      	b.n	800270c <_printf_i+0xf8>
 80027bc:	4824      	ldr	r0, [pc, #144]	; (8002850 <_printf_i+0x23c>)
 80027be:	e7e4      	b.n	800278a <_printf_i+0x176>
 80027c0:	4615      	mov	r5, r2
 80027c2:	e7bd      	b.n	8002740 <_printf_i+0x12c>
 80027c4:	682b      	ldr	r3, [r5, #0]
 80027c6:	6826      	ldr	r6, [r4, #0]
 80027c8:	6961      	ldr	r1, [r4, #20]
 80027ca:	1d18      	adds	r0, r3, #4
 80027cc:	6028      	str	r0, [r5, #0]
 80027ce:	0635      	lsls	r5, r6, #24
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	d501      	bpl.n	80027d8 <_printf_i+0x1c4>
 80027d4:	6019      	str	r1, [r3, #0]
 80027d6:	e002      	b.n	80027de <_printf_i+0x1ca>
 80027d8:	0670      	lsls	r0, r6, #25
 80027da:	d5fb      	bpl.n	80027d4 <_printf_i+0x1c0>
 80027dc:	8019      	strh	r1, [r3, #0]
 80027de:	2300      	movs	r3, #0
 80027e0:	6123      	str	r3, [r4, #16]
 80027e2:	4615      	mov	r5, r2
 80027e4:	e7bc      	b.n	8002760 <_printf_i+0x14c>
 80027e6:	682b      	ldr	r3, [r5, #0]
 80027e8:	1d1a      	adds	r2, r3, #4
 80027ea:	602a      	str	r2, [r5, #0]
 80027ec:	681d      	ldr	r5, [r3, #0]
 80027ee:	6862      	ldr	r2, [r4, #4]
 80027f0:	2100      	movs	r1, #0
 80027f2:	4628      	mov	r0, r5
 80027f4:	f7fd fcf4 	bl	80001e0 <memchr>
 80027f8:	b108      	cbz	r0, 80027fe <_printf_i+0x1ea>
 80027fa:	1b40      	subs	r0, r0, r5
 80027fc:	6060      	str	r0, [r4, #4]
 80027fe:	6863      	ldr	r3, [r4, #4]
 8002800:	6123      	str	r3, [r4, #16]
 8002802:	2300      	movs	r3, #0
 8002804:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002808:	e7aa      	b.n	8002760 <_printf_i+0x14c>
 800280a:	6923      	ldr	r3, [r4, #16]
 800280c:	462a      	mov	r2, r5
 800280e:	4649      	mov	r1, r9
 8002810:	4640      	mov	r0, r8
 8002812:	47d0      	blx	sl
 8002814:	3001      	adds	r0, #1
 8002816:	d0ad      	beq.n	8002774 <_printf_i+0x160>
 8002818:	6823      	ldr	r3, [r4, #0]
 800281a:	079b      	lsls	r3, r3, #30
 800281c:	d413      	bmi.n	8002846 <_printf_i+0x232>
 800281e:	68e0      	ldr	r0, [r4, #12]
 8002820:	9b03      	ldr	r3, [sp, #12]
 8002822:	4298      	cmp	r0, r3
 8002824:	bfb8      	it	lt
 8002826:	4618      	movlt	r0, r3
 8002828:	e7a6      	b.n	8002778 <_printf_i+0x164>
 800282a:	2301      	movs	r3, #1
 800282c:	4632      	mov	r2, r6
 800282e:	4649      	mov	r1, r9
 8002830:	4640      	mov	r0, r8
 8002832:	47d0      	blx	sl
 8002834:	3001      	adds	r0, #1
 8002836:	d09d      	beq.n	8002774 <_printf_i+0x160>
 8002838:	3501      	adds	r5, #1
 800283a:	68e3      	ldr	r3, [r4, #12]
 800283c:	9903      	ldr	r1, [sp, #12]
 800283e:	1a5b      	subs	r3, r3, r1
 8002840:	42ab      	cmp	r3, r5
 8002842:	dcf2      	bgt.n	800282a <_printf_i+0x216>
 8002844:	e7eb      	b.n	800281e <_printf_i+0x20a>
 8002846:	2500      	movs	r5, #0
 8002848:	f104 0619 	add.w	r6, r4, #25
 800284c:	e7f5      	b.n	800283a <_printf_i+0x226>
 800284e:	bf00      	nop
 8002850:	08002b28 	.word	0x08002b28
 8002854:	08002b39 	.word	0x08002b39

08002858 <memmove>:
 8002858:	4288      	cmp	r0, r1
 800285a:	b510      	push	{r4, lr}
 800285c:	eb01 0402 	add.w	r4, r1, r2
 8002860:	d902      	bls.n	8002868 <memmove+0x10>
 8002862:	4284      	cmp	r4, r0
 8002864:	4623      	mov	r3, r4
 8002866:	d807      	bhi.n	8002878 <memmove+0x20>
 8002868:	1e43      	subs	r3, r0, #1
 800286a:	42a1      	cmp	r1, r4
 800286c:	d008      	beq.n	8002880 <memmove+0x28>
 800286e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002872:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002876:	e7f8      	b.n	800286a <memmove+0x12>
 8002878:	4402      	add	r2, r0
 800287a:	4601      	mov	r1, r0
 800287c:	428a      	cmp	r2, r1
 800287e:	d100      	bne.n	8002882 <memmove+0x2a>
 8002880:	bd10      	pop	{r4, pc}
 8002882:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002886:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800288a:	e7f7      	b.n	800287c <memmove+0x24>

0800288c <memcpy>:
 800288c:	440a      	add	r2, r1
 800288e:	4291      	cmp	r1, r2
 8002890:	f100 33ff 	add.w	r3, r0, #4294967295
 8002894:	d100      	bne.n	8002898 <memcpy+0xc>
 8002896:	4770      	bx	lr
 8002898:	b510      	push	{r4, lr}
 800289a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800289e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80028a2:	4291      	cmp	r1, r2
 80028a4:	d1f9      	bne.n	800289a <memcpy+0xe>
 80028a6:	bd10      	pop	{r4, pc}

080028a8 <_realloc_r>:
 80028a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028ac:	4680      	mov	r8, r0
 80028ae:	4614      	mov	r4, r2
 80028b0:	460e      	mov	r6, r1
 80028b2:	b921      	cbnz	r1, 80028be <_realloc_r+0x16>
 80028b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80028b8:	4611      	mov	r1, r2
 80028ba:	f7ff bb95 	b.w	8001fe8 <_malloc_r>
 80028be:	b92a      	cbnz	r2, 80028cc <_realloc_r+0x24>
 80028c0:	f7ff fc96 	bl	80021f0 <_free_r>
 80028c4:	4625      	mov	r5, r4
 80028c6:	4628      	mov	r0, r5
 80028c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028cc:	f000 f81b 	bl	8002906 <_malloc_usable_size_r>
 80028d0:	4284      	cmp	r4, r0
 80028d2:	4607      	mov	r7, r0
 80028d4:	d802      	bhi.n	80028dc <_realloc_r+0x34>
 80028d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80028da:	d812      	bhi.n	8002902 <_realloc_r+0x5a>
 80028dc:	4621      	mov	r1, r4
 80028de:	4640      	mov	r0, r8
 80028e0:	f7ff fb82 	bl	8001fe8 <_malloc_r>
 80028e4:	4605      	mov	r5, r0
 80028e6:	2800      	cmp	r0, #0
 80028e8:	d0ed      	beq.n	80028c6 <_realloc_r+0x1e>
 80028ea:	42bc      	cmp	r4, r7
 80028ec:	4622      	mov	r2, r4
 80028ee:	4631      	mov	r1, r6
 80028f0:	bf28      	it	cs
 80028f2:	463a      	movcs	r2, r7
 80028f4:	f7ff ffca 	bl	800288c <memcpy>
 80028f8:	4631      	mov	r1, r6
 80028fa:	4640      	mov	r0, r8
 80028fc:	f7ff fc78 	bl	80021f0 <_free_r>
 8002900:	e7e1      	b.n	80028c6 <_realloc_r+0x1e>
 8002902:	4635      	mov	r5, r6
 8002904:	e7df      	b.n	80028c6 <_realloc_r+0x1e>

08002906 <_malloc_usable_size_r>:
 8002906:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800290a:	1f18      	subs	r0, r3, #4
 800290c:	2b00      	cmp	r3, #0
 800290e:	bfbc      	itt	lt
 8002910:	580b      	ldrlt	r3, [r1, r0]
 8002912:	18c0      	addlt	r0, r0, r3
 8002914:	4770      	bx	lr
	...

08002918 <_init>:
 8002918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800291a:	bf00      	nop
 800291c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800291e:	bc08      	pop	{r3}
 8002920:	469e      	mov	lr, r3
 8002922:	4770      	bx	lr

08002924 <_fini>:
 8002924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002926:	bf00      	nop
 8002928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800292a:	bc08      	pop	{r3}
 800292c:	469e      	mov	lr, r3
 800292e:	4770      	bx	lr
