--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml digital_system_n2.twx digital_system_n2.ncd -o
digital_system_n2.twr digital_system_n2.pcf -ucf digital_system_n2.ucf

Design file:              digital_system_n2.ncd
Physical constraint file: digital_system_n2.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_UC
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN_H0      |    2.875(R)|    0.179(R)|CLK_UC_BUFGP      |   0.000|
BTN_H1      |    2.548(R)|    0.444(R)|CLK_UC_BUFGP      |   0.000|
BTN_M0      |    0.879(R)|    0.731(R)|CLK_UC_BUFGP      |   0.000|
BTN_M1      |    2.316(R)|    0.207(R)|CLK_UC_BUFGP      |   0.000|
CLEAR       |    0.710(R)|    0.613(R)|CLK_UC_BUFGP      |   0.000|
DATA<0>     |    1.691(R)|    0.060(R)|CLK_UC_BUFGP      |   0.000|
DATA<1>     |    2.196(R)|    1.076(R)|CLK_UC_BUFGP      |   0.000|
DATA<2>     |    1.723(R)|    1.358(R)|CLK_UC_BUFGP      |   0.000|
DATA<3>     |    1.484(R)|    0.587(R)|CLK_UC_BUFGP      |   0.000|
RST_WATCH   |    2.573(R)|    0.163(R)|CLK_UC_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_UC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_UC         |    5.058|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 12 22:40:45 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 338 MB



