No protocol specified
No protocol specified
SST-Core: Configuration Library Path will read from: /home/ydy/local/sst-core/lib/sst:/home/ydy/local/sst-core/lib/sstcore:/home/ydy/local/sst-elements/lib/sst-elements-library:/home/ydy/scratch/src/sst-elements/src/sst/elements/osseous
0 2
1 2
2 2
3 2
SSTPythonModel: Creating config graph for SST using Python model...
WARNING: Component name 'Bridge:internal_network-Bridge' is not valid
WARNING: Link name 'B0-internal_network-Bridge' is not valid
WARNING: Link name 'B0-internal_network-Bridge' is not valid
WARNING: Link name 'B1-internal_network-Bridge' is not valid
WARNING: Link name 'B1-internal_network-Bridge' is not valid
WARNING: Component name 'Bridge:Ext_Mem_Net-Bridge' is not valid
WARNING: Link name 'B0-Ext_Mem_Net-Bridge' is not valid
WARNING: Link name 'B0-Ext_Mem_Net-Bridge' is not valid
WARNING: Link name 'B1-Ext_Mem_Net-Bridge' is not valid
WARNING: Link name 'B1-Ext_Mem_Net-Bridge' is not valid
SSTPythonModel: Construction of config graph with Python is complete.
 SST Core: #main() My rank is (0.0), on 1/1 nodes/threads
 SST Core: # ------------------------------------------------------------
 SST Core: # Graph construction took 0.041387 seconds.
 SST Core: # Graph contains 22 components
 SST Core: # Graph partitioning took 1.38283e-05 seconds.
 SST Core: # Graph construction and partition raised RSS by 16064 KB
 SST Core: # ------------------------------------------------------------
 SST Core: Signal handlers will be registered for USR1, USR2, INT and TERM...
 SST Core: Signal handler registration is completed
 SST Core:  : StatisticOutputCSV enabled...
ArielComponent[arielcpu.cc:37:ArielCPU] Creating Ariel component...
ArielComponent[arielcpu.cc:43:ArielCPU] Configuring for 2 cores...
ArielComponent[arielcpu.cc:46:ArielCPU] Configuring for check addresses = no
arielmemmgr opal is used!
ArielComponent[arielcpu.cc:119:ArielCPU] Loaded memory manager: cpu:memmgr
ArielComponent[arielcpu.cc:133:ArielCPU] Memory manager construction is completed.
Pin3Frontend[frontend/pin3/pin3frontend.cc:81:Pin3Frontend] Model specifies that there are 0 application arguments
Pin3Frontend[frontend/pin3/pin3frontend.cc:91:Pin3Frontend] Interception and instrumentation of multi-level memory and malloc/free calls is ENABLED.
Pin3Frontend[frontend/pin3/pin3frontend.cc:96:Pin3Frontend] Tracking the stack and dumping on malloc calls is DISABLED.
Pin3Frontend[frontend/pin3/pin3frontend.cc:101:Pin3Frontend] Malloc map file is DISABLED
Pin3Frontend[frontend/pin3/pin3frontend.cc:110:Pin3Frontend] Base pipe name: /tmp/sst_shmem_2193703-0-1804289383
Pin3Frontend[frontend/pin3/pin3frontend.cc:134:Pin3Frontend] Processing application arguments...
Pin3Frontend[frontend/pin3/pin3frontend.cc:264:Pin3Frontend] Completed processing application arguments.
Pin3Frontend[frontend/pin3/pin3frontend.cc:269:Pin3Frontend] Completed initialization of the Ariel CPU.
ArielComponent[arielcpu.cc:169:ArielCPU] Registering ArielCPU clock at 2GHz
ArielComponent[arielcpu.cc:173:ArielCPU] Clocks registered.
ArielComponent[arielcpu.cc:175:ArielCPU] Creating core to cache links...
ArielComponent[arielcpu.cc:177:ArielCPU] Creating processor cores and cache links...
ArielComponent[arielcpu.cc:179:ArielCPU] Configuring cores and cache links...
ArielComponent[arielcpu.cc:233:ArielCPU] Completed initialization of the Ariel RTL Link.
ArielComponent[arielcpu.cc:233:ArielCPU] Completed initialization of the Ariel RTL Link.
ArielComponent[arielcpu.cc:245:ArielCPU] Completed initialization of the Ariel CPU.
Initialized with 2 cores
Before initialization 
Assigning the PTW correctly
mmu:pagefaulthandler register handler
Assigning the PTW correctly
mmu:pagefaulthandler register handler
After initialization 
opalNumber of Shared Memory Pools: 1
Pool start: 134217728 size: 2097152 frame size: 4 mem tech: 0
opalConfiguring Shared mempool0
Pool start: 0 size: 131072 frame size: 4 mem tech: 0
allocation policy: 9
clock: 2GHz
l2cache_0: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 2 cycles.
l2cache_1: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 2 cycles.
l2cache_2: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 2 cycles.
l2cache_3: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 2 cycles.
l3cache: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 3 cycles.
local_memory, WARNING: loading backend in legacy mode (from parameter set). Instead, load backend into this controller's 'backend' slot via ctrl.setSubComponent() in configuration.
0:TimingDRAM::TimingDRAM():52:mc=0: number of channels: 2
0:TimingDRAM::TimingDRAM():53:mc=0: address mapper:     memHierarchy.roundRobinAddrMapper
0:TimingDRAM:Channel:Channel():111:mc=0:chan=0: max pending trans: 32
0:TimingDRAM:Channel:Channel():112:mc=0:chan=0: number of ranks:   2
0:TimingDRAM:Rank:Rank():221:mc=0:chan=0:rank=0: number of banks: 16
0:TimingDRAM:Bank:Bank():289:mc=0:chan=0:rank=0:bank=0: CL:           14
0:TimingDRAM:Bank:Bank():290:mc=0:chan=0:rank=0:bank=0: CL_WR:        12
0:TimingDRAM:Bank:Bank():291:mc=0:chan=0:rank=0:bank=0: RCD:          14
0:TimingDRAM:Bank:Bank():292:mc=0:chan=0:rank=0:bank=0: TRP:          14
0:TimingDRAM:Bank:Bank():293:mc=0:chan=0:rank=0:bank=0: dataCycles:   2
0:TimingDRAM:Bank:Bank():294:mc=0:chan=0:rank=0:bank=0: transactionQ: memHierarchy.fifoTransactionQ
0:TimingDRAM:Bank:Bank():295:mc=0:chan=0:rank=0:bank=0: pagePolicy:   memHierarchy.simplePagePolicy
local_memory, WARNING: Memories no longer inherit address regions from directories and no region parameters (addr_range_start, addr_range_end, interleave_size, interleave_step) were detected. All addresses will map to this memory: if this is intended, you may ignore this warning or set addr_range_start to 0 in your input deck to eliminate this warning.
dc, Warning: getting region parameters (addr_range_start/end, interleave_step/size) from link subcomponent. In the future this will not be supported and region parameters should be declared in the directory's parameters instead.
ExternalNVMmemContr, WARNING: Memories no longer inherit address regions from directories and no region parameters (addr_range_start, addr_range_end, interleave_size, interleave_step) were detected. All addresses will map to this memory: if this is intended, you may ignore this warning or set addr_range_start to 0 in your input deck to eliminate this warning.
ExtMemDc, Warning: getting region parameters (addr_range_start/end, interleave_step/size) from link subcomponent. In the future this will not be supported and region parameters should be declared in the directory's parameters instead.
The value of tRCD is 300
After initialization 
SSTARIEL: Loading Ariel Tool to connect to SST on pipe: /tmp/sst_shmem_2193703-0-1804289383 max core count: 2
SSTARIEL: Function profiling is disabled.
ARIEL-SST: Did not find ARIEL_OVERRIDE_POOL in the environment, no override applies.
ARIEL-SST PIN tool activating with 2 threads
ARIEL: Default memory pool set to 0
ARIEL: Tool is configured to suspend profiling until program control
ARIEL: Starting program. (with pin3)
keepMallocstrackTrace: 0
Identified routine: ariel_enable, replacing with Ariel equivalent...
Replacement complete.
Identified routine: mlm_malloc, replacing with Ariel equivalent...
Replacement complete. (0x55f65ea87970)
Identified routine: malloc/_malloc, replacing with Ariel equivalent...
Identified routine: free/_free, replacing with Ariel equivalent...
Identified routine: clock_gettime, replacing with Ariel equivalent...
Replacement complete.
Identified routine: malloc/_malloc, replacing with Ariel equivalent...
Identified routine: free/_free, replacing with Ariel equivalent...
Identified routine: malloc/_malloc, replacing with Ariel equivalent...
Identified routine: clock_gettime, replacing with Ariel equivalent...
Replacement complete.
ARIEL: Enabling memory and instruction tracing from program control at simulated Ariel cycle 9628018.
C: [tid:2199195] Tool (or Pin) caused signal 11 at PC 0x7f66ebfa4f53
MemHierarchy::Cache l1cache_0
  Clock is on. Last active cycle: 0
  Events in queues: Retry = 0, Event = 0, Prefetch = 0
  MSHR Status:
    MSHR Status for l1cache_0. Size: 0. Prefetches: 0    End MSHR Status for l1cache_0
  Up link status:   MemHierarchy::MemLink: No status given
  Down link status:   MemHierarchy::MemLink: No status given
  Cache coherence manager and array:
   0 LLSC: N Lock: (0,0)
   1 LLSC: N Lock: (0,0)
   2 LLSC: N Lock: (0,0)
   3 LLSC: N Lock: (0,0)
   4 LLSC: N Lock: (0,0)
   5 LLSC: N Lock: (0,0)
   6 LLSC: N Lock: (0,0)
   7 LLSC: N Lock: (0,0)
   8 LLSC: N Lock: (0,0)
   9 LLSC: N Lock: (0,0)
   10 LLSC: N Lock: (0,0)
   11 LLSC: N Lock: (0,0)
   12 LLSC: N Lock: (0,0)
   13 LLSC: N Lock: (0,0)
   14 LLSC: N Lock: (0,0)
   15 LLSC: N Lock: (0,0)
   16 LLSC: N Lock: (0,0)
   17 LLSC: N Lock: (0,0)
   18 LLSC: N Lock: (0,0)
   19 LLSC: N Lock: (0,0)
   20 LLSC: N Lock: (0,0)
   21 LLSC: N Lock: (0,0)
   22 LLSC: N Lock: (0,0)
   23 LLSC: N Lock: (0,0)
   24 LLSC: N Lock: (0,0)
   25 LLSC: N Lock: (0,0)
   26 LLSC: N Lock: (0,0)
   27 LLSC: N Lock: (0,0)
   28 LLSC: N Lock: (0,0)
   29 LLSC: N Lock: (0,0)
   30 LLSC: N Lock: (0,0)
   31 LLSC: N Lock: (0,0)
   32 LLSC: N Lock: (0,0)
   33 LLSC: N Lock: (0,0)
   34 LLSC: N Lock: (0,0)
   35 LLSC: N Lock: (0,0)
   36 LLSC: N Lock: (0,0)
   37 LLSC: N Lock: (0,0)
   38 LLSC: N Lock: (0,0)
   39 LLSC: N Lock: (0,0)
   40 LLSC: N Lock: (0,0)
   41 LLSC: N Lock: (0,0)
   42 LLSC: N Lock: (0,0)
   43 LLSC: N Lock: (0,0)
   44 LLSC: N Lock: (0,0)
   45 LLSC: N Lock: (0,0)
   46 LLSC: N Lock: (0,0)
   47 LLSC: N Lock: (0,0)
   48 LLSC: N Lock: (0,0)
   49 LLSC: N Lock: (0,0)
   50 LLSC: N Lock: (0,0)
   51 LLSC: N Lock: (0,0)
   52 LLSC: N Lock: (0,0)
   53 LLSC: N Lock: (0,0)
   54 LLSC: N Lock: (0,0)
   55 LLSC: N Lock: (0,0)
   56 LLSC: N Lock: (0,0)
   57 LLSC: N Lock: (0,0)
   58 LLSC: N Lock: (0,0)
   59 LLSC: N Lock: (0,0)
   60 LLSC: N Lock: (0,0)
   61 LLSC: N Lock: (0,0)
   62 LLSC: N Lock: (0,0)
   63 LLSC: N Lock: (0,0)
   64 LLSC: N Lock: (0,0)
   65 LLSC: N Lock: (0,0)
   66 LLSC: N Lock: (0,0)
   67 LLSC: N Lock: (0,0)
   68 LLSC: N Lock: (0,0)
   69 LLSC: N Lock: (0,0)
   70 LLSC: N Lock: (0,0)
   71 LLSC: N Lock: (0,0)
   72 LLSC: N Lock: (0,0)
   73 LLSC: N Lock: (0,0)
   74 LLSC: N Lock: (0,0)
   75 LLSC: N Lock: (0,0)
   76 LLSC: N Lock: (0,0)
   77 LLSC: N Lock: (0,0)
   78 LLSC: N Lock: (0,0)
   79 LLSC: N Lock: (0,0)
   80 LLSC: N Lock: (0,0)
   81 LLSC: N Lock: (0,0)
   82 LLSC: N Lock: (0,0)
   83 LLSC: N Lock: (0,0)
   84 LLSC: N Lock: (0,0)
   85 LLSC: N Lock: (0,0)
   86 LLSC: N Lock: (0,0)
   87 LLSC: N Lock: (0,0)
   88 LLSC: N Lock: (0,0)
   89 LLSC: N Lock: (0,0)
   90 LLSC: N Lock: (0,0)
   91 LLSC: N Lock: (0,0)
   92 LLSC: N Lock: (0,0)
   93 LLSC: N Lock: (0,0)
   94 LLSC: N Lock: (0,0)
   95 LLSC: N Lock: (0,0)
   96 LLSC: N Lock: (0,0)
   97 LLSC: N Lock: (0,0)
   98 LLSC: N Lock: (0,0)
   99 LLSC: N Lock: (0,0)
   100 LLSC: N Lock: (0,0)
   101 LLSC: N Lock: (0,0)
   102 LLSC: N Lock: (0,0)
   103 LLSC: N Lock: (0,0)
   104 LLSC: N Lock: (0,0)
   105 LLSC: N Lock: (0,0)
   106 LLSC: N Lock: (0,0)
   107 LLSC: N Lock: (0,0)
   108 LLSC: N Lock: (0,0)
   109 LLSC: N Lock: (0,0)
   110 LLSC: N Lock: (0,0)
   111 LLSC: N Lock: (0,0)
   112 LLSC: N Lock: (0,0)
   113 LLSC: N Lock: (0,0)
   114 LLSC: N Lock: (0,0)
   115 LLSC: N Lock: (0,0)
   116 LLSC: N Lock: (0,0)
   117 LLSC: N Lock: (0,0)
   118 LLSC: N Lock: (0,0)
   119 LLSC: N Lock: (0,0)
   120 LLSC: N Lock: (0,0)
   121 LLSC: N Lock: (0,0)
   122 LLSC: N Lock: (0,0)
   123 LLSC: N Lock: (0,0)
   124 LLSC: N Lock: (0,0)
   125 LLSC: N Lock: (0,0)
   126 LLSC: N Lock: (0,0)
   127 LLSC: N Lock: (0,0)
   128 LLSC: N Lock: (0,0)
   129 LLSC: N Lock: (0,0)
   130 LLSC: N Lock: (0,0)
   131 LLSC: N Lock: (0,0)
   132 LLSC: N Lock: (0,0)
   133 LLSC: N Lock: (0,0)
   134 LLSC: N Lock: (0,0)
   135 LLSC: N Lock: (0,0)
   136 LLSC: N Lock: (0,0)
   137 LLSC: N Lock: (0,0)
   138 LLSC: N Lock: (0,0)
   139 LLSC: N Lock: (0,0)
   140 LLSC: N Lock: (0,0)
   141 LLSC: N Lock: (0,0)
   142 LLSC: N Lock: (0,0)
   143 LLSC: N Lock: (0,0)
   144 LLSC: N Lock: (0,0)
   145 LLSC: N Lock: (0,0)
   146 LLSC: N Lock: (0,0)
   147 LLSC: N Lock: (0,0)
   148 LLSC: N Lock: (0,0)
   149 LLSC: N Lock: (0,0)
   150 LLSC: N Lock: (0,0)
   151 LLSC: N Lock: (0,0)
   152 LLSC: N Lock: (0,0)
   153 LLSC: N Lock: (0,0)
   154 LLSC: N Lock: (0,0)
   155 LLSC: N Lock: (0,0)
   156 LLSC: N Lock: (0,0)
   157 LLSC: N Lock: (0,0)
   158 LLSC: N Lock: (0,0)
   159 LLSC: N Lock: (0,0)
   160 LLSC: N Lock: (0,0)
   161 LLSC: N Lock: (0,0)
   162 LLSC: N Lock: (0,0)
   163 LLSC: N Lock: (0,0)
   164 LLSC: N Lock: (0,0)
   165 LLSC: N Lock: (0,0)
   166 LLSC: N Lock: (0,0)
   167 LLSC: N Lock: (0,0)
   168 LLSC: N Lock: (0,0)
   169 LLSC: N Lock: (0,0)
   170 LLSC: N Lock: (0,0)
   171 LLSC: N Lock: (0,0)
   172 LLSC: N Lock: (0,0)
   173 LLSC: N Lock: (0,0)
   174 LLSC: N Lock: (0,0)
   175 LLSC: N Lock: (0,0)
   176 LLSC: N Lock: (0,0)
   177 LLSC: N Lock: (0,0)
   178 LLSC: N Lock: (0,0)
   179 LLSC: N Lock: (0,0)
   180 LLSC: N Lock: (0,0)
   181 LLSC: N Lock: (0,0)
   182 LLSC: N Lock: (0,0)
   183 LLSC: N Lock: (0,0)
   184 LLSC: N Lock: (0,0)
   185 LLSC: N Lock: (0,0)
   186 LLSC: N Lock: (0,0)
   187 LLSC: N Lock: (0,0)
   188 LLSC: N Lock: (0,0)
   189 LLSC: N Lock: (0,0)
   190 LLSC: N Lock: (0,0)
   191 LLSC: N Lock: (0,0)
   192 LLSC: N Lock: (0,0)
   193 LLSC: N Lock: (0,0)
   194 LLSC: N Lock: (0,0)
   195 LLSC: N Lock: (0,0)
   196 LLSC: N Lock: (0,0)
   197 LLSC: N Lock: (0,0)
   198 LLSC: N Lock: (0,0)
   199 LLSC: N Lock: (0,0)
   200 LLSC: N Lock: (0,0)
   201 LLSC: N Lock: (0,0)
   202 LLSC: N Lock: (0,0)
   203 LLSC: N Lock: (0,0)
   204 LLSC: N Lock: (0,0)
   205 LLSC: N Lock: (0,0)
   206 LLSC: N Lock: (0,0)
   207 LLSC: N Lock: (0,0)
   208 LLSC: N Lock: (0,0)
   209 LLSC: N Lock: (0,0)
   210 LLSC: N Lock: (0,0)
   211 LLSC: N Lock: (0,0)
   212 LLSC: N Lock: (0,0)
   213 LLSC: N Lock: (0,0)
   214 LLSC: N Lock: (0,0)
   215 LLSC: N Lock: (0,0)
   216 LLSC: N Lock: (0,0)
   217 LLSC: N Lock: (0,0)
   218 LLSC: N Lock: (0,0)
   219 LLSC: N Lock: (0,0)
   220 LLSC: N Lock: (0,0)
   221 LLSC: N Lock: (0,0)
   222 LLSC: N Lock: (0,0)
   223 LLSC: N Lock: (0,0)
   224 LLSC: N Lock: (0,0)
   225 LLSC: N Lock: (0,0)
   226 LLSC: N Lock: (0,0)
   227 LLSC: N Lock: (0,0)
   228 LLSC: N Lock: (0,0)
   229 LLSC: N Lock: (0,0)
   230 LLSC: N Lock: (0,0)
   231 LLSC: N Lock: (0,0)
   232 LLSC: N Lock: (0,0)
   233 LLSC: N Lock: (0,0)
   234 LLSC: N Lock: (0,0)
   235 LLSC: N Lock: (0,0)
   236 LLSC: N Lock: (0,0)
   237 LLSC: N Lock: (0,0)
   238 LLSC: N Lock: (0,0)
   239 LLSC: N Lock: (0,0)
   240 LLSC: N Lock: (0,0)
   241 LLSC: N Lock: (0,0)
   242 LLSC: N Lock: (0,0)
   243 LLSC: N Lock: (0,0)
   244 LLSC: N Lock: (0,0)
   245 LLSC: N Lock: (0,0)
   246 LLSC: N Lock: (0,0)
   247 LLSC: N Lock: (0,0)
   248 LLSC: N Lock: (0,0)
   249 LLSC: N Lock: (0,0)
   250 LLSC: N Lock: (0,0)
   251 LLSC: N Lock: (0,0)
   252 LLSC: N Lock: (0,0)
   253 LLSC: N Lock: (0,0)
   254 LLSC: N Lock: (0,0)
   255 LLSC: N Lock: (0,0)
   256 LLSC: N Lock: (0,0)
   257 LLSC: N Lock: (0,0)
   258 LLSC: N Lock: (0,0)
   259 LLSC: N Lock: (0,0)
   260 LLSC: N Lock: (0,0)
   261 LLSC: N Lock: (0,0)
   262 LLSC: N Lock: (0,0)
   263 LLSC: N Lock: (0,0)
   264 LLSC: N Lock: (0,0)
   265 LLSC: N Lock: (0,0)
   266 LLSC: N Lock: (0,0)
   267 LLSC: N Lock: (0,0)
   268 LLSC: N Lock: (0,0)
   269 LLSC: N Lock: (0,0)
   270 LLSC: N Lock: (0,0)
   271 LLSC: N Lock: (0,0)
   272 LLSC: N Lock: (0,0)
   273 LLSC: N Lock: (0,0)
   274 LLSC: N Lock: (0,0)
   275 LLSC: N Lock: (0,0)
   276 LLSC: N Lock: (0,0)
   277 LLSC: N Lock: (0,0)
   278 LLSC: N Lock: (0,0)
   279 LLSC: N Lock: (0,0)
   280 LLSC: N Lock: (0,0)
   281 LLSC: N Lock: (0,0)
   282 LLSC: N Lock: (0,0)
   283 LLSC: N Lock: (0,0)
   284 LLSC: N Lock: (0,0)
   285 LLSC: N Lock: (0,0)
   286 LLSC: N Lock: (0,0)
   287 LLSC: N Lock: (0,0)
   288 LLSC: N Lock: (0,0)
   289 LLSC: N Lock: (0,0)
   290 LLSC: N Lock: (0,0)
   291 LLSC: N Lock: (0,0)
   292 LLSC: N Lock: (0,0)
   293 LLSC: N Lock: (0,0)
   294 LLSC: N Lock: (0,0)
   295 LLSC: N Lock: (0,0)
   296 LLSC: N Lock: (0,0)
   297 LLSC: N Lock: (0,0)
   298 LLSC: N Lock: (0,0)
   299 LLSC: N Lock: (0,0)
   300 LLSC: N Lock: (0,0)
   301 LLSC: N Lock: (0,0)
   302 LLSC: N Lock: (0,0)
   303 LLSC: N Lock: (0,0)
   304 LLSC: N Lock: (0,0)
   305 LLSC: N Lock: (0,0)
   306 LLSC: N Lock: (0,0)
   307 LLSC: N Lock: (0,0)
   308 LLSC: N Lock: (0,0)
   309 LLSC: N Lock: (0,0)
   310 LLSC: N Lock: (0,0)
   311 LLSC: N Lock: (0,0)
   312 LLSC: N Lock: (0,0)
   313 LLSC: N Lock: (0,0)
   314 LLSC: N Lock: (0,0)
   315 LLSC: N Lock: (0,0)
   316 LLSC: N Lock: (0,0)
   317 LLSC: N Lock: (0,0)
   318 LLSC: N Lock: (0,0)
   319 LLSC: N Lock: (0,0)
   320 LLSC: N Lock: (0,0)
   321 LLSC: N Lock: (0,0)
   322 LLSC: N Lock: (0,0)
   323 LLSC: N Lock: (0,0)
   324 LLSC: N Lock: (0,0)
   325 LLSC: N Lock: (0,0)
   326 LLSC: N Lock: (0,0)
   327 LLSC: N Lock: (0,0)
   328 LLSC: N Lock: (0,0)
   329 LLSC: N Lock: (0,0)
   330 LLSC: N Lock: (0,0)
   331 LLSC: N Lock: (0,0)
   332 LLSC: N Lock: (0,0)
   333 LLSC: N Lock: (0,0)
   334 LLSC: N Lock: (0,0)
   335 LLSC: N Lock: (0,0)
   336 LLSC: N Lock: (0,0)
   337 LLSC: N Lock: (0,0)
   338 LLSC: N Lock: (0,0)
   339 LLSC: N Lock: (0,0)
   340 LLSC: N Lock: (0,0)
   341 LLSC: N Lock: (0,0)
   342 LLSC: N Lock: (0,0)
   343 LLSC: N Lock: (0,0)
   344 LLSC: N Lock: (0,0)
   345 LLSC: N Lock: (0,0)
   346 LLSC: N Lock: (0,0)
   347 LLSC: N Lock: (0,0)
   348 LLSC: N Lock: (0,0)
   349 LLSC: N Lock: (0,0)
   350 LLSC: N Lock: (0,0)
   351 LLSC: N Lock: (0,0)
   352 LLSC: N Lock: (0,0)
   353 LLSC: N Lock: (0,0)
   354 LLSC: N Lock: (0,0)
   355 LLSC: N Lock: (0,0)
   356 LLSC: N Lock: (0,0)
   357 LLSC: N Lock: (0,0)
   358 LLSC: N Lock: (0,0)
   359 LLSC: N Lock: (0,0)
   360 LLSC: N Lock: (0,0)
   361 LLSC: N Lock: (0,0)
   362 LLSC: N Lock: (0,0)
   363 LLSC: N Lock: (0,0)
   364 LLSC: N Lock: (0,0)
   365 LLSC: N Lock: (0,0)
   366 LLSC: N Lock: (0,0)
   367 LLSC: N Lock: (0,0)
   368 LLSC: N Lock: (0,0)
   369 LLSC: N Lock: (0,0)
   370 LLSC: N Lock: (0,0)
   371 LLSC: N Lock: (0,0)
   372 LLSC: N Lock: (0,0)
   373 LLSC: N Lock: (0,0)
   374 LLSC: N Lock: (0,0)
   375 LLSC: N Lock: (0,0)
   376 LLSC: N Lock: (0,0)
   377 LLSC: N Lock: (0,0)
   378 LLSC: N Lock: (0,0)
   379 LLSC: N Lock: (0,0)
   380 LLSC: N Lock: (0,0)
   381 LLSC: N Lock: (0,0)
   382 LLSC: N Lock: (0,0)
   383 LLSC: N Lock: (0,0)
   384 LLSC: N Lock: (0,0)
   385 LLSC: N Lock: (0,0)
   386 LLSC: N Lock: (0,0)
   387 LLSC: N Lock: (0,0)
   388 LLSC: N Lock: (0,0)
   389 LLSC: N Lock: (0,0)
   390 LLSC: N Lock: (0,0)
   391 LLSC: N Lock: (0,0)
   392 LLSC: N Lock: (0,0)
   393 LLSC: N Lock: (0,0)
   394 LLSC: N Lock: (0,0)
   395 LLSC: N Lock: (0,0)
   396 LLSC: N Lock: (0,0)
   397 LLSC: N Lock: (0,0)
   398 LLSC: N Lock: (0,0)
   399 LLSC: N Lock: (0,0)
   400 LLSC: N Lock: (0,0)
   401 LLSC: N Lock: (0,0)
   402 LLSC: N Lock: (0,0)
   403 LLSC: N Lock: (0,0)
   404 LLSC: N Lock: (0,0)
   405 LLSC: N Lock: (0,0)
   406 LLSC: N Lock: (0,0)
   407 LLSC: N Lock: (0,0)
   408 LLSC: N Lock: (0,0)
   409 LLSC: N Lock: (0,0)
   410 LLSC: N Lock: (0,0)
   411 LLSC: N Lock: (0,0)
   412 LLSC: N Lock: (0,0)
   413 LLSC: N Lock: (0,0)
   414 LLSC: N Lock: (0,0)
   415 LLSC: N Lock: (0,0)
   416 LLSC: N Lock: (0,0)
   417 LLSC: N Lock: (0,0)
   418 LLSC: N Lock: (0,0)
   419 LLSC: N Lock: (0,0)
   420 LLSC: N Lock: (0,0)
   421 LLSC: N Lock: (0,0)
   422 LLSC: N Lock: (0,0)
   423 LLSC: N Lock: (0,0)
   424 LLSC: N Lock: (0,0)
   425 LLSC: N Lock: (0,0)
   426 LLSC: N Lock: (0,0)
   427 LLSC: N Lock: (0,0)
   428 LLSC: N Lock: (0,0)
   429 LLSC: N Lock: (0,0)
   430 LLSC: N Lock: (0,0)
   431 LLSC: N Lock: (0,0)
   432 LLSC: N Lock: (0,0)
   433 LLSC: N Lock: (0,0)
   434 LLSC: N Lock: (0,0)
   435 LLSC: N Lock: (0,0)
   436 LLSC: N Lock: (0,0)
   437 LLSC: N Lock: (0,0)
   438 LLSC: N Lock: (0,0)
   439 LLSC: N Lock: (0,0)
   440 LLSC: N Lock: (0,0)
   441 LLSC: N Lock: (0,0)
   442 LLSC: N Lock: (0,0)
   443 LLSC: N Lock: (0,0)
   444 LLSC: N Lock: (0,0)
   445 LLSC: N Lock: (0,0)
   446 LLSC: N Lock: (0,0)
   447 LLSC: N Lock: (0,0)
   448 LLSC: N Lock: (0,0)
   449 LLSC: N Lock: (0,0)
   450 LLSC: N Lock: (0,0)
   451 LLSC: N Lock: (0,0)
   452 LLSC: N Lock: (0,0)
   453 LLSC: N Lock: (0,0)
   454 LLSC: N Lock: (0,0)
   455 LLSC: N Lock: (0,0)
   456 LLSC: N Lock: (0,0)
   457 LLSC: N Lock: (0,0)
   458 LLSC: N Lock: (0,0)
   459 LLSC: N Lock: (0,0)
   460 LLSC: N Lock: (0,0)
   461 LLSC: N Lock: (0,0)
   462 LLSC: N Lock: (0,0)
   463 LLSC: N Lock: (0,0)
   464 LLSC: N Lock: (0,0)
   465 LLSC: N Lock: (0,0)
   466 LLSC: N Lock: (0,0)
   467 LLSC: N Lock: (0,0)
   468 LLSC: N Lock: (0,0)
   469 LLSC: N Lock: (0,0)
   470 LLSC: N Lock: (0,0)
   471 LLSC: N Lock: (0,0)
   472 LLSC: N Lock: (0,0)
   473 LLSC: N Lock: (0,0)
   474 LLSC: N Lock: (0,0)
   475 LLSC: N Lock: (0,0)
   476 LLSC: N Lock: (0,0)
   477 LLSC: N Lock: (0,0)
   478 LLSC: N Lock: (0,0)
   479 LLSC: N Lock: (0,0)
   480 LLSC: N Lock: (0,0)
   481 LLSC: N Lock: (0,0)
   482 LLSC: N Lock: (0,0)
   483 LLSC: N Lock: (0,0)
   484 LLSC: N Lock: (0,0)
   485 LLSC: N Lock: (0,0)
   486 LLSC: N Lock: (0,0)
   487 LLSC: N Lock: (0,0)
   488 LLSC: N Lock: (0,0)
   489 LLSC: N Lock: (0,0)
   490 LLSC: N Lock: (0,0)
   491 LLSC: N Lock: (0,0)
   492 LLSC: N Lock: (0,0)
   493 LLSC: N Lock: (0,0)
   494 LLSC: N Lock: (0,0)
   495 LLSC: N Lock: (0,0)
   496 LLSC: N Lock: (0,0)
   497 LLSC: N Lock: (0,0)
   498 LLSC: N Lock: (0,0)
   499 LLSC: N Lock: (0,0)
   500 LLSC: N Lock: (0,0)
   501 LLSC: N Lock: (0,0)
   502 LLSC: N Lock: (0,0)
   503 LLSC: N Lock: (0,0)
   504 LLSC: N Lock: (0,0)
   505 LLSC: N Lock: (0,0)
   506 LLSC: N Lock: (0,0)
   507 LLSC: N Lock: (0,0)
   508 LLSC: N Lock: (0,0)
   509 LLSC: N Lock: (0,0)
   510 LLSC: N Lock: (0,0)
   511 LLSC: N Lock: (0,0)
End MemHierarchy::Cache

  Checking for unreceived events on up link: 
  Checking for unreceived events on down link: 
MemHierarchy::Cache l1cache_1
  Clock is on. Last active cycle: 0
  Events in queues: Retry = 0, Event = 0, Prefetch = 0
  MSHR Status:
    MSHR Status for l1cache_1. Size: 0. Prefetches: 0    End MSHR Status for l1cache_1
  Up link status:   MemHierarchy::MemLink: No status given
  Down link status:   MemHierarchy::MemLink: No status given
  Cache coherence manager and array:
   0 LLSC: N Lock: (0,0)
   1 LLSC: N Lock: (0,0)
   2 LLSC: N Lock: (0,0)
   3 LLSC: N Lock: (0,0)
   4 LLSC: N Lock: (0,0)
   5 LLSC: N Lock: (0,0)
   6 LLSC: N Lock: (0,0)
   7 LLSC: N Lock: (0,0)
   8 LLSC: N Lock: (0,0)
   9 LLSC: N Lock: (0,0)
   10 LLSC: N Lock: (0,0)
   11 LLSC: N Lock: (0,0)
   12 LLSC: N Lock: (0,0)
   13 LLSC: N Lock: (0,0)
   14 LLSC: N Lock: (0,0)
   15 LLSC: N Lock: (0,0)
   16 LLSC: N Lock: (0,0)
   17 LLSC: N Lock: (0,0)
   18 LLSC: N Lock: (0,0)
   19 LLSC: N Lock: (0,0)
   20 LLSC: N Lock: (0,0)
   21 LLSC: N Lock: (0,0)
   22 LLSC: N Lock: (0,0)
   23 LLSC: N Lock: (0,0)
   24 LLSC: N Lock: (0,0)
   25 LLSC: N Lock: (0,0)
   26 LLSC: N Lock: (0,0)
   27 LLSC: N Lock: (0,0)
   28 LLSC: N Lock: (0,0)
   29 LLSC: N Lock: (0,0)
   30 LLSC: N Lock: (0,0)
   31 LLSC: N Lock: (0,0)
   32 LLSC: N Lock: (0,0)
   33 LLSC: N Lock: (0,0)
   34 LLSC: N Lock: (0,0)
   35 LLSC: N Lock: (0,0)
   36 LLSC: N Lock: (0,0)
   37 LLSC: N Lock: (0,0)
   38 LLSC: N Lock: (0,0)
   39 LLSC: N Lock: (0,0)
   40 LLSC: N Lock: (0,0)
   41 LLSC: N Lock: (0,0)
   42 LLSC: N Lock: (0,0)
   43 LLSC: N Lock: (0,0)
   44 LLSC: N Lock: (0,0)
   45 LLSC: N Lock: (0,0)
   46 LLSC: N Lock: (0,0)
   47 LLSC: N Lock: (0,0)
   48 LLSC: N Lock: (0,0)
   49 LLSC: N Lock: (0,0)
   50 LLSC: N Lock: (0,0)
   51 LLSC: N Lock: (0,0)
   52 LLSC: N Lock: (0,0)
   53 LLSC: N Lock: (0,0)
   54 LLSC: N Lock: (0,0)
   55 LLSC: N Lock: (0,0)
   56 LLSC: N Lock: (0,0)
   57 LLSC: N Lock: (0,0)
   58 LLSC: N Lock: (0,0)
   59 LLSC: N Lock: (0,0)
   60 LLSC: N Lock: (0,0)
   61 LLSC: N Lock: (0,0)
   62 LLSC: N Lock: (0,0)
   63 LLSC: N Lock: (0,0)
   64 LLSC: N Lock: (0,0)
   65 LLSC: N Lock: (0,0)
   66 LLSC: N Lock: (0,0)
   67 LLSC: N Lock: (0,0)
   68 LLSC: N Lock: (0,0)
   69 LLSC: N Lock: (0,0)
   70 LLSC: N Lock: (0,0)
   71 LLSC: N Lock: (0,0)
   72 LLSC: N Lock: (0,0)
   73 LLSC: N Lock: (0,0)
   74 LLSC: N Lock: (0,0)
   75 LLSC: N Lock: (0,0)
   76 LLSC: N Lock: (0,0)
   77 LLSC: N Lock: (0,0)
   78 LLSC: N Lock: (0,0)
   79 LLSC: N Lock: (0,0)
   80 LLSC: N Lock: (0,0)
   81 LLSC: N Lock: (0,0)
   82 LLSC: N Lock: (0,0)
   83 LLSC: N Lock: (0,0)
   84 LLSC: N Lock: (0,0)
   85 LLSC: N Lock: (0,0)
   86 LLSC: N Lock: (0,0)
   87 LLSC: N Lock: (0,0)
   88 LLSC: N Lock: (0,0)
   89 LLSC: N Lock: (0,0)
   90 LLSC: N Lock: (0,0)
   91 LLSC: N Lock: (0,0)
   92 LLSC: N Lock: (0,0)
   93 LLSC: N Lock: (0,0)
   94 LLSC: N Lock: (0,0)
   95 LLSC: N Lock: (0,0)
   96 LLSC: N Lock: (0,0)
   97 LLSC: N Lock: (0,0)
   98 LLSC: N Lock: (0,0)
   99 LLSC: N Lock: (0,0)
   100 LLSC: N Lock: (0,0)
   101 LLSC: N Lock: (0,0)
   102 LLSC: N Lock: (0,0)
   103 LLSC: N Lock: (0,0)
   104 LLSC: N Lock: (0,0)
   105 LLSC: N Lock: (0,0)
   106 LLSC: N Lock: (0,0)
   107 LLSC: N Lock: (0,0)
   108 LLSC: N Lock: (0,0)
   109 LLSC: N Lock: (0,0)
   110 LLSC: N Lock: (0,0)
   111 LLSC: N Lock: (0,0)
   112 LLSC: N Lock: (0,0)
   113 LLSC: N Lock: (0,0)
   114 LLSC: N Lock: (0,0)
   115 LLSC: N Lock: (0,0)
   116 LLSC: N Lock: (0,0)
   117 LLSC: N Lock: (0,0)
   118 LLSC: N Lock: (0,0)
   119 LLSC: N Lock: (0,0)
   120 LLSC: N Lock: (0,0)
   121 LLSC: N Lock: (0,0)
   122 LLSC: N Lock: (0,0)
   123 LLSC: N Lock: (0,0)
   124 LLSC: N Lock: (0,0)
   125 LLSC: N Lock: (0,0)
   126 LLSC: N Lock: (0,0)
   127 LLSC: N Lock: (0,0)
   128 LLSC: N Lock: (0,0)
   129 LLSC: N Lock: (0,0)
   130 LLSC: N Lock: (0,0)
   131 LLSC: N Lock: (0,0)
   132 LLSC: N Lock: (0,0)
   133 LLSC: N Lock: (0,0)
   134 LLSC: N Lock: (0,0)
   135 LLSC: N Lock: (0,0)
   136 LLSC: N Lock: (0,0)
   137 LLSC: N Lock: (0,0)
   138 LLSC: N Lock: (0,0)
   139 LLSC: N Lock: (0,0)
   140 LLSC: N Lock: (0,0)
   141 LLSC: N Lock: (0,0)
   142 LLSC: N Lock: (0,0)
   143 LLSC: N Lock: (0,0)
   144 LLSC: N Lock: (0,0)
   145 LLSC: N Lock: (0,0)
   146 LLSC: N Lock: (0,0)
   147 LLSC: N Lock: (0,0)
   148 LLSC: N Lock: (0,0)
   149 LLSC: N Lock: (0,0)
   150 LLSC: N Lock: (0,0)
   151 LLSC: N Lock: (0,0)
   152 LLSC: N Lock: (0,0)
   153 LLSC: N Lock: (0,0)
   154 LLSC: N Lock: (0,0)
   155 LLSC: N Lock: (0,0)
   156 LLSC: N Lock: (0,0)
   157 LLSC: N Lock: (0,0)
   158 LLSC: N Lock: (0,0)
   159 LLSC: N Lock: (0,0)
   160 LLSC: N Lock: (0,0)
   161 LLSC: N Lock: (0,0)
   162 LLSC: N Lock: (0,0)
   163 LLSC: N Lock: (0,0)
   164 LLSC: N Lock: (0,0)
   165 LLSC: N Lock: (0,0)
   166 LLSC: N Lock: (0,0)
   167 LLSC: N Lock: (0,0)
   168 LLSC: N Lock: (0,0)
   169 LLSC: N Lock: (0,0)
   170 LLSC: N Lock: (0,0)
   171 LLSC: N Lock: (0,0)
   172 LLSC: N Lock: (0,0)
   173 LLSC: N Lock: (0,0)
   174 LLSC: N Lock: (0,0)
   175 LLSC: N Lock: (0,0)
   176 LLSC: N Lock: (0,0)
   177 LLSC: N Lock: (0,0)
   178 LLSC: N Lock: (0,0)
   179 LLSC: N Lock: (0,0)
   180 LLSC: N Lock: (0,0)
   181 LLSC: N Lock: (0,0)
   182 LLSC: N Lock: (0,0)
   183 LLSC: N Lock: (0,0)
   184 LLSC: N Lock: (0,0)
   185 LLSC: N Lock: (0,0)
   186 LLSC: N Lock: (0,0)
   187 LLSC: N Lock: (0,0)
   188 LLSC: N Lock: (0,0)
   189 LLSC: N Lock: (0,0)
   190 LLSC: N Lock: (0,0)
   191 LLSC: N Lock: (0,0)
   192 LLSC: N Lock: (0,0)
   193 LLSC: N Lock: (0,0)
   194 LLSC: N Lock: (0,0)
   195 LLSC: N Lock: (0,0)
   196 LLSC: N Lock: (0,0)
   197 LLSC: N Lock: (0,0)
   198 LLSC: N Lock: (0,0)
   199 LLSC: N Lock: (0,0)
   200 LLSC: N Lock: (0,0)
   201 LLSC: N Lock: (0,0)
   202 LLSC: N Lock: (0,0)
   203 LLSC: N Lock: (0,0)
   204 LLSC: N Lock: (0,0)
   205 LLSC: N Lock: (0,0)
   206 LLSC: N Lock: (0,0)
   207 LLSC: N Lock: (0,0)
   208 LLSC: N Lock: (0,0)
   209 LLSC: N Lock: (0,0)
   210 LLSC: N Lock: (0,0)
   211 LLSC: N Lock: (0,0)
   212 LLSC: N Lock: (0,0)
   213 LLSC: N Lock: (0,0)
   214 LLSC: N Lock: (0,0)
   215 LLSC: N Lock: (0,0)
   216 LLSC: N Lock: (0,0)
   217 LLSC: N Lock: (0,0)
   218 LLSC: N Lock: (0,0)
   219 LLSC: N Lock: (0,0)
   220 LLSC: N Lock: (0,0)
   221 LLSC: N Lock: (0,0)
   222 LLSC: N Lock: (0,0)
   223 LLSC: N Lock: (0,0)
   224 LLSC: N Lock: (0,0)
   225 LLSC: N Lock: (0,0)
   226 LLSC: N Lock: (0,0)
   227 LLSC: N Lock: (0,0)
   228 LLSC: N Lock: (0,0)
   229 LLSC: N Lock: (0,0)
   230 LLSC: N Lock: (0,0)
   231 LLSC: N Lock: (0,0)
   232 LLSC: N Lock: (0,0)
   233 LLSC: N Lock: (0,0)
   234 LLSC: N Lock: (0,0)
   235 LLSC: N Lock: (0,0)
   236 LLSC: N Lock: (0,0)
   237 LLSC: N Lock: (0,0)
   238 LLSC: N Lock: (0,0)
   239 LLSC: N Lock: (0,0)
   240 LLSC: N Lock: (0,0)
   241 LLSC: N Lock: (0,0)
   242 LLSC: N Lock: (0,0)
   243 LLSC: N Lock: (0,0)
   244 LLSC: N Lock: (0,0)
   245 LLSC: N Lock: (0,0)
   246 LLSC: N Lock: (0,0)
   247 LLSC: N Lock: (0,0)
   248 LLSC: N Lock: (0,0)
   249 LLSC: N Lock: (0,0)
   250 LLSC: N Lock: (0,0)
   251 LLSC: N Lock: (0,0)
   252 LLSC: N Lock: (0,0)
   253 LLSC: N Lock: (0,0)
   254 LLSC: N Lock: (0,0)
   255 LLSC: N Lock: (0,0)
   256 LLSC: N Lock: (0,0)
   257 LLSC: N Lock: (0,0)
   258 LLSC: N Lock: (0,0)
   259 LLSC: N Lock: (0,0)
   260 LLSC: N Lock: (0,0)
   261 LLSC: N Lock: (0,0)
   262 LLSC: N Lock: (0,0)
   263 LLSC: N Lock: (0,0)
   264 LLSC: N Lock: (0,0)
   265 LLSC: N Lock: (0,0)
   266 LLSC: N Lock: (0,0)
   267 LLSC: N Lock: (0,0)
   268 LLSC: N Lock: (0,0)
   269 LLSC: N Lock: (0,0)
   270 LLSC: N Lock: (0,0)
   271 LLSC: N Lock: (0,0)
   272 LLSC: N Lock: (0,0)
   273 LLSC: N Lock: (0,0)
   274 LLSC: N Lock: (0,0)
   275 LLSC: N Lock: (0,0)
   276 LLSC: N Lock: (0,0)
   277 LLSC: N Lock: (0,0)
   278 LLSC: N Lock: (0,0)
   279 LLSC: N Lock: (0,0)
   280 LLSC: N Lock: (0,0)
   281 LLSC: N Lock: (0,0)
   282 LLSC: N Lock: (0,0)
   283 LLSC: N Lock: (0,0)
   284 LLSC: N Lock: (0,0)
   285 LLSC: N Lock: (0,0)
   286 LLSC: N Lock: (0,0)
   287 LLSC: N Lock: (0,0)
   288 LLSC: N Lock: (0,0)
   289 LLSC: N Lock: (0,0)
   290 LLSC: N Lock: (0,0)
   291 LLSC: N Lock: (0,0)
   292 LLSC: N Lock: (0,0)
   293 LLSC: N Lock: (0,0)
   294 LLSC: N Lock: (0,0)
   295 LLSC: N Lock: (0,0)
   296 LLSC: N Lock: (0,0)
   297 LLSC: N Lock: (0,0)
   298 LLSC: N Lock: (0,0)
   299 LLSC: N Lock: (0,0)
   300 LLSC: N Lock: (0,0)
   301 LLSC: N Lock: (0,0)
   302 LLSC: N Lock: (0,0)
   303 LLSC: N Lock: (0,0)
   304 LLSC: N Lock: (0,0)
   305 LLSC: N Lock: (0,0)
   306 LLSC: N Lock: (0,0)
   307 LLSC: N Lock: (0,0)
   308 LLSC: N Lock: (0,0)
   309 LLSC: N Lock: (0,0)
   310 LLSC: N Lock: (0,0)
   311 LLSC: N Lock: (0,0)
   312 LLSC: N Lock: (0,0)
   313 LLSC: N Lock: (0,0)
   314 LLSC: N Lock: (0,0)
   315 LLSC: N Lock: (0,0)
   316 LLSC: N Lock: (0,0)
   317 LLSC: N Lock: (0,0)
   318 LLSC: N Lock: (0,0)
   319 LLSC: N Lock: (0,0)
   320 LLSC: N Lock: (0,0)
   321 LLSC: N Lock: (0,0)
   322 LLSC: N Lock: (0,0)
   323 LLSC: N Lock: (0,0)
   324 LLSC: N Lock: (0,0)
   325 LLSC: N Lock: (0,0)
   326 LLSC: N Lock: (0,0)
   327 LLSC: N Lock: (0,0)
   328 LLSC: N Lock: (0,0)
   329 LLSC: N Lock: (0,0)
   330 LLSC: N Lock: (0,0)
   331 LLSC: N Lock: (0,0)
   332 LLSC: N Lock: (0,0)
   333 LLSC: N Lock: (0,0)
   334 LLSC: N Lock: (0,0)
   335 LLSC: N Lock: (0,0)
   336 LLSC: N Lock: (0,0)
   337 LLSC: N Lock: (0,0)
   338 LLSC: N Lock: (0,0)
   339 LLSC: N Lock: (0,0)
   340 LLSC: N Lock: (0,0)
   341 LLSC: N Lock: (0,0)
   342 LLSC: N Lock: (0,0)
   343 LLSC: N Lock: (0,0)
   344 LLSC: N Lock: (0,0)
   345 LLSC: N Lock: (0,0)
   346 LLSC: N Lock: (0,0)
   347 LLSC: N Lock: (0,0)
   348 LLSC: N Lock: (0,0)
   349 LLSC: N Lock: (0,0)
   350 LLSC: N Lock: (0,0)
   351 LLSC: N Lock: (0,0)
   352 LLSC: N Lock: (0,0)
   353 LLSC: N Lock: (0,0)
   354 LLSC: N Lock: (0,0)
   355 LLSC: N Lock: (0,0)
   356 LLSC: N Lock: (0,0)
   357 LLSC: N Lock: (0,0)
   358 LLSC: N Lock: (0,0)
   359 LLSC: N Lock: (0,0)
   360 LLSC: N Lock: (0,0)
   361 LLSC: N Lock: (0,0)
   362 LLSC: N Lock: (0,0)
   363 LLSC: N Lock: (0,0)
   364 LLSC: N Lock: (0,0)
   365 LLSC: N Lock: (0,0)
   366 LLSC: N Lock: (0,0)
   367 LLSC: N Lock: (0,0)
   368 LLSC: N Lock: (0,0)
   369 LLSC: N Lock: (0,0)
   370 LLSC: N Lock: (0,0)
   371 LLSC: N Lock: (0,0)
   372 LLSC: N Lock: (0,0)
   373 LLSC: N Lock: (0,0)
   374 LLSC: N Lock: (0,0)
   375 LLSC: N Lock: (0,0)
   376 LLSC: N Lock: (0,0)
   377 LLSC: N Lock: (0,0)
   378 LLSC: N Lock: (0,0)
   379 LLSC: N Lock: (0,0)
   380 LLSC: N Lock: (0,0)
   381 LLSC: N Lock: (0,0)
   382 LLSC: N Lock: (0,0)
   383 LLSC: N Lock: (0,0)
   384 LLSC: N Lock: (0,0)
   385 LLSC: N Lock: (0,0)
   386 LLSC: N Lock: (0,0)
   387 LLSC: N Lock: (0,0)
   388 LLSC: N Lock: (0,0)
   389 LLSC: N Lock: (0,0)
   390 LLSC: N Lock: (0,0)
   391 LLSC: N Lock: (0,0)
   392 LLSC: N Lock: (0,0)
   393 LLSC: N Lock: (0,0)
   394 LLSC: N Lock: (0,0)
   395 LLSC: N Lock: (0,0)
   396 LLSC: N Lock: (0,0)
   397 LLSC: N Lock: (0,0)
   398 LLSC: N Lock: (0,0)
   399 LLSC: N Lock: (0,0)
   400 LLSC: N Lock: (0,0)
   401 LLSC: N Lock: (0,0)
   402 LLSC: N Lock: (0,0)
   403 LLSC: N Lock: (0,0)
   404 LLSC: N Lock: (0,0)
   405 LLSC: N Lock: (0,0)
   406 LLSC: N Lock: (0,0)
   407 LLSC: N Lock: (0,0)
   408 LLSC: N Lock: (0,0)
   409 LLSC: N Lock: (0,0)
   410 LLSC: N Lock: (0,0)
   411 LLSC: N Lock: (0,0)
   412 LLSC: N Lock: (0,0)
   413 LLSC: N Lock: (0,0)
   414 LLSC: N Lock: (0,0)
   415 LLSC: N Lock: (0,0)
   416 LLSC: N Lock: (0,0)
   417 LLSC: N Lock: (0,0)
   418 LLSC: N Lock: (0,0)
   419 LLSC: N Lock: (0,0)
   420 LLSC: N Lock: (0,0)
   421 LLSC: N Lock: (0,0)
   422 LLSC: N Lock: (0,0)
   423 LLSC: N Lock: (0,0)
   424 LLSC: N Lock: (0,0)
   425 LLSC: N Lock: (0,0)
   426 LLSC: N Lock: (0,0)
   427 LLSC: N Lock: (0,0)
   428 LLSC: N Lock: (0,0)
   429 LLSC: N Lock: (0,0)
   430 LLSC: N Lock: (0,0)
   431 LLSC: N Lock: (0,0)
   432 LLSC: N Lock: (0,0)
   433 LLSC: N Lock: (0,0)
   434 LLSC: N Lock: (0,0)
   435 LLSC: N Lock: (0,0)
   436 LLSC: N Lock: (0,0)
   437 LLSC: N Lock: (0,0)
   438 LLSC: N Lock: (0,0)
   439 LLSC: N Lock: (0,0)
   440 LLSC: N Lock: (0,0)
   441 LLSC: N Lock: (0,0)
   442 LLSC: N Lock: (0,0)
   443 LLSC: N Lock: (0,0)
   444 LLSC: N Lock: (0,0)
   445 LLSC: N Lock: (0,0)
   446 LLSC: N Lock: (0,0)
   447 LLSC: N Lock: (0,0)
   448 LLSC: N Lock: (0,0)
   449 LLSC: N Lock: (0,0)
   450 LLSC: N Lock: (0,0)
   451 LLSC: N Lock: (0,0)
   452 LLSC: N Lock: (0,0)
   453 LLSC: N Lock: (0,0)
   454 LLSC: N Lock: (0,0)
   455 LLSC: N Lock: (0,0)
   456 LLSC: N Lock: (0,0)
   457 LLSC: N Lock: (0,0)
   458 LLSC: N Lock: (0,0)
   459 LLSC: N Lock: (0,0)
   460 LLSC: N Lock: (0,0)
   461 LLSC: N Lock: (0,0)
   462 LLSC: N Lock: (0,0)
   463 LLSC: N Lock: (0,0)
   464 LLSC: N Lock: (0,0)
   465 LLSC: N Lock: (0,0)
   466 LLSC: N Lock: (0,0)
   467 LLSC: N Lock: (0,0)
   468 LLSC: N Lock: (0,0)
   469 LLSC: N Lock: (0,0)
   470 LLSC: N Lock: (0,0)
   471 LLSC: N Lock: (0,0)
   472 LLSC: N Lock: (0,0)
   473 LLSC: N Lock: (0,0)
   474 LLSC: N Lock: (0,0)
   475 LLSC: N Lock: (0,0)
   476 LLSC: N Lock: (0,0)
   477 LLSC: N Lock: (0,0)
   478 LLSC: N Lock: (0,0)
   479 LLSC: N Lock: (0,0)
   480 LLSC: N Lock: (0,0)
   481 LLSC: N Lock: (0,0)
   482 LLSC: N Lock: (0,0)
   483 LLSC: N Lock: (0,0)
   484 LLSC: N Lock: (0,0)
   485 LLSC: N Lock: (0,0)
   486 LLSC: N Lock: (0,0)
   487 LLSC: N Lock: (0,0)
   488 LLSC: N Lock: (0,0)
   489 LLSC: N Lock: (0,0)
   490 LLSC: N Lock: (0,0)
   491 LLSC: N Lock: (0,0)
   492 LLSC: N Lock: (0,0)
   493 LLSC: N Lock: (0,0)
   494 LLSC: N Lock: (0,0)
   495 LLSC: N Lock: (0,0)
   496 LLSC: N Lock: (0,0)
   497 LLSC: N Lock: (0,0)
   498 LLSC: N Lock: (0,0)
   499 LLSC: N Lock: (0,0)
   500 LLSC: N Lock: (0,0)
   501 LLSC: N Lock: (0,0)
   502 LLSC: N Lock: (0,0)
   503 LLSC: N Lock: (0,0)
   504 LLSC: N Lock: (0,0)
   505 LLSC: N Lock: (0,0)
   506 LLSC: N Lock: (0,0)
   507 LLSC: N Lock: (0,0)
   508 LLSC: N Lock: (0,0)
   509 LLSC: N Lock: (0,0)
   510 LLSC: N Lock: (0,0)
   511 LLSC: N Lock: (0,0)
End MemHierarchy::Cache

  Checking for unreceived events on up link: 
  Checking for unreceived events on down link: 
MemHierarchy::Cache l1cache_2
  Clock is on. Last active cycle: 0
  Events in queues: Retry = 0, Event = 0, Prefetch = 0
  MSHR Status:
    MSHR Status for l1cache_2. Size: 0. Prefetches: 0    End MSHR Status for l1cache_2
  Up link status:   MemHierarchy::MemLink: No status given
  Down link status:   MemHierarchy::MemLink: No status given
  Cache coherence manager and array:
   0 LLSC: N Lock: (0,0)
   1 LLSC: N Lock: (0,0)
   2 LLSC: N Lock: (0,0)
   3 LLSC: N Lock: (0,0)
   4 LLSC: N Lock: (0,0)
   5 LLSC: N Lock: (0,0)
   6 LLSC: N Lock: (0,0)
   7 LLSC: N Lock: (0,0)
   8 LLSC: N Lock: (0,0)
   9 LLSC: N Lock: (0,0)
   10 LLSC: N Lock: (0,0)
   11 LLSC: N Lock: (0,0)
   12 LLSC: N Lock: (0,0)
   13 LLSC: N Lock: (0,0)
   14 LLSC: N Lock: (0,0)
   15 LLSC: N Lock: (0,0)
   16 LLSC: N Lock: (0,0)
   17 LLSC: N Lock: (0,0)
   18 LLSC: N Lock: (0,0)
   19 LLSC: N Lock: (0,0)
   20 LLSC: N Lock: (0,0)
   21 LLSC: N Lock: (0,0)
   22 LLSC: N Lock: (0,0)
   23 LLSC: N Lock: (0,0)
   24 LLSC: N Lock: (0,0)
   25 LLSC: N Lock: (0,0)
   26 LLSC: N Lock: (0,0)
   27 LLSC: N Lock: (0,0)
   28 LLSC: N Lock: (0,0)
   29 LLSC: N Lock: (0,0)
   30 LLSC: N Lock: (0,0)
   31 LLSC: N Lock: (0,0)
   32 LLSC: N Lock: (0,0)
   33 LLSC: N Lock: (0,0)
   34 LLSC: N Lock: (0,0)
   35 LLSC: N Lock: (0,0)
   36 LLSC: N Lock: (0,0)
   37 LLSC: N Lock: (0,0)
   38 LLSC: N Lock: (0,0)
   39 LLSC: N Lock: (0,0)
   40 LLSC: N Lock: (0,0)
   41 LLSC: N Lock: (0,0)
   42 LLSC: N Lock: (0,0)
   43 LLSC: N Lock: (0,0)
   44 LLSC: N Lock: (0,0)
   45 LLSC: N Lock: (0,0)
   46 LLSC: N Lock: (0,0)
   47 LLSC: N Lock: (0,0)
   48 LLSC: N Lock: (0,0)
   49 LLSC: N Lock: (0,0)
   50 LLSC: N Lock: (0,0)
   51 LLSC: N Lock: (0,0)
   52 LLSC: N Lock: (0,0)
   53 LLSC: N Lock: (0,0)
   54 LLSC: N Lock: (0,0)
   55 LLSC: N Lock: (0,0)
   56 LLSC: N Lock: (0,0)
   57 LLSC: N Lock: (0,0)
   58 LLSC: N Lock: (0,0)
   59 LLSC: N Lock: (0,0)
   60 LLSC: N Lock: (0,0)
   61 LLSC: N Lock: (0,0)
   62 LLSC: N Lock: (0,0)
   63 LLSC: N Lock: (0,0)
   64 LLSC: N Lock: (0,0)
   65 LLSC: N Lock: (0,0)
   66 LLSC: N Lock: (0,0)
   67 LLSC: N Lock: (0,0)
   68 LLSC: N Lock: (0,0)
   69 LLSC: N Lock: (0,0)
   70 LLSC: N Lock: (0,0)
   71 LLSC: N Lock: (0,0)
   72 LLSC: N Lock: (0,0)
   73 LLSC: N Lock: (0,0)
   74 LLSC: N Lock: (0,0)
   75 LLSC: N Lock: (0,0)
   76 LLSC: N Lock: (0,0)
   77 LLSC: N Lock: (0,0)
   78 LLSC: N Lock: (0,0)
   79 LLSC: N Lock: (0,0)
   80 LLSC: N Lock: (0,0)
   81 LLSC: N Lock: (0,0)
   82 LLSC: N Lock: (0,0)
   83 LLSC: N Lock: (0,0)
   84 LLSC: N Lock: (0,0)
   85 LLSC: N Lock: (0,0)
   86 LLSC: N Lock: (0,0)
   87 LLSC: N Lock: (0,0)
   88 LLSC: N Lock: (0,0)
   89 LLSC: N Lock: (0,0)
   90 LLSC: N Lock: (0,0)
   91 LLSC: N Lock: (0,0)
   92 LLSC: N Lock: (0,0)
   93 LLSC: N Lock: (0,0)
   94 LLSC: N Lock: (0,0)
   95 LLSC: N Lock: (0,0)
   96 LLSC: N Lock: (0,0)
   97 LLSC: N Lock: (0,0)
   98 LLSC: N Lock: (0,0)
   99 LLSC: N Lock: (0,0)
   100 LLSC: N Lock: (0,0)
   101 LLSC: N Lock: (0,0)
   102 LLSC: N Lock: (0,0)
   103 LLSC: N Lock: (0,0)
   104 LLSC: N Lock: (0,0)
   105 LLSC: N Lock: (0,0)
   106 LLSC: N Lock: (0,0)
   107 LLSC: N Lock: (0,0)
   108 LLSC: N Lock: (0,0)
   109 LLSC: N Lock: (0,0)
   110 LLSC: N Lock: (0,0)
   111 LLSC: N Lock: (0,0)
   112 LLSC: N Lock: (0,0)
   113 LLSC: N Lock: (0,0)
   114 LLSC: N Lock: (0,0)
   115 LLSC: N Lock: (0,0)
   116 LLSC: N Lock: (0,0)
   117 LLSC: N Lock: (0,0)
   118 LLSC: N Lock: (0,0)
   119 LLSC: N Lock: (0,0)
   120 LLSC: N Lock: (0,0)
   121 LLSC: N Lock: (0,0)
   122 LLSC: N Lock: (0,0)
   123 LLSC: N Lock: (0,0)
   124 LLSC: N Lock: (0,0)
   125 LLSC: N Lock: (0,0)
   126 LLSC: N Lock: (0,0)
   127 LLSC: N Lock: (0,0)
   128 LLSC: N Lock: (0,0)
   129 LLSC: N Lock: (0,0)
   130 LLSC: N Lock: (0,0)
   131 LLSC: N Lock: (0,0)
   132 LLSC: N Lock: (0,0)
   133 LLSC: N Lock: (0,0)
   134 LLSC: N Lock: (0,0)
   135 LLSC: N Lock: (0,0)
   136 LLSC: N Lock: (0,0)
   137 LLSC: N Lock: (0,0)
   138 LLSC: N Lock: (0,0)
   139 LLSC: N Lock: (0,0)
   140 LLSC: N Lock: (0,0)
   141 LLSC: N Lock: (0,0)
   142 LLSC: N Lock: (0,0)
   143 LLSC: N Lock: (0,0)
   144 LLSC: N Lock: (0,0)
   145 LLSC: N Lock: (0,0)
   146 LLSC: N Lock: (0,0)
   147 LLSC: N Lock: (0,0)
   148 LLSC: N Lock: (0,0)
   149 LLSC: N Lock: (0,0)
   150 LLSC: N Lock: (0,0)
   151 LLSC: N Lock: (0,0)
   152 LLSC: N Lock: (0,0)
   153 LLSC: N Lock: (0,0)
   154 LLSC: N Lock: (0,0)
   155 LLSC: N Lock: (0,0)
   156 LLSC: N Lock: (0,0)
   157 LLSC: N Lock: (0,0)
   158 LLSC: N Lock: (0,0)
   159 LLSC: N Lock: (0,0)
   160 LLSC: N Lock: (0,0)
   161 LLSC: N Lock: (0,0)
   162 LLSC: N Lock: (0,0)
   163 LLSC: N Lock: (0,0)
   164 LLSC: N Lock: (0,0)
   165 LLSC: N Lock: (0,0)
   166 LLSC: N Lock: (0,0)
   167 LLSC: N Lock: (0,0)
   168 LLSC: N Lock: (0,0)
   169 LLSC: N Lock: (0,0)
   170 LLSC: N Lock: (0,0)
   171 LLSC: N Lock: (0,0)
   172 LLSC: N Lock: (0,0)
   173 LLSC: N Lock: (0,0)
   174 LLSC: N Lock: (0,0)
   175 LLSC: N Lock: (0,0)
   176 LLSC: N Lock: (0,0)
   177 LLSC: N Lock: (0,0)
   178 LLSC: N Lock: (0,0)
   179 LLSC: N Lock: (0,0)
   180 LLSC: N Lock: (0,0)
   181 LLSC: N Lock: (0,0)
   182 LLSC: N Lock: (0,0)
   183 LLSC: N Lock: (0,0)
   184 LLSC: N Lock: (0,0)
   185 LLSC: N Lock: (0,0)
   186 LLSC: N Lock: (0,0)
   187 LLSC: N Lock: (0,0)
   188 LLSC: N Lock: (0,0)
   189 LLSC: N Lock: (0,0)
   190 LLSC: N Lock: (0,0)
   191 LLSC: N Lock: (0,0)
   192 LLSC: N Lock: (0,0)
   193 LLSC: N Lock: (0,0)
   194 LLSC: N Lock: (0,0)
   195 LLSC: N Lock: (0,0)
   196 LLSC: N Lock: (0,0)
   197 LLSC: N Lock: (0,0)
   198 LLSC: N Lock: (0,0)
   199 LLSC: N Lock: (0,0)
   200 LLSC: N Lock: (0,0)
   201 LLSC: N Lock: (0,0)
   202 LLSC: N Lock: (0,0)
   203 LLSC: N Lock: (0,0)
   204 LLSC: N Lock: (0,0)
   205 LLSC: N Lock: (0,0)
   206 LLSC: N Lock: (0,0)
   207 LLSC: N Lock: (0,0)
   208 LLSC: N Lock: (0,0)
   209 LLSC: N Lock: (0,0)
   210 LLSC: N Lock: (0,0)
   211 LLSC: N Lock: (0,0)
   212 LLSC: N Lock: (0,0)
   213 LLSC: N Lock: (0,0)
   214 LLSC: N Lock: (0,0)
   215 LLSC: N Lock: (0,0)
   216 LLSC: N Lock: (0,0)
   217 LLSC: N Lock: (0,0)
   218 LLSC: N Lock: (0,0)
   219 LLSC: N Lock: (0,0)
   220 LLSC: N Lock: (0,0)
   221 LLSC: N Lock: (0,0)
   222 LLSC: N Lock: (0,0)
   223 LLSC: N Lock: (0,0)
   224 LLSC: N Lock: (0,0)
   225 LLSC: N Lock: (0,0)
   226 LLSC: N Lock: (0,0)
   227 LLSC: N Lock: (0,0)
   228 LLSC: N Lock: (0,0)
   229 LLSC: N Lock: (0,0)
   230 LLSC: N Lock: (0,0)
   231 LLSC: N Lock: (0,0)
   232 LLSC: N Lock: (0,0)
   233 LLSC: N Lock: (0,0)
   234 LLSC: N Lock: (0,0)
   235 LLSC: N Lock: (0,0)
   236 LLSC: N Lock: (0,0)
   237 LLSC: N Lock: (0,0)
   238 LLSC: N Lock: (0,0)
   239 LLSC: N Lock: (0,0)
   240 LLSC: N Lock: (0,0)
   241 LLSC: N Lock: (0,0)
   242 LLSC: N Lock: (0,0)
   243 LLSC: N Lock: (0,0)
   244 LLSC: N Lock: (0,0)
   245 LLSC: N Lock: (0,0)
   246 LLSC: N Lock: (0,0)
   247 LLSC: N Lock: (0,0)
   248 LLSC: N Lock: (0,0)
   249 LLSC: N Lock: (0,0)
   250 LLSC: N Lock: (0,0)
   251 LLSC: N Lock: (0,0)
   252 LLSC: N Lock: (0,0)
   253 LLSC: N Lock: (0,0)
   254 LLSC: N Lock: (0,0)
   255 LLSC: N Lock: (0,0)
   256 LLSC: N Lock: (0,0)
   257 LLSC: N Lock: (0,0)
   258 LLSC: N Lock: (0,0)
   259 LLSC: N Lock: (0,0)
   260 LLSC: N Lock: (0,0)
   261 LLSC: N Lock: (0,0)
   262 LLSC: N Lock: (0,0)
   263 LLSC: N Lock: (0,0)
   264 LLSC: N Lock: (0,0)
   265 LLSC: N Lock: (0,0)
   266 LLSC: N Lock: (0,0)
   267 LLSC: N Lock: (0,0)
   268 LLSC: N Lock: (0,0)
   269 LLSC: N Lock: (0,0)
   270 LLSC: N Lock: (0,0)
   271 LLSC: N Lock: (0,0)
   272 LLSC: N Lock: (0,0)
   273 LLSC: N Lock: (0,0)
   274 LLSC: N Lock: (0,0)
   275 LLSC: N Lock: (0,0)
   276 LLSC: N Lock: (0,0)
   277 LLSC: N Lock: (0,0)
   278 LLSC: N Lock: (0,0)
   279 LLSC: N Lock: (0,0)
   280 LLSC: N Lock: (0,0)
   281 LLSC: N Lock: (0,0)
   282 LLSC: N Lock: (0,0)
   283 LLSC: N Lock: (0,0)
   284 LLSC: N Lock: (0,0)
   285 LLSC: N Lock: (0,0)
   286 LLSC: N Lock: (0,0)
   287 LLSC: N Lock: (0,0)
   288 LLSC: N Lock: (0,0)
   289 LLSC: N Lock: (0,0)
   290 LLSC: N Lock: (0,0)
   291 LLSC: N Lock: (0,0)
   292 LLSC: N Lock: (0,0)
   293 LLSC: N Lock: (0,0)
   294 LLSC: N Lock: (0,0)
   295 LLSC: N Lock: (0,0)
   296 LLSC: N Lock: (0,0)
   297 LLSC: N Lock: (0,0)
   298 LLSC: N Lock: (0,0)
   299 LLSC: N Lock: (0,0)
   300 LLSC: N Lock: (0,0)
   301 LLSC: N Lock: (0,0)
   302 LLSC: N Lock: (0,0)
   303 LLSC: N Lock: (0,0)
   304 LLSC: N Lock: (0,0)
   305 LLSC: N Lock: (0,0)
   306 LLSC: N Lock: (0,0)
   307 LLSC: N Lock: (0,0)
   308 LLSC: N Lock: (0,0)
   309 LLSC: N Lock: (0,0)
   310 LLSC: N Lock: (0,0)
   311 LLSC: N Lock: (0,0)
   312 LLSC: N Lock: (0,0)
   313 LLSC: N Lock: (0,0)
   314 LLSC: N Lock: (0,0)
   315 LLSC: N Lock: (0,0)
   316 LLSC: N Lock: (0,0)
   317 LLSC: N Lock: (0,0)
   318 LLSC: N Lock: (0,0)
   319 LLSC: N Lock: (0,0)
   320 LLSC: N Lock: (0,0)
   321 LLSC: N Lock: (0,0)
   322 LLSC: N Lock: (0,0)
   323 LLSC: N Lock: (0,0)
   324 LLSC: N Lock: (0,0)
   325 LLSC: N Lock: (0,0)
   326 LLSC: N Lock: (0,0)
   327 LLSC: N Lock: (0,0)
   328 LLSC: N Lock: (0,0)
   329 LLSC: N Lock: (0,0)
   330 LLSC: N Lock: (0,0)
   331 LLSC: N Lock: (0,0)
   332 LLSC: N Lock: (0,0)
   333 LLSC: N Lock: (0,0)
   334 LLSC: N Lock: (0,0)
   335 LLSC: N Lock: (0,0)
   336 LLSC: N Lock: (0,0)
   337 LLSC: N Lock: (0,0)
   338 LLSC: N Lock: (0,0)
   339 LLSC: N Lock: (0,0)
   340 LLSC: N Lock: (0,0)
   341 LLSC: N Lock: (0,0)
   342 LLSC: N Lock: (0,0)
   343 LLSC: N Lock: (0,0)
   344 LLSC: N Lock: (0,0)
   345 LLSC: N Lock: (0,0)
   346 LLSC: N Lock: (0,0)
   347 LLSC: N Lock: (0,0)
   348 LLSC: N Lock: (0,0)
   349 LLSC: N Lock: (0,0)
   350 LLSC: N Lock: (0,0)
   351 LLSC: N Lock: (0,0)
   352 LLSC: N Lock: (0,0)
   353 LLSC: N Lock: (0,0)
   354 LLSC: N Lock: (0,0)
   355 LLSC: N Lock: (0,0)
   356 LLSC: N Lock: (0,0)
   357 LLSC: N Lock: (0,0)
   358 LLSC: N Lock: (0,0)
   359 LLSC: N Lock: (0,0)
   360 LLSC: N Lock: (0,0)
   361 LLSC: N Lock: (0,0)
   362 LLSC: N Lock: (0,0)
   363 LLSC: N Lock: (0,0)
   364 LLSC: N Lock: (0,0)
   365 LLSC: N Lock: (0,0)
   366 LLSC: N Lock: (0,0)
   367 LLSC: N Lock: (0,0)
   368 LLSC: N Lock: (0,0)
   369 LLSC: N Lock: (0,0)
   370 LLSC: N Lock: (0,0)
   371 LLSC: N Lock: (0,0)
   372 LLSC: N Lock: (0,0)
   373 LLSC: N Lock: (0,0)
   374 LLSC: N Lock: (0,0)
   375 LLSC: N Lock: (0,0)
   376 LLSC: N Lock: (0,0)
   377 LLSC: N Lock: (0,0)
   378 LLSC: N Lock: (0,0)
   379 LLSC: N Lock: (0,0)
   380 LLSC: N Lock: (0,0)
   381 LLSC: N Lock: (0,0)
   382 LLSC: N Lock: (0,0)
   383 LLSC: N Lock: (0,0)
   384 LLSC: N Lock: (0,0)
   385 LLSC: N Lock: (0,0)
   386 LLSC: N Lock: (0,0)
   387 LLSC: N Lock: (0,0)
   388 LLSC: N Lock: (0,0)
   389 LLSC: N Lock: (0,0)
   390 LLSC: N Lock: (0,0)
   391 LLSC: N Lock: (0,0)
   392 LLSC: N Lock: (0,0)
   393 LLSC: N Lock: (0,0)
   394 LLSC: N Lock: (0,0)
   395 LLSC: N Lock: (0,0)
   396 LLSC: N Lock: (0,0)
   397 LLSC: N Lock: (0,0)
   398 LLSC: N Lock: (0,0)
   399 LLSC: N Lock: (0,0)
   400 LLSC: N Lock: (0,0)
   401 LLSC: N Lock: (0,0)
   402 LLSC: N Lock: (0,0)
   403 LLSC: N Lock: (0,0)
   404 LLSC: N Lock: (0,0)
   405 LLSC: N Lock: (0,0)
   406 LLSC: N Lock: (0,0)
   407 LLSC: N Lock: (0,0)
   408 LLSC: N Lock: (0,0)
   409 LLSC: N Lock: (0,0)
   410 LLSC: N Lock: (0,0)
   411 LLSC: N Lock: (0,0)
   412 LLSC: N Lock: (0,0)
   413 LLSC: N Lock: (0,0)
   414 LLSC: N Lock: (0,0)
   415 LLSC: N Lock: (0,0)
   416 LLSC: N Lock: (0,0)
   417 LLSC: N Lock: (0,0)
   418 LLSC: N Lock: (0,0)
   419 LLSC: N Lock: (0,0)
   420 LLSC: N Lock: (0,0)
   421 LLSC: N Lock: (0,0)
   422 LLSC: N Lock: (0,0)
   423 LLSC: N Lock: (0,0)
   424 LLSC: N Lock: (0,0)
   425 LLSC: N Lock: (0,0)
   426 LLSC: N Lock: (0,0)
   427 LLSC: N Lock: (0,0)
   428 LLSC: N Lock: (0,0)
   429 LLSC: N Lock: (0,0)
   430 LLSC: N Lock: (0,0)
   431 LLSC: N Lock: (0,0)
   432 LLSC: N Lock: (0,0)
   433 LLSC: N Lock: (0,0)
   434 LLSC: N Lock: (0,0)
   435 LLSC: N Lock: (0,0)
   436 LLSC: N Lock: (0,0)
   437 LLSC: N Lock: (0,0)
   438 LLSC: N Lock: (0,0)
   439 LLSC: N Lock: (0,0)
   440 LLSC: N Lock: (0,0)
   441 LLSC: N Lock: (0,0)
   442 LLSC: N Lock: (0,0)
   443 LLSC: N Lock: (0,0)
   444 LLSC: N Lock: (0,0)
   445 LLSC: N Lock: (0,0)
   446 LLSC: N Lock: (0,0)
   447 LLSC: N Lock: (0,0)
   448 LLSC: N Lock: (0,0)
   449 LLSC: N Lock: (0,0)
   450 LLSC: N Lock: (0,0)
   451 LLSC: N Lock: (0,0)
   452 LLSC: N Lock: (0,0)
   453 LLSC: N Lock: (0,0)
   454 LLSC: N Lock: (0,0)
   455 LLSC: N Lock: (0,0)
   456 LLSC: N Lock: (0,0)
   457 LLSC: N Lock: (0,0)
   458 LLSC: N Lock: (0,0)
   459 LLSC: N Lock: (0,0)
   460 LLSC: N Lock: (0,0)
   461 LLSC: N Lock: (0,0)
   462 LLSC: N Lock: (0,0)
   463 LLSC: N Lock: (0,0)
   464 LLSC: N Lock: (0,0)
   465 LLSC: N Lock: (0,0)
   466 LLSC: N Lock: (0,0)
   467 LLSC: N Lock: (0,0)
   468 LLSC: N Lock: (0,0)
   469 LLSC: N Lock: (0,0)
   470 LLSC: N Lock: (0,0)
   471 LLSC: N Lock: (0,0)
   472 LLSC: N Lock: (0,0)
   473 LLSC: N Lock: (0,0)
   474 LLSC: N Lock: (0,0)
   475 LLSC: N Lock: (0,0)
   476 LLSC: N Lock: (0,0)
   477 LLSC: N Lock: (0,0)
   478 LLSC: N Lock: (0,0)
   479 LLSC: N Lock: (0,0)
   480 LLSC: N Lock: (0,0)
   481 LLSC: N Lock: (0,0)
   482 LLSC: N Lock: (0,0)
   483 LLSC: N Lock: (0,0)
   484 LLSC: N Lock: (0,0)
   485 LLSC: N Lock: (0,0)
   486 LLSC: N Lock: (0,0)
   487 LLSC: N Lock: (0,0)
   488 LLSC: N Lock: (0,0)
   489 LLSC: N Lock: (0,0)
   490 LLSC: N Lock: (0,0)
   491 LLSC: N Lock: (0,0)
   492 LLSC: N Lock: (0,0)
   493 LLSC: N Lock: (0,0)
   494 LLSC: N Lock: (0,0)
   495 LLSC: N Lock: (0,0)
   496 LLSC: N Lock: (0,0)
   497 LLSC: N Lock: (0,0)
   498 LLSC: N Lock: (0,0)
   499 LLSC: N Lock: (0,0)
   500 LLSC: N Lock: (0,0)
   501 LLSC: N Lock: (0,0)
   502 LLSC: N Lock: (0,0)
   503 LLSC: N Lock: (0,0)
   504 LLSC: N Lock: (0,0)
   505 LLSC: N Lock: (0,0)
   506 LLSC: N Lock: (0,0)
   507 LLSC: N Lock: (0,0)
   508 LLSC: N Lock: (0,0)
   509 LLSC: N Lock: (0,0)
   510 LLSC: N Lock: (0,0)
   511 LLSC: N Lock: (0,0)
End MemHierarchy::Cache

  Checking for unreceived events on up link: 
  Checking for unreceived events on down link: 
MemHierarchy::Cache l1cache_3
  Clock is on. Last active cycle: 0
  Events in queues: Retry = 0, Event = 0, Prefetch = 0
  MSHR Status:
    MSHR Status for l1cache_3. Size: 0. Prefetches: 0    End MSHR Status for l1cache_3
  Up link status:   MemHierarchy::MemLink: No status given
  Down link status:   MemHierarchy::MemLink: No status given
  Cache coherence manager and array:
   0 LLSC: N Lock: (0,0)
   1 LLSC: N Lock: (0,0)
   2 LLSC: N Lock: (0,0)
   3 LLSC: N Lock: (0,0)
   4 LLSC: N Lock: (0,0)
   5 LLSC: N Lock: (0,0)
   6 LLSC: N Lock: (0,0)
   7 LLSC: N Lock: (0,0)
   8 LLSC: N Lock: (0,0)
   9 LLSC: N Lock: (0,0)
   10 LLSC: N Lock: (0,0)
   11 LLSC: N Lock: (0,0)
   12 LLSC: N Lock: (0,0)
   13 LLSC: N Lock: (0,0)
   14 LLSC: N Lock: (0,0)
   15 LLSC: N Lock: (0,0)
   16 LLSC: N Lock: (0,0)
   17 LLSC: N Lock: (0,0)
   18 LLSC: N Lock: (0,0)
   19 LLSC: N Lock: (0,0)
   20 LLSC: N Lock: (0,0)
   21 LLSC: N Lock: (0,0)
   22 LLSC: N Lock: (0,0)
   23 LLSC: N Lock: (0,0)
   24 LLSC: N Lock: (0,0)
   25 LLSC: N Lock: (0,0)
   26 LLSC: N Lock: (0,0)
   27 LLSC: N Lock: (0,0)
   28 LLSC: N Lock: (0,0)
   29 LLSC: N Lock: (0,0)
   30 LLSC: N Lock: (0,0)
   31 LLSC: N Lock: (0,0)
   32 LLSC: N Lock: (0,0)
   33 LLSC: N Lock: (0,0)
   34 LLSC: N Lock: (0,0)
   35 LLSC: N Lock: (0,0)
   36 LLSC: N Lock: (0,0)
   37 LLSC: N Lock: (0,0)
   38 LLSC: N Lock: (0,0)
   39 LLSC: N Lock: (0,0)
   40 LLSC: N Lock: (0,0)
   41 LLSC: N Lock: (0,0)
   42 LLSC: N Lock: (0,0)
   43 LLSC: N Lock: (0,0)
   44 LLSC: N Lock: (0,0)
   45 LLSC: N Lock: (0,0)
   46 LLSC: N Lock: (0,0)
   47 LLSC: N Lock: (0,0)
   48 LLSC: N Lock: (0,0)
   49 LLSC: N Lock: (0,0)
   50 LLSC: N Lock: (0,0)
   51 LLSC: N Lock: (0,0)
   52 LLSC: N Lock: (0,0)
   53 LLSC: N Lock: (0,0)
   54 LLSC: N Lock: (0,0)
   55 LLSC: N Lock: (0,0)
   56 LLSC: N Lock: (0,0)
   57 LLSC: N Lock: (0,0)
   58 LLSC: N Lock: (0,0)
   59 LLSC: N Lock: (0,0)
   60 LLSC: N Lock: (0,0)
   61 LLSC: N Lock: (0,0)
   62 LLSC: N Lock: (0,0)
   63 LLSC: N Lock: (0,0)
   64 LLSC: N Lock: (0,0)
   65 LLSC: N Lock: (0,0)
   66 LLSC: N Lock: (0,0)
   67 LLSC: N Lock: (0,0)
   68 LLSC: N Lock: (0,0)
   69 LLSC: N Lock: (0,0)
   70 LLSC: N Lock: (0,0)
   71 LLSC: N Lock: (0,0)
   72 LLSC: N Lock: (0,0)
   73 LLSC: N Lock: (0,0)
   74 LLSC: N Lock: (0,0)
   75 LLSC: N Lock: (0,0)
   76 LLSC: N Lock: (0,0)
   77 LLSC: N Lock: (0,0)
   78 LLSC: N Lock: (0,0)
   79 LLSC: N Lock: (0,0)
   80 LLSC: N Lock: (0,0)
   81 LLSC: N Lock: (0,0)
   82 LLSC: N Lock: (0,0)
   83 LLSC: N Lock: (0,0)
   84 LLSC: N Lock: (0,0)
   85 LLSC: N Lock: (0,0)
   86 LLSC: N Lock: (0,0)
   87 LLSC: N Lock: (0,0)
   88 LLSC: N Lock: (0,0)
   89 LLSC: N Lock: (0,0)
   90 LLSC: N Lock: (0,0)
   91 LLSC: N Lock: (0,0)
   92 LLSC: N Lock: (0,0)
   93 LLSC: N Lock: (0,0)
   94 LLSC: N Lock: (0,0)
   95 LLSC: N Lock: (0,0)
   96 LLSC: N Lock: (0,0)
   97 LLSC: N Lock: (0,0)
   98 LLSC: N Lock: (0,0)
   99 LLSC: N Lock: (0,0)
   100 LLSC: N Lock: (0,0)
   101 LLSC: N Lock: (0,0)
   102 LLSC: N Lock: (0,0)
   103 LLSC: N Lock: (0,0)
   104 LLSC: N Lock: (0,0)
   105 LLSC: N Lock: (0,0)
   106 LLSC: N Lock: (0,0)
   107 LLSC: N Lock: (0,0)
   108 LLSC: N Lock: (0,0)
   109 LLSC: N Lock: (0,0)
   110 LLSC: N Lock: (0,0)
   111 LLSC: N Lock: (0,0)
   112 LLSC: N Lock: (0,0)
   113 LLSC: N Lock: (0,0)
   114 LLSC: N Lock: (0,0)
   115 LLSC: N Lock: (0,0)
   116 LLSC: N Lock: (0,0)
   117 LLSC: N Lock: (0,0)
   118 LLSC: N Lock: (0,0)
   119 LLSC: N Lock: (0,0)
   120 LLSC: N Lock: (0,0)
   121 LLSC: N Lock: (0,0)
   122 LLSC: N Lock: (0,0)
   123 LLSC: N Lock: (0,0)
   124 LLSC: N Lock: (0,0)
   125 LLSC: N Lock: (0,0)
   126 LLSC: N Lock: (0,0)
   127 LLSC: N Lock: (0,0)
   128 LLSC: N Lock: (0,0)
   129 LLSC: N Lock: (0,0)
   130 LLSC: N Lock: (0,0)
   131 LLSC: N Lock: (0,0)
   132 LLSC: N Lock: (0,0)
   133 LLSC: N Lock: (0,0)
   134 LLSC: N Lock: (0,0)
   135 LLSC: N Lock: (0,0)
   136 LLSC: N Lock: (0,0)
   137 LLSC: N Lock: (0,0)
   138 LLSC: N Lock: (0,0)
   139 LLSC: N Lock: (0,0)
   140 LLSC: N Lock: (0,0)
   141 LLSC: N Lock: (0,0)
   142 LLSC: N Lock: (0,0)
   143 LLSC: N Lock: (0,0)
   144 LLSC: N Lock: (0,0)
   145 LLSC: N Lock: (0,0)
   146 LLSC: N Lock: (0,0)
   147 LLSC: N Lock: (0,0)
   148 LLSC: N Lock: (0,0)
   149 LLSC: N Lock: (0,0)
   150 LLSC: N Lock: (0,0)
   151 LLSC: N Lock: (0,0)
   152 LLSC: N Lock: (0,0)
   153 LLSC: N Lock: (0,0)
   154 LLSC: N Lock: (0,0)
   155 LLSC: N Lock: (0,0)
   156 LLSC: N Lock: (0,0)
   157 LLSC: N Lock: (0,0)
   158 LLSC: N Lock: (0,0)
   159 LLSC: N Lock: (0,0)
   160 LLSC: N Lock: (0,0)
   161 LLSC: N Lock: (0,0)
   162 LLSC: N Lock: (0,0)
   163 LLSC: N Lock: (0,0)
   164 LLSC: N Lock: (0,0)
   165 LLSC: N Lock: (0,0)
   166 LLSC: N Lock: (0,0)
   167 LLSC: N Lock: (0,0)
   168 LLSC: N Lock: (0,0)
   169 LLSC: N Lock: (0,0)
   170 LLSC: N Lock: (0,0)
   171 LLSC: N Lock: (0,0)
   172 LLSC: N Lock: (0,0)
   173 LLSC: N Lock: (0,0)
   174 LLSC: N Lock: (0,0)
   175 LLSC: N Lock: (0,0)
   176 LLSC: N Lock: (0,0)
   177 LLSC: N Lock: (0,0)
   178 LLSC: N Lock: (0,0)
   179 LLSC: N Lock: (0,0)
   180 LLSC: N Lock: (0,0)
   181 LLSC: N Lock: (0,0)
   182 LLSC: N Lock: (0,0)
   183 LLSC: N Lock: (0,0)
   184 LLSC: N Lock: (0,0)
   185 LLSC: N Lock: (0,0)
   186 LLSC: N Lock: (0,0)
   187 LLSC: N Lock: (0,0)
   188 LLSC: N Lock: (0,0)
   189 LLSC: N Lock: (0,0)
   190 LLSC: N Lock: (0,0)
   191 LLSC: N Lock: (0,0)
   192 LLSC: N Lock: (0,0)
   193 LLSC: N Lock: (0,0)
   194 LLSC: N Lock: (0,0)
   195 LLSC: N Lock: (0,0)
   196 LLSC: N Lock: (0,0)
   197 LLSC: N Lock: (0,0)
   198 LLSC: N Lock: (0,0)
   199 LLSC: N Lock: (0,0)
   200 LLSC: N Lock: (0,0)
   201 LLSC: N Lock: (0,0)
   202 LLSC: N Lock: (0,0)
   203 LLSC: N Lock: (0,0)
   204 LLSC: N Lock: (0,0)
   205 LLSC: N Lock: (0,0)
   206 LLSC: N Lock: (0,0)
   207 LLSC: N Lock: (0,0)
   208 LLSC: N Lock: (0,0)
   209 LLSC: N Lock: (0,0)
   210 LLSC: N Lock: (0,0)
   211 LLSC: N Lock: (0,0)
   212 LLSC: N Lock: (0,0)
   213 LLSC: N Lock: (0,0)
   214 LLSC: N Lock: (0,0)
   215 LLSC: N Lock: (0,0)
   216 LLSC: N Lock: (0,0)
   217 LLSC: N Lock: (0,0)
   218 LLSC: N Lock: (0,0)
   219 LLSC: N Lock: (0,0)
   220 LLSC: N Lock: (0,0)
   221 LLSC: N Lock: (0,0)
   222 LLSC: N Lock: (0,0)
   223 LLSC: N Lock: (0,0)
   224 LLSC: N Lock: (0,0)
   225 LLSC: N Lock: (0,0)
   226 LLSC: N Lock: (0,0)
   227 LLSC: N Lock: (0,0)
   228 LLSC: N Lock: (0,0)
   229 LLSC: N Lock: (0,0)
   230 LLSC: N Lock: (0,0)
   231 LLSC: N Lock: (0,0)
   232 LLSC: N Lock: (0,0)
   233 LLSC: N Lock: (0,0)
   234 LLSC: N Lock: (0,0)
   235 LLSC: N Lock: (0,0)
   236 LLSC: N Lock: (0,0)
   237 LLSC: N Lock: (0,0)
   238 LLSC: N Lock: (0,0)
   239 LLSC: N Lock: (0,0)
   240 LLSC: N Lock: (0,0)
   241 LLSC: N Lock: (0,0)
   242 LLSC: N Lock: (0,0)
   243 LLSC: N Lock: (0,0)
   244 LLSC: N Lock: (0,0)
   245 LLSC: N Lock: (0,0)
   246 LLSC: N Lock: (0,0)
   247 LLSC: N Lock: (0,0)
   248 LLSC: N Lock: (0,0)
   249 LLSC: N Lock: (0,0)
   250 LLSC: N Lock: (0,0)
   251 LLSC: N Lock: (0,0)
   252 LLSC: N Lock: (0,0)
   253 LLSC: N Lock: (0,0)
   254 LLSC: N Lock: (0,0)
   255 LLSC: N Lock: (0,0)
   256 LLSC: N Lock: (0,0)
   257 LLSC: N Lock: (0,0)
   258 LLSC: N Lock: (0,0)
   259 LLSC: N Lock: (0,0)
   260 LLSC: N Lock: (0,0)
   261 LLSC: N Lock: (0,0)
   262 LLSC: N Lock: (0,0)
   263 LLSC: N Lock: (0,0)
   264 LLSC: N Lock: (0,0)
   265 LLSC: N Lock: (0,0)
   266 LLSC: N Lock: (0,0)
   267 LLSC: N Lock: (0,0)
   268 LLSC: N Lock: (0,0)
   269 LLSC: N Lock: (0,0)
   270 LLSC: N Lock: (0,0)
   271 LLSC: N Lock: (0,0)
   272 LLSC: N Lock: (0,0)
   273 LLSC: N Lock: (0,0)
   274 LLSC: N Lock: (0,0)
   275 LLSC: N Lock: (0,0)
   276 LLSC: N Lock: (0,0)
   277 LLSC: N Lock: (0,0)
   278 LLSC: N Lock: (0,0)
   279 LLSC: N Lock: (0,0)
   280 LLSC: N Lock: (0,0)
   281 LLSC: N Lock: (0,0)
   282 LLSC: N Lock: (0,0)
   283 LLSC: N Lock: (0,0)
   284 LLSC: N Lock: (0,0)
   285 LLSC: N Lock: (0,0)
   286 LLSC: N Lock: (0,0)
   287 LLSC: N Lock: (0,0)
   288 LLSC: N Lock: (0,0)
   289 LLSC: N Lock: (0,0)
   290 LLSC: N Lock: (0,0)
   291 LLSC: N Lock: (0,0)
   292 LLSC: N Lock: (0,0)
   293 LLSC: N Lock: (0,0)
   294 LLSC: N Lock: (0,0)
   295 LLSC: N Lock: (0,0)
   296 LLSC: N Lock: (0,0)
   297 LLSC: N Lock: (0,0)
   298 LLSC: N Lock: (0,0)
   299 LLSC: N Lock: (0,0)
   300 LLSC: N Lock: (0,0)
   301 LLSC: N Lock: (0,0)
   302 LLSC: N Lock: (0,0)
   303 LLSC: N Lock: (0,0)
   304 LLSC: N Lock: (0,0)
   305 LLSC: N Lock: (0,0)
   306 LLSC: N Lock: (0,0)
   307 LLSC: N Lock: (0,0)
   308 LLSC: N Lock: (0,0)
   309 LLSC: N Lock: (0,0)
   310 LLSC: N Lock: (0,0)
   311 LLSC: N Lock: (0,0)
   312 LLSC: N Lock: (0,0)
   313 LLSC: N Lock: (0,0)
   314 LLSC: N Lock: (0,0)
   315 LLSC: N Lock: (0,0)
   316 LLSC: N Lock: (0,0)
   317 LLSC: N Lock: (0,0)
   318 LLSC: N Lock: (0,0)
   319 LLSC: N Lock: (0,0)
   320 LLSC: N Lock: (0,0)
   321 LLSC: N Lock: (0,0)
   322 LLSC: N Lock: (0,0)
   323 LLSC: N Lock: (0,0)
   324 LLSC: N Lock: (0,0)
   325 LLSC: N Lock: (0,0)
   326 LLSC: N Lock: (0,0)
   327 LLSC: N Lock: (0,0)
   328 LLSC: N Lock: (0,0)
   329 LLSC: N Lock: (0,0)
   330 LLSC: N Lock: (0,0)
   331 LLSC: N Lock: (0,0)
   332 LLSC: N Lock: (0,0)
   333 LLSC: N Lock: (0,0)
   334 LLSC: N Lock: (0,0)
   335 LLSC: N Lock: (0,0)
   336 LLSC: N Lock: (0,0)
   337 LLSC: N Lock: (0,0)
   338 LLSC: N Lock: (0,0)
   339 LLSC: N Lock: (0,0)
   340 LLSC: N Lock: (0,0)
   341 LLSC: N Lock: (0,0)
   342 LLSC: N Lock: (0,0)
   343 LLSC: N Lock: (0,0)
   344 LLSC: N Lock: (0,0)
   345 LLSC: N Lock: (0,0)
   346 LLSC: N Lock: (0,0)
   347 LLSC: N Lock: (0,0)
   348 LLSC: N Lock: (0,0)
   349 LLSC: N Lock: (0,0)
   350 LLSC: N Lock: (0,0)
   351 LLSC: N Lock: (0,0)
   352 LLSC: N Lock: (0,0)
   353 LLSC: N Lock: (0,0)
   354 LLSC: N Lock: (0,0)
   355 LLSC: N Lock: (0,0)
   356 LLSC: N Lock: (0,0)
   357 LLSC: N Lock: (0,0)
   358 LLSC: N Lock: (0,0)
   359 LLSC: N Lock: (0,0)
   360 LLSC: N Lock: (0,0)
   361 LLSC: N Lock: (0,0)
   362 LLSC: N Lock: (0,0)
   363 LLSC: N Lock: (0,0)
   364 LLSC: N Lock: (0,0)
   365 LLSC: N Lock: (0,0)
   366 LLSC: N Lock: (0,0)
   367 LLSC: N Lock: (0,0)
   368 LLSC: N Lock: (0,0)
   369 LLSC: N Lock: (0,0)
   370 LLSC: N Lock: (0,0)
   371 LLSC: N Lock: (0,0)
   372 LLSC: N Lock: (0,0)
   373 LLSC: N Lock: (0,0)
   374 LLSC: N Lock: (0,0)
   375 LLSC: N Lock: (0,0)
   376 LLSC: N Lock: (0,0)
   377 LLSC: N Lock: (0,0)
   378 LLSC: N Lock: (0,0)
   379 LLSC: N Lock: (0,0)
   380 LLSC: N Lock: (0,0)
   381 LLSC: N Lock: (0,0)
   382 LLSC: N Lock: (0,0)
   383 LLSC: N Lock: (0,0)
   384 LLSC: N Lock: (0,0)
   385 LLSC: N Lock: (0,0)
   386 LLSC: N Lock: (0,0)
   387 LLSC: N Lock: (0,0)
   388 LLSC: N Lock: (0,0)
   389 LLSC: N Lock: (0,0)
   390 LLSC: N Lock: (0,0)
   391 LLSC: N Lock: (0,0)
   392 LLSC: N Lock: (0,0)
   393 LLSC: N Lock: (0,0)
   394 LLSC: N Lock: (0,0)
   395 LLSC: N Lock: (0,0)
   396 LLSC: N Lock: (0,0)
   397 LLSC: N Lock: (0,0)
   398 LLSC: N Lock: (0,0)
   399 LLSC: N Lock: (0,0)
   400 LLSC: N Lock: (0,0)
   401 LLSC: N Lock: (0,0)
   402 LLSC: N Lock: (0,0)
   403 LLSC: N Lock: (0,0)
   404 LLSC: N Lock: (0,0)
   405 LLSC: N Lock: (0,0)
   406 LLSC: N Lock: (0,0)
   407 LLSC: N Lock: (0,0)
   408 LLSC: N Lock: (0,0)
   409 LLSC: N Lock: (0,0)
   410 LLSC: N Lock: (0,0)
   411 LLSC: N Lock: (0,0)
   412 LLSC: N Lock: (0,0)
   413 LLSC: N Lock: (0,0)
   414 LLSC: N Lock: (0,0)
   415 LLSC: N Lock: (0,0)
   416 LLSC: N Lock: (0,0)
   417 LLSC: N Lock: (0,0)
   418 LLSC: N Lock: (0,0)
   419 LLSC: N Lock: (0,0)
   420 LLSC: N Lock: (0,0)
   421 LLSC: N Lock: (0,0)
   422 LLSC: N Lock: (0,0)
   423 LLSC: N Lock: (0,0)
   424 LLSC: N Lock: (0,0)
   425 LLSC: N Lock: (0,0)
   426 LLSC: N Lock: (0,0)
   427 LLSC: N Lock: (0,0)
   428 LLSC: N Lock: (0,0)
   429 LLSC: N Lock: (0,0)
   430 LLSC: N Lock: (0,0)
   431 LLSC: N Lock: (0,0)
   432 LLSC: N Lock: (0,0)
   433 LLSC: N Lock: (0,0)
   434 LLSC: N Lock: (0,0)
   435 LLSC: N Lock: (0,0)
   436 LLSC: N Lock: (0,0)
   437 LLSC: N Lock: (0,0)
   438 LLSC: N Lock: (0,0)
   439 LLSC: N Lock: (0,0)
   440 LLSC: N Lock: (0,0)
   441 LLSC: N Lock: (0,0)
   442 LLSC: N Lock: (0,0)
   443 LLSC: N Lock: (0,0)
   444 LLSC: N Lock: (0,0)
   445 LLSC: N Lock: (0,0)
   446 LLSC: N Lock: (0,0)
   447 LLSC: N Lock: (0,0)
   448 LLSC: N Lock: (0,0)
   449 LLSC: N Lock: (0,0)
   450 LLSC: N Lock: (0,0)
   451 LLSC: N Lock: (0,0)
   452 LLSC: N Lock: (0,0)
   453 LLSC: N Lock: (0,0)
   454 LLSC: N Lock: (0,0)
   455 LLSC: N Lock: (0,0)
   456 LLSC: N Lock: (0,0)
   457 LLSC: N Lock: (0,0)
   458 LLSC: N Lock: (0,0)
   459 LLSC: N Lock: (0,0)
   460 LLSC: N Lock: (0,0)
   461 LLSC: N Lock: (0,0)
   462 LLSC: N Lock: (0,0)
   463 LLSC: N Lock: (0,0)
   464 LLSC: N Lock: (0,0)
   465 LLSC: N Lock: (0,0)
   466 LLSC: N Lock: (0,0)
   467 LLSC: N Lock: (0,0)
   468 LLSC: N Lock: (0,0)
   469 LLSC: N Lock: (0,0)
   470 LLSC: N Lock: (0,0)
   471 LLSC: N Lock: (0,0)
   472 LLSC: N Lock: (0,0)
   473 LLSC: N Lock: (0,0)
   474 LLSC: N Lock: (0,0)
   475 LLSC: N Lock: (0,0)
   476 LLSC: N Lock: (0,0)
   477 LLSC: N Lock: (0,0)
   478 LLSC: N Lock: (0,0)
   479 LLSC: N Lock: (0,0)
   480 LLSC: N Lock: (0,0)
   481 LLSC: N Lock: (0,0)
   482 LLSC: N Lock: (0,0)
   483 LLSC: N Lock: (0,0)
   484 LLSC: N Lock: (0,0)
   485 LLSC: N Lock: (0,0)
   486 LLSC: N Lock: (0,0)
   487 LLSC: N Lock: (0,0)
   488 LLSC: N Lock: (0,0)
   489 LLSC: N Lock: (0,0)
   490 LLSC: N Lock: (0,0)
   491 LLSC: N Lock: (0,0)
   492 LLSC: N Lock: (0,0)
   493 LLSC: N Lock: (0,0)
   494 LLSC: N Lock: (0,0)
   495 LLSC: N Lock: (0,0)
   496 LLSC: N Lock: (0,0)
   497 LLSC: N Lock: (0,0)
   498 LLSC: N Lock: (0,0)
   499 LLSC: N Lock: (0,0)
   500 LLSC: N Lock: (0,0)
   501 LLSC: N Lock: (0,0)
   502 LLSC: N Lock: (0,0)
   503 LLSC: N Lock: (0,0)
   504 LLSC: N Lock: (0,0)
   505 LLSC: N Lock: (0,0)
   506 LLSC: N Lock: (0,0)
   507 LLSC: N Lock: (0,0)
   508 LLSC: N Lock: (0,0)
   509 LLSC: N Lock: (0,0)
   510 LLSC: N Lock: (0,0)
   511 LLSC: N Lock: (0,0)
End MemHierarchy::Cache

  Checking for unreceived events on up link: 
  Checking for unreceived events on down link: 
[eclgpu4:2193703] *** Process received signal ***
[eclgpu4:2193703] Signal: Segmentation fault (11)
[eclgpu4:2193703] Signal code: Address not mapped (1)
[eclgpu4:2193703] Failing at address: 0x51
