/* 
 * File:   pines.h
 * Author: pablo
 *
 * Created on 11 de febrero de 2022, 06:02 PM
 */

#ifndef PINES_H
#define	PINES_H

#ifdef	__cplusplus
extern "C" {
#endif

#include <avr/io.h>
#include "stdbool.h"
    
//--------------------------------------------------------------------------
#define RTS_RS485A_PORT         PORTG
#define RTS_RS485A              2
#define RTS_RS485A_PIN_bm       PIN2_bm
#define RTS_RS485A_PIN_bp       PIN2_bp
#define SET_RTS_RS485A()        ( RTS_RS485A_PORT.OUT |= RTS_RS485A_PIN_bm )
#define CLEAR_RTS_RS485A()      ( RTS_RS485A_PORT.OUT &= ~RTS_RS485A_PIN_bm )

#define CONFIG_RTS_485A()       RTS_RS485A_PORT.DIR |= RTS_RS485A_PIN_bm;

// DRV8814_0:
#define DRV8814_0_RESET_PORT      PORTD      
#define DRV8814_0_RESET           2
#define DRV8814_0_RESET_PIN_bm    PIN2_bm
#define DRV8814_0_RESET_PIN_bp    PIN2_bp
#define SET_DRV8814_0_RESET       ( DRV8814_0_RESET_PORT.OUT |= DRV8814_0_RESET_PIN_bm )
#define CLEAR_DRV8814_0_RESET     ( DRV8814_0_RESET_PORT.OUT &= ~DRV8814_0_RESET_PIN_bm )
#define CONFIG_DRV8814_0_RESET    ( DRV8814_0_RESET_PORT.DIR |= DRV8814_0_RESET_PIN_bm )

#define DRV8814_0_SLEEP_PORT      PORTD     
#define DRV8814_0_SLEEP           1
#define DRV8814_0_SLEEP_PIN_bm    PIN1_bm
#define DRV8814_0_SLEEP_PIN_bp    PIN1_bp
#define SET_DRV8814_0_SLEEP       ( DRV8814_0_SLEEP_PORT.OUT |= DRV8814_0_SLEEP_PIN_bm )
#define CLEAR_DRV8814_0_SLEEP     ( DRV8814_0_SLEEP_PORT.OUT &= ~DRV8814_0_SLEEP_PIN_bm )
#define CONFIG_DRV8814_0_SLEEP    ( DRV8814_0_SLEEP_PORT.DIR |= DRV8814_0_SLEEP_PIN_bm )

#define DRV8814_0_APH_PORT      PORTC      
#define DRV8814_0_APH           7
#define DRV8814_0_APH_PIN_bm    PIN7_bm
#define DRV8814_0_APH_PIN_bp    PIN7_bp
#define SET_DRV8814_0_APH       ( DRV8814_0_APH_PORT.OUT |= DRV8814_0_APH_PIN_bm )
#define CLEAR_DRV8814_0_APH     ( DRV8814_0_APH_PORT.OUT &= ~DRV8814_0_APH_PIN_bm )
#define CONFIG_DRV8814_0_APH    ( DRV8814_0_APH_PORT.DIR |= DRV8814_0_APH_PIN_bm )
    
#define DRV8814_0_AEN_PORT      PORTC     
#define DRV8814_0_AEN           6
#define DRV8814_0_AEN_PIN_bm    PIN6_bm
#define DRV8814_0_AEN_PIN_bp    PIN6_bp
#define SET_DRV8814_0_AEN       ( DRV8814_0_AEN_PORT.OUT |= DRV8814_0_AEN_PIN_bm )
#define CLEAR_DRV8814_0_AEN     ( DRV8814_0_AEN_PORT.OUT &= ~DRV8814_0_AEN_PIN_bm )
#define CONFIG_DRV8814_0_AEN    ( DRV8814_0_AEN_PORT.DIR |= DRV8814_0_AEN_PIN_bm )

#define DRV8814_0_BEN_PORT      PORTC      
#define DRV8814_0_BEN           5
#define DRV8814_0_BEN_PIN_bm    PIN5_bm
#define DRV8814_0_BEN_PIN_bp    PIN5_bp
#define SET_DRV8814_0_BEN       ( DRV8814_0_BEN_PORT.OUT |= DRV8814_0_BEN_PIN_bm )
#define CLEAR_DRV8814_0_BEN     ( DRV8814_0_BEN_PORT.OUT &= ~DRV8814_0_BEN_PIN_bm )
#define CONFIG_DRV8814_0_BEN    ( DRV8814_0_BEN_PORT.DIR |= DRV8814_0_BEN_PIN_bm )

#define DRV8814_0_BPH_PORT      PORTC      
#define DRV8814_0_BPH           4
#define DRV8814_0_BPH_PIN_bm    PIN4_bm
#define DRV8814_0_BPH_PIN_bp    PIN4_bp
#define SET_DRV8814_0_BPH       ( DRV8814_0_BPH_PORT.OUT |= DRV8814_0_BPH_PIN_bm )
#define CLEAR_DRV8814_0_BPH     ( DRV8814_0_BPH_PORT.OUT &= ~DRV8814_0_BPH_PIN_bm )
#define CONFIG_DRV8814_0_BPH    ( DRV8814_0_BPH_PORT.DIR |= DRV8814_0_BPH_PIN_bm )
  
// DRV8814_1:
#define DRV8814_1_RESET_PORT      PORTE     
#define DRV8814_1_RESET           7
#define DRV8814_1_RESET_PIN_bm    PIN7_bm
#define DRV8814_1_RESET_PIN_bp    PIN7_bp
#define SET_DRV8814_1_RESET       ( DRV8814_1_RESET_PORT.OUT |= DRV8814_1_RESET_PIN_bm )
#define CLEAR_DRV8814_1_RESET     ( DRV8814_1_RESET_PORT.OUT &= ~DRV8814_1_RESET_PIN_bm )
#define CONFIG_DRV8814_1_RESET    ( DRV8814_1_RESET_PORT.DIR |= DRV8814_1_RESET_PIN_bm )

#define DRV8814_1_SLEEP_PORT      PORTE     
#define DRV8814_1_SLEEP           6
#define DRV8814_1_SLEEP_PIN_bm    PIN6_bm
#define DRV8814_1_SLEEP_PIN_bp    PIN6_bp
#define SET_DRV8814_1_SLEEP       ( DRV8814_1_SLEEP_PORT.OUT |= DRV8814_1_SLEEP_PIN_bm )
#define CLEAR_DRV8814_1_SLEEP     ( DRV8814_1_SLEEP_PORT.OUT &= ~DRV8814_1_SLEEP_PIN_bm )
#define CONFIG_DRV8814_1_SLEEP    ( DRV8814_1_SLEEP_PORT.DIR |= DRV8814_1_SLEEP_PIN_bm )

#define DRV8814_1_AEN_PORT      PORTE     
#define DRV8814_1_AEN           3
#define DRV8814_1_AEN_PIN_bm    PIN3_bm
#define DRV8814_1_AEN_PIN_bp    PIN3_bp
#define SET_DRV8814_1_AEN       ( DRV8814_1_AEN_PORT.OUT |= DRV8814_1_AEN_PIN_bm )
#define CLEAR_DRV8814_1_AEN     ( DRV8814_1_AEN_PORT.OUT &= ~DRV8814_1_AEN_PIN_bm )
#define CONFIG_DRV8814_1_AEN    ( DRV8814_1_AEN_PORT.DIR |= DRV8814_1_AEN_PIN_bm )

#define DRV8814_1_BEN_PORT      PORTE      
#define DRV8814_1_BEN           2
#define DRV8814_1_BEN_PIN_bm    PIN2_bm
#define DRV8814_1_BEN_PIN_bp    PIN2_bp
#define SET_DRV8814_1_BEN       ( DRV8814_1_BEN_PORT.OUT |= DRV8814_1_BEN_PIN_bm )
#define CLEAR_DRV8814_1_BEN     ( DRV8814_1_BEN_PORT.OUT &= ~DRV8814_1_BEN_PIN_bm )
#define CONFIG_DRV8814_1_BEN    ( DRV8814_1_BEN_PORT.DIR |= DRV8814_1_BEN_PIN_bm )

#define DRV8814_1_APH_PORT      PORTE      
#define DRV8814_1_APH           4
#define DRV8814_1_APH_PIN_bm    PIN4_bm
#define DRV8814_1_APH_PIN_bp    PIN4_bp
#define SET_DRV8814_1_APH       ( DRV8814_1_APH_PORT.OUT |= DRV8814_1_APH_PIN_bm )
#define CLEAR_DRV8814_1_APH     ( DRV8814_1_APH_PORT.OUT &= ~DRV8814_1_APH_PIN_bm )
#define CONFIG_DRV8814_1_APH    ( DRV8814_1_APH_PORT.DIR |= DRV8814_1_APH_PIN_bm )

#define DRV8814_1_BPH_PORT      PORTE      
#define DRV8814_1_BPH           1
#define DRV8814_1_BPH_PIN_bm    PIN1_bm
#define DRV8814_1_BPH_PIN_bp    PIN1_bp
#define SET_DRV8814_1_BPH       ( DRV8814_1_BPH_PORT.OUT |= DRV8814_1_BPH_PIN_bm )
#define CLEAR_DRV8814_1_BPH     ( DRV8814_1_BPH_PORT.OUT &= ~DRV8814_1_BPH_PIN_bm )
#define CONFIG_DRV8814_1_BPH    ( DRV8814_1_BPH_PORT.DIR |= DRV8814_1_BPH_PIN_bm )

// DRV8814_2:
#define DRV8814_2_RESET_PORT      PORTD     
#define DRV8814_2_RESET           7
#define DRV8814_2_RESET_PIN_bm    PIN7_bm
#define DRV8814_2_RESET_PIN_bp    PIN7_bp
#define SET_DRV8814_2_RESET       ( DRV8814_2_RESET_PORT.OUT |= DRV8814_2_RESET_PIN_bm )
#define CLEAR_DRV8814_2_RESET     ( DRV8814_2_RESET_PORT.OUT &= ~DRV8814_2_RESET_PIN_bm )
#define CONFIG_DRV8814_2_RESET    ( DRV8814_2_RESET_PORT.DIR |= DRV8814_2_RESET_PIN_bm )

#define DRV8814_2_SLEEP_PORT      PORTF     
#define DRV8814_2_SLEEP           5
#define DRV8814_2_SLEEP_PIN_bm    PIN5_bm
#define DRV8814_2_SLEEP_PIN_bp    PIN5_bp
#define SET_DRV8814_2_SLEEP       ( DRV8814_2_SLEEP_PORT.OUT |= DRV8814_2_SLEEP_PIN_bm )
#define CLEAR_DRV8814_2_SLEEP     ( DRV8814_2_SLEEP_PORT.OUT &= ~DRV8814_2_SLEEP_PIN_bm )
#define CONFIG_DRV8814_2_SLEEP    ( DRV8814_2_SLEEP_PORT.DIR |= DRV8814_2_SLEEP_PIN_bm )

#define DRV8814_2_AEN_PORT      PORTF     
#define DRV8814_2_AEN           2
#define DRV8814_2_AEN_PIN_bm    PIN2_bm
#define DRV8814_2_AEN_PIN_bp    PIN2_bp
#define SET_DRV8814_2_AEN       ( DRV8814_2_AEN_PORT.OUT |= DRV8814_2_AEN_PIN_bm )
#define CLEAR_DRV8814_2_AEN     ( DRV8814_2_AEN_PORT.OUT &= ~DRV8814_2_AEN_PIN_bm )
#define CONFIG_DRV8814_2_AEN    ( DRV8814_2_AEN_PORT.DIR |= DRV8814_2_AEN_PIN_bm )

#define DRV8814_2_BEN_PORT      PORTF      
#define DRV8814_2_BEN           1
#define DRV8814_2_BEN_PIN_bm    PIN1_bm
#define DRV8814_2_BEN_PIN_bp    PIN1_bp
#define SET_DRV8814_2_BEN       ( DRV8814_2_BEN_PORT.OUT |= DRV8814_2_BEN_PIN_bm )
#define CLEAR_DRV8814_2_BEN     ( DRV8814_2_BEN_PORT.OUT &= ~DRV8814_2_BEN_PIN_bm )
#define CONFIG_DRV8814_2_BEN    ( DRV8814_2_BEN_PORT.DIR |= DRV8814_2_BEN_PIN_bm )

#define DRV8814_2_APH_PORT      PORTF      
#define DRV8814_2_APH           3
#define DRV8814_2_APH_PIN_bm    PIN3_bm
#define DRV8814_2_APH_PIN_bp    PIN3_bp
#define SET_DRV8814_2_APH       ( DRV8814_2_APH_PORT.OUT |= DRV8814_2_APH_PIN_bm )
#define CLEAR_DRV8814_2_APH     ( DRV8814_2_APH_PORT.OUT &= ~DRV8814_2_APH_PIN_bm )
#define CONFIG_DRV8814_2_APH    ( DRV8814_2_APH_PORT.DIR |= DRV8814_2_APH_PIN_bm )

#define DRV8814_2_BPH_PORT      PORTF      
#define DRV8814_2_BPH           0
#define DRV8814_2_BPH_PIN_bm    PIN0_bm
#define DRV8814_2_BPH_PIN_bp    PIN0_bp
#define SET_DRV8814_2_BPH       ( DRV8814_2_BPH_PORT.OUT |= DRV8814_2_BPH_PIN_bm )
#define CLEAR_DRV8814_2_BPH     ( DRV8814_2_BPH_PORT.OUT &= ~DRV8814_2_BPH_PIN_bm )
#define CONFIG_DRV8814_2_BPH    ( DRV8814_2_BPH_PORT.DIR |= DRV8814_2_BPH_PIN_bm )

// DRV8814_3:
#define DRV8814_3_RESET_PORT      PORTB     
#define DRV8814_3_RESET           0
#define DRV8814_3_RESET_PIN_bm    PIN0_bm
#define DRV8814_3_RESET_PIN_bp    PIN0_bp
#define SET_DRV8814_3_RESET       ( DRV8814_3_RESET_PORT.OUT |= DRV8814_3_RESET_PIN_bm )
#define CLEAR_DRV8814_3_RESET     ( DRV8814_3_RESET_PORT.OUT &= ~DRV8814_3_RESET_PIN_bm )
#define CONFIG_DRV8814_3_RESET    ( DRV8814_3_RESET_PORT.DIR |= DRV8814_3_RESET_PIN_bm )

#define DRV8814_3_SLEEP_PORT      PORTA     
#define DRV8814_3_SLEEP           7
#define DRV8814_3_SLEEP_PIN_bm    PIN7_bm
#define DRV8814_3_SLEEP_PIN_bp    PIN7_bp
#define SET_DRV8814_3_SLEEP       ( DRV8814_3_SLEEP_PORT.OUT |= DRV8814_3_SLEEP_PIN_bm )
#define CLEAR_DRV8814_3_SLEEP     ( DRV8814_3_SLEEP_PORT.OUT &= ~DRV8814_3_SLEEP_PIN_bm )
#define CONFIG_DRV8814_3_SLEEP    ( DRV8814_3_SLEEP_PORT.DIR |= DRV8814_3_SLEEP_PIN_bm )

#define DRV8814_3_AEN_PORT      PORTA     
#define DRV8814_3_AEN           4
#define DRV8814_3_AEN_PIN_bm    PIN4_bm
#define DRV8814_3_AEN_PIN_bp    PIN4_bp
#define SET_DRV8814_3_AEN       ( DRV8814_3_AEN_PORT.OUT |= DRV8814_3_AEN_PIN_bm )
#define CLEAR_DRV8814_3_AEN     ( DRV8814_3_AEN_PORT.OUT &= ~DRV8814_3_AEN_PIN_bm )
#define CONFIG_DRV8814_3_AEN    ( DRV8814_3_AEN_PORT.DIR |= DRV8814_3_AEN_PIN_bm )

#define DRV8814_3_BEN_PORT      PORTA      
#define DRV8814_3_BEN           3
#define DRV8814_3_BEN_PIN_bm    PIN3_bm
#define DRV8814_3_BEN_PIN_bp    PIN3_bp
#define SET_DRV8814_3_BEN       ( DRV8814_3_BEN_PORT.OUT |= DRV8814_3_BEN_PIN_bm )
#define CLEAR_DRV8814_3_BEN     ( DRV8814_3_BEN_PORT.OUT &= ~DRV8814_3_BEN_PIN_bm )
#define CONFIG_DRV8814_3_BEN    ( DRV8814_3_BEN_PORT.DIR |= DRV8814_3_BEN_PIN_bm )

#define DRV8814_3_APH_PORT      PORTA      
#define DRV8814_3_APH           5
#define DRV8814_3_APH_PIN_bm    PIN5_bm
#define DRV8814_3_APH_PIN_bp    PIN5_bp
#define SET_DRV8814_3_APH       ( DRV8814_3_APH_PORT.OUT |= DRV8814_3_APH_PIN_bm )
#define CLEAR_DRV8814_3_APH     ( DRV8814_3_APH_PORT.OUT &= ~DRV8814_3_APH_PIN_bm )
#define CONFIG_DRV8814_3_APH    ( DRV8814_3_APH_PORT.DIR |= DRV8814_3_APH_PIN_bm )

#define DRV8814_3_BPH_PORT      PORTA      
#define DRV8814_3_BPH           2
#define DRV8814_3_BPH_PIN_bm    PIN0_bm
#define DRV8814_3_BPH_PIN_bp    PIN0_bp
#define SET_DRV8814_3_BPH       ( DRV8814_3_BPH_PORT.OUT |= DRV8814_3_BPH_PIN_bm )
#define CLEAR_DRV8814_3_BPH     ( DRV8814_3_BPH_PORT.OUT &= ~DRV8814_3_BPH_PIN_bm )
#define CONFIG_DRV8814_3_BPH    ( DRV8814_3_BPH_PORT.DIR |= DRV8814_3_BPH_PIN_bm )

// DRV8814_4:
#define DRV8814_4_RESET_PORT      PORTB     
#define DRV8814_4_RESET           7
#define DRV8814_4_RESET_PIN_bm    PIN7_bm
#define DRV8814_4_RESET_PIN_bp    PIN7_bp
#define SET_DRV8814_4_RESET       ( DRV8814_4_RESET_PORT.OUT |= DRV8814_4_RESET_PIN_bm )
#define CLEAR_DRV8814_4_RESET     ( DRV8814_4_RESET_PORT.OUT &= ~DRV8814_4_RESET_PIN_bm )
#define CONFIG_DRV8814_4_RESET    ( DRV8814_4_RESET_PORT.DIR |= DRV8814_4_RESET_PIN_bm )

#define DRV8814_4_SLEEP_PORT      PORTB     
#define DRV8814_4_SLEEP           6
#define DRV8814_4_SLEEP_PIN_bm    PIN6_bm
#define DRV8814_4_SLEEP_PIN_bp    PIN6_bp
#define SET_DRV8814_4_SLEEP       ( DRV8814_4_SLEEP_PORT.OUT |= DRV8814_4_SLEEP_PIN_bm )
#define CLEAR_DRV8814_4_SLEEP     ( DRV8814_4_SLEEP_PORT.OUT &= ~DRV8814_4_SLEEP_PIN_bm )
#define CONFIG_DRV8814_4_SLEEP    ( DRV8814_4_SLEEP_PORT.DIR |= DRV8814_4_SLEEP_PIN_bm )

#define DRV8814_4_AEN_PORT      PORTB    
#define DRV8814_4_AEN           3
#define DRV8814_4_AEN_PIN_bm    PIN3_bm
#define DRV8814_4_AEN_PIN_bp    PIN3_bp
#define SET_DRV8814_4_AEN       ( DRV8814_4_AEN_PORT.OUT |= DRV8814_4_AEN_PIN_bm )
#define CLEAR_DRV8814_4_AEN     ( DRV8814_4_AEN_PORT.OUT &= ~DRV8814_4_AEN_PIN_bm )
#define CONFIG_DRV8814_4_AEN    ( DRV8814_4_AEN_PORT.DIR |= DRV8814_4_AEN_PIN_bm )

#define DRV8814_4_BEN_PORT      PORTB      
#define DRV8814_4_BEN           2
#define DRV8814_4_BEN_PIN_bm    PIN2_bm
#define DRV8814_4_BEN_PIN_bp    PIN2_bp
#define SET_DRV8814_4_BEN       ( DRV8814_4_BEN_PORT.OUT |= DRV8814_4_BEN_PIN_bm )
#define CLEAR_DRV8814_4_BEN     ( DRV8814_4_BEN_PORT.OUT &= ~DRV8814_4_BEN_PIN_bm )
#define CONFIG_DRV8814_4_BEN    ( DRV8814_4_BEN_PORT.DIR |= DRV8814_4_BEN_PIN_bm )

#define DRV8814_4_APH_PORT      PORTB      
#define DRV8814_4_APH           4
#define DRV8814_4_APH_PIN_bm    PIN4_bm
#define DRV8814_4_APH_PIN_bp    PIN4_bp
#define SET_DRV8814_4_APH       ( DRV8814_4_APH_PORT.OUT |= DRV8814_4_APH_PIN_bm )
#define CLEAR_DRV8814_4_APH     ( DRV8814_4_APH_PORT.OUT &= ~DRV8814_4_APH_PIN_bm )
#define CONFIG_DRV8814_4_APH    ( DRV8814_4_APH_PORT.DIR |= DRV8814_4_APH_PIN_bm )

#define DRV8814_4_BPH_PORT      PORTB      
#define DRV8814_4_BPH           1
#define DRV8814_4_BPH_PIN_bm    PIN1_bm
#define DRV8814_4_BPH_PIN_bp    PIN1_bp
#define SET_DRV8814_4_BPH       ( DRV8814_4_BPH_PORT.OUT |= DRV8814_4_BPH_PIN_bm )
#define CLEAR_DRV8814_4_BPH     ( DRV8814_4_BPH_PORT.OUT &= ~DRV8814_4_BPH_PIN_bm )
#define CONFIG_DRV8814_4_BPH    ( DRV8814_4_BPH_PORT.DIR |= DRV8814_4_BPH_PIN_bm )

    
#ifdef	__cplusplus
}
#endif

#endif	/* PINES_H */

