--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TwentyFortyEight.twx TwentyFortyEight.ncd -o
TwentyFortyEight.twr TwentyFortyEight.pcf -ucf Nexys3_Master.ucf

Design file:              TwentyFortyEight.ncd
Physical constraint file: TwentyFortyEight.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2949 paths analyzed, 693 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.850ns.
--------------------------------------------------------------------------------

Paths for end point givedir/genDecimalPosY/tmpSR_22 (SLICE_X29Y16.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/STATE_FSM_FFd2_1 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.825ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.272 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/STATE_FSM_FFd2_1 to givedir/genDecimalPosY/tmpSR_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.AQ      Tcko                  0.447   givedir/genDecimalPosY/STATE_FSM_FFd2_2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd2_1
    SLICE_X22Y21.A2      net (fanout=2)        0.992   givedir/genDecimalPosY/STATE_FSM_FFd2_1
    SLICE_X22Y21.A       Tilo                  0.203   givedir/genDecimalPosY/STATE_FSM_FFd2_2
                                                       givedir/genDecimalPosY/_n0533_inv1_1
    SLICE_X28Y16.C1      net (fanout=8)        1.160   givedir/genDecimalPosY/_n0533_inv1
    SLICE_X28Y16.C       Tilo                  0.205   givedir/genDecimalPosY/tmpSR_23
                                                       givedir/genDecimalPosY/_n0308_inv1
    SLICE_X29Y16.CE      net (fanout=2)        0.478   givedir/genDecimalPosY/_n0308_inv
    SLICE_X29Y16.CLK     Tceck                 0.340   givedir/genDecimalPosY/tmpSR_22
                                                       givedir/genDecimalPosY/tmpSR_22
    -------------------------------------------------  ---------------------------
    Total                                      3.825ns (1.195ns logic, 2.630ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/shiftCount_3 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.272 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/shiftCount_3 to givedir/genDecimalPosY/tmpSR_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.CQ      Tcko                  0.408   givedir/genDecimalPosY/shiftCount<3>
                                                       givedir/genDecimalPosY/shiftCount_3
    SLICE_X25Y21.A2      net (fanout=3)        0.981   givedir/genDecimalPosY/shiftCount<3>
    SLICE_X25Y21.A       Tilo                  0.259   givedir/genDecimalPosY/STATE_FSM_FFd2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd3-In11
    SLICE_X28Y16.C3      net (fanout=9)        0.958   givedir/genDecimalPosX/STATE_FSM_FFd3-In1
    SLICE_X28Y16.C       Tilo                  0.205   givedir/genDecimalPosY/tmpSR_23
                                                       givedir/genDecimalPosY/_n0308_inv1
    SLICE_X29Y16.CE      net (fanout=2)        0.478   givedir/genDecimalPosY/_n0308_inv
    SLICE_X29Y16.CLK     Tceck                 0.340   givedir/genDecimalPosY/tmpSR_22
                                                       givedir/genDecimalPosY/tmpSR_22
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.212ns logic, 2.417ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/shiftCount_1 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.272 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/shiftCount_1 to givedir/genDecimalPosY/tmpSR_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.AQ      Tcko                  0.408   givedir/genDecimalPosY/shiftCount<3>
                                                       givedir/genDecimalPosY/shiftCount_1
    SLICE_X25Y21.A1      net (fanout=5)        0.623   givedir/genDecimalPosY/shiftCount<1>
    SLICE_X25Y21.A       Tilo                  0.259   givedir/genDecimalPosY/STATE_FSM_FFd2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd3-In11
    SLICE_X28Y16.C3      net (fanout=9)        0.958   givedir/genDecimalPosX/STATE_FSM_FFd3-In1
    SLICE_X28Y16.C       Tilo                  0.205   givedir/genDecimalPosY/tmpSR_23
                                                       givedir/genDecimalPosY/_n0308_inv1
    SLICE_X29Y16.CE      net (fanout=2)        0.478   givedir/genDecimalPosY/_n0308_inv
    SLICE_X29Y16.CLK     Tceck                 0.340   givedir/genDecimalPosY/tmpSR_22
                                                       givedir/genDecimalPosY/tmpSR_22
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.212ns logic, 2.059ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point givedir/genDecimalPosY/tmpSR_21 (SLICE_X29Y16.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/STATE_FSM_FFd2_1 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.809ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.272 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/STATE_FSM_FFd2_1 to givedir/genDecimalPosY/tmpSR_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.AQ      Tcko                  0.447   givedir/genDecimalPosY/STATE_FSM_FFd2_2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd2_1
    SLICE_X22Y21.A2      net (fanout=2)        0.992   givedir/genDecimalPosY/STATE_FSM_FFd2_1
    SLICE_X22Y21.A       Tilo                  0.203   givedir/genDecimalPosY/STATE_FSM_FFd2_2
                                                       givedir/genDecimalPosY/_n0533_inv1_1
    SLICE_X28Y16.C1      net (fanout=8)        1.160   givedir/genDecimalPosY/_n0533_inv1
    SLICE_X28Y16.C       Tilo                  0.205   givedir/genDecimalPosY/tmpSR_23
                                                       givedir/genDecimalPosY/_n0308_inv1
    SLICE_X29Y16.CE      net (fanout=2)        0.478   givedir/genDecimalPosY/_n0308_inv
    SLICE_X29Y16.CLK     Tceck                 0.324   givedir/genDecimalPosY/tmpSR_22
                                                       givedir/genDecimalPosY/tmpSR_21
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (1.179ns logic, 2.630ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/shiftCount_3 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.272 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/shiftCount_3 to givedir/genDecimalPosY/tmpSR_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.CQ      Tcko                  0.408   givedir/genDecimalPosY/shiftCount<3>
                                                       givedir/genDecimalPosY/shiftCount_3
    SLICE_X25Y21.A2      net (fanout=3)        0.981   givedir/genDecimalPosY/shiftCount<3>
    SLICE_X25Y21.A       Tilo                  0.259   givedir/genDecimalPosY/STATE_FSM_FFd2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd3-In11
    SLICE_X28Y16.C3      net (fanout=9)        0.958   givedir/genDecimalPosX/STATE_FSM_FFd3-In1
    SLICE_X28Y16.C       Tilo                  0.205   givedir/genDecimalPosY/tmpSR_23
                                                       givedir/genDecimalPosY/_n0308_inv1
    SLICE_X29Y16.CE      net (fanout=2)        0.478   givedir/genDecimalPosY/_n0308_inv
    SLICE_X29Y16.CLK     Tceck                 0.324   givedir/genDecimalPosY/tmpSR_22
                                                       givedir/genDecimalPosY/tmpSR_21
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (1.196ns logic, 2.417ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/shiftCount_1 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.255ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.272 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/shiftCount_1 to givedir/genDecimalPosY/tmpSR_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.AQ      Tcko                  0.408   givedir/genDecimalPosY/shiftCount<3>
                                                       givedir/genDecimalPosY/shiftCount_1
    SLICE_X25Y21.A1      net (fanout=5)        0.623   givedir/genDecimalPosY/shiftCount<1>
    SLICE_X25Y21.A       Tilo                  0.259   givedir/genDecimalPosY/STATE_FSM_FFd2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd3-In11
    SLICE_X28Y16.C3      net (fanout=9)        0.958   givedir/genDecimalPosX/STATE_FSM_FFd3-In1
    SLICE_X28Y16.C       Tilo                  0.205   givedir/genDecimalPosY/tmpSR_23
                                                       givedir/genDecimalPosY/_n0308_inv1
    SLICE_X29Y16.CE      net (fanout=2)        0.478   givedir/genDecimalPosY/_n0308_inv
    SLICE_X29Y16.CLK     Tceck                 0.324   givedir/genDecimalPosY/tmpSR_22
                                                       givedir/genDecimalPosY/tmpSR_21
    -------------------------------------------------  ---------------------------
    Total                                      3.255ns (1.196ns logic, 2.059ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point givedir/genDecimalPosY/tmpSR_20 (SLICE_X29Y16.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/STATE_FSM_FFd2_1 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.272 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/STATE_FSM_FFd2_1 to givedir/genDecimalPosY/tmpSR_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.AQ      Tcko                  0.447   givedir/genDecimalPosY/STATE_FSM_FFd2_2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd2_1
    SLICE_X22Y21.A2      net (fanout=2)        0.992   givedir/genDecimalPosY/STATE_FSM_FFd2_1
    SLICE_X22Y21.A       Tilo                  0.203   givedir/genDecimalPosY/STATE_FSM_FFd2_2
                                                       givedir/genDecimalPosY/_n0533_inv1_1
    SLICE_X28Y16.C1      net (fanout=8)        1.160   givedir/genDecimalPosY/_n0533_inv1
    SLICE_X28Y16.C       Tilo                  0.205   givedir/genDecimalPosY/tmpSR_23
                                                       givedir/genDecimalPosY/_n0308_inv1
    SLICE_X29Y16.CE      net (fanout=2)        0.478   givedir/genDecimalPosY/_n0308_inv
    SLICE_X29Y16.CLK     Tceck                 0.295   givedir/genDecimalPosY/tmpSR_22
                                                       givedir/genDecimalPosY/tmpSR_20
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.150ns logic, 2.630ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/shiftCount_3 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.584ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.272 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/shiftCount_3 to givedir/genDecimalPosY/tmpSR_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.CQ      Tcko                  0.408   givedir/genDecimalPosY/shiftCount<3>
                                                       givedir/genDecimalPosY/shiftCount_3
    SLICE_X25Y21.A2      net (fanout=3)        0.981   givedir/genDecimalPosY/shiftCount<3>
    SLICE_X25Y21.A       Tilo                  0.259   givedir/genDecimalPosY/STATE_FSM_FFd2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd3-In11
    SLICE_X28Y16.C3      net (fanout=9)        0.958   givedir/genDecimalPosX/STATE_FSM_FFd3-In1
    SLICE_X28Y16.C       Tilo                  0.205   givedir/genDecimalPosY/tmpSR_23
                                                       givedir/genDecimalPosY/_n0308_inv1
    SLICE_X29Y16.CE      net (fanout=2)        0.478   givedir/genDecimalPosY/_n0308_inv
    SLICE_X29Y16.CLK     Tceck                 0.295   givedir/genDecimalPosY/tmpSR_22
                                                       givedir/genDecimalPosY/tmpSR_20
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.167ns logic, 2.417ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/shiftCount_1 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.226ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.272 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/shiftCount_1 to givedir/genDecimalPosY/tmpSR_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.AQ      Tcko                  0.408   givedir/genDecimalPosY/shiftCount<3>
                                                       givedir/genDecimalPosY/shiftCount_1
    SLICE_X25Y21.A1      net (fanout=5)        0.623   givedir/genDecimalPosY/shiftCount<1>
    SLICE_X25Y21.A       Tilo                  0.259   givedir/genDecimalPosY/STATE_FSM_FFd2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd3-In11
    SLICE_X28Y16.C3      net (fanout=9)        0.958   givedir/genDecimalPosX/STATE_FSM_FFd3-In1
    SLICE_X28Y16.C       Tilo                  0.205   givedir/genDecimalPosY/tmpSR_23
                                                       givedir/genDecimalPosY/_n0308_inv1
    SLICE_X29Y16.CE      net (fanout=2)        0.478   givedir/genDecimalPosY/_n0308_inv
    SLICE_X29Y16.CLK     Tceck                 0.295   givedir/genDecimalPosY/tmpSR_22
                                                       givedir/genDecimalPosY/tmpSR_20
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (1.167ns logic, 2.059ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point givedir/genDecimalPosX/tmpSR_23 (SLICE_X22Y18.CE), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosX/tmpSR_22 (FF)
  Destination:          givedir/genDecimalPosX/tmpSR_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosX/tmpSR_22 to givedir/genDecimalPosX/tmpSR_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.DQ      Tcko                  0.198   givedir/genDecimalPosX/tmpSR_22
                                                       givedir/genDecimalPosX/tmpSR_22
    SLICE_X22Y18.C6      net (fanout=4)        0.037   givedir/genDecimalPosX/tmpSR_22
    SLICE_X22Y18.C       Tilo                  0.156   givedir/genDecimalPosX/tmpSR_23
                                                       givedir/genDecimalPosX/_n0308_inv1
    SLICE_X22Y18.CE      net (fanout=2)        0.010   givedir/genDecimalPosX/_n0308_inv
    SLICE_X22Y18.CLK     Tckce       (-Th)     0.092   givedir/genDecimalPosX/tmpSR_23
                                                       givedir/genDecimalPosX/tmpSR_23
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.262ns logic, 0.047ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosX/tmpSR_20 (FF)
  Destination:          givedir/genDecimalPosX/tmpSR_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosX/tmpSR_20 to givedir/genDecimalPosX/tmpSR_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.BQ      Tcko                  0.198   givedir/genDecimalPosX/tmpSR_22
                                                       givedir/genDecimalPosX/tmpSR_20
    SLICE_X22Y18.C5      net (fanout=6)        0.198   givedir/genDecimalPosX/tmpSR_20
    SLICE_X22Y18.C       Tilo                  0.156   givedir/genDecimalPosX/tmpSR_23
                                                       givedir/genDecimalPosX/_n0308_inv1
    SLICE_X22Y18.CE      net (fanout=2)        0.010   givedir/genDecimalPosX/_n0308_inv
    SLICE_X22Y18.CLK     Tckce       (-Th)     0.092   givedir/genDecimalPosX/tmpSR_23
                                                       givedir/genDecimalPosX/tmpSR_23
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.262ns logic, 0.208ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.638ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosX/tmpSR_21 (FF)
  Destination:          givedir/genDecimalPosX/tmpSR_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosX/tmpSR_21 to givedir/genDecimalPosX/tmpSR_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.CQ      Tcko                  0.198   givedir/genDecimalPosX/tmpSR_22
                                                       givedir/genDecimalPosX/tmpSR_21
    SLICE_X22Y18.C1      net (fanout=5)        0.368   givedir/genDecimalPosX/tmpSR_21
    SLICE_X22Y18.C       Tilo                  0.156   givedir/genDecimalPosX/tmpSR_23
                                                       givedir/genDecimalPosX/_n0308_inv1
    SLICE_X22Y18.CE      net (fanout=2)        0.010   givedir/genDecimalPosX/_n0308_inv
    SLICE_X22Y18.CLK     Tckce       (-Th)     0.092   givedir/genDecimalPosX/tmpSR_23
                                                       givedir/genDecimalPosX/tmpSR_23
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.262ns logic, 0.378ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point givedir/genDecimalPosY/tmpSR_11 (SLICE_X23Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosY/tmpSR_10 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosY/tmpSR_10 to givedir/genDecimalPosY/tmpSR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.CQ      Tcko                  0.198   givedir/genDecimalPosY/tmpSR_10
                                                       givedir/genDecimalPosY/tmpSR_10
    SLICE_X23Y21.C5      net (fanout=1)        0.051   givedir/genDecimalPosY/tmpSR_10
    SLICE_X23Y21.CLK     Tah         (-Th)    -0.155   givedir/genDecimalPosY/tmpSR_10
                                                       givedir/genDecimalPosY/Mmux_STATE[2]_tmpSR[27]_wide_mux_16_OUT[11]11
                                                       givedir/genDecimalPosY/tmpSR_11
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point givedir/genDecimalPosX/tmpSR_27 (SLICE_X22Y19.CE), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosX/tmpSR_25 (FF)
  Destination:          givedir/genDecimalPosX/tmpSR_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosX/tmpSR_25 to givedir/genDecimalPosX/tmpSR_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.BQ      Tcko                  0.198   givedir/genDecimalPosX/tmpSR_26
                                                       givedir/genDecimalPosX/tmpSR_25
    SLICE_X22Y19.C4      net (fanout=5)        0.149   givedir/genDecimalPosX/tmpSR_25
    SLICE_X22Y19.C       Tilo                  0.156   givedir/genDecimalPosX/tmpSR_27
                                                       givedir/genDecimalPosX/_n0232_inv1
    SLICE_X22Y19.CE      net (fanout=2)        0.010   givedir/genDecimalPosX/_n0232_inv
    SLICE_X22Y19.CLK     Tckce       (-Th)     0.092   givedir/genDecimalPosX/tmpSR_27
                                                       givedir/genDecimalPosX/tmpSR_27
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.262ns logic, 0.159ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosX/tmpSR_27 (FF)
  Destination:          givedir/genDecimalPosX/tmpSR_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosX/tmpSR_27 to givedir/genDecimalPosX/tmpSR_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y19.AQ      Tcko                  0.234   givedir/genDecimalPosX/tmpSR_27
                                                       givedir/genDecimalPosX/tmpSR_27
    SLICE_X22Y19.C5      net (fanout=3)        0.202   givedir/genDecimalPosX/tmpSR_27
    SLICE_X22Y19.C       Tilo                  0.156   givedir/genDecimalPosX/tmpSR_27
                                                       givedir/genDecimalPosX/_n0232_inv1
    SLICE_X22Y19.CE      net (fanout=2)        0.010   givedir/genDecimalPosX/_n0232_inv
    SLICE_X22Y19.CLK     Tckce       (-Th)     0.092   givedir/genDecimalPosX/tmpSR_27
                                                       givedir/genDecimalPosX/tmpSR_27
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.298ns logic, 0.212ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosX/tmpSR_24 (FF)
  Destination:          givedir/genDecimalPosX/tmpSR_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosX/tmpSR_24 to givedir/genDecimalPosX/tmpSR_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.AQ      Tcko                  0.198   givedir/genDecimalPosX/tmpSR_26
                                                       givedir/genDecimalPosX/tmpSR_24
    SLICE_X22Y19.C1      net (fanout=6)        0.278   givedir/genDecimalPosX/tmpSR_24
    SLICE_X22Y19.C       Tilo                  0.156   givedir/genDecimalPosX/tmpSR_27
                                                       givedir/genDecimalPosX/_n0232_inv1
    SLICE_X22Y19.CE      net (fanout=2)        0.010   givedir/genDecimalPosX/_n0232_inv
    SLICE_X22Y19.CLK     Tckce       (-Th)     0.092   givedir/genDecimalPosX/tmpSR_27
                                                       givedir/genDecimalPosX/tmpSR_27
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.262ns logic, 0.288ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: led_0/CLK0
  Logical resource: led_0/CK0
  Location pin: OLOGIC_X17Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: led_1/CLK0
  Logical resource: led_1/CK0
  Location pin: OLOGIC_X17Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.850|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2949 paths, 0 nets, and 825 connections

Design statistics:
   Minimum period:   3.850ns{1}   (Maximum frequency: 259.740MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 19:29:04 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



