// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_97 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_416_p2;
reg   [0:0] icmp_ln86_reg_1413;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1413_pp0_iter1_reg;
wire   [0:0] icmp_ln86_58_fu_422_p2;
reg   [0:0] icmp_ln86_58_reg_1419;
reg   [0:0] icmp_ln86_58_reg_1419_pp0_iter1_reg;
wire   [0:0] icmp_ln86_59_fu_428_p2;
reg   [0:0] icmp_ln86_59_reg_1430;
reg   [0:0] icmp_ln86_59_reg_1430_pp0_iter1_reg;
wire   [0:0] icmp_ln86_60_fu_434_p2;
reg   [0:0] icmp_ln86_60_reg_1436;
wire   [0:0] icmp_ln86_61_fu_440_p2;
reg   [0:0] icmp_ln86_61_reg_1441;
reg   [0:0] icmp_ln86_61_reg_1441_pp0_iter1_reg;
wire   [0:0] icmp_ln86_62_fu_446_p2;
reg   [0:0] icmp_ln86_62_reg_1447;
reg   [0:0] icmp_ln86_62_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_62_reg_1447_pp0_iter2_reg;
wire   [0:0] icmp_ln86_63_fu_452_p2;
reg   [0:0] icmp_ln86_63_reg_1453;
reg   [0:0] icmp_ln86_63_reg_1453_pp0_iter1_reg;
wire   [0:0] icmp_ln86_64_fu_458_p2;
reg   [0:0] icmp_ln86_64_reg_1459;
wire   [0:0] icmp_ln86_65_fu_464_p2;
reg   [0:0] icmp_ln86_65_reg_1465;
reg   [0:0] icmp_ln86_65_reg_1465_pp0_iter1_reg;
wire   [0:0] icmp_ln86_66_fu_470_p2;
reg   [0:0] icmp_ln86_66_reg_1471;
reg   [0:0] icmp_ln86_66_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_66_reg_1471_pp0_iter2_reg;
wire   [0:0] icmp_ln86_67_fu_476_p2;
reg   [0:0] icmp_ln86_67_reg_1477;
reg   [0:0] icmp_ln86_67_reg_1477_pp0_iter1_reg;
reg   [0:0] icmp_ln86_67_reg_1477_pp0_iter2_reg;
wire   [0:0] icmp_ln86_68_fu_482_p2;
reg   [0:0] icmp_ln86_68_reg_1483;
reg   [0:0] icmp_ln86_68_reg_1483_pp0_iter1_reg;
reg   [0:0] icmp_ln86_68_reg_1483_pp0_iter2_reg;
reg   [0:0] icmp_ln86_68_reg_1483_pp0_iter3_reg;
reg   [0:0] tmp_2_reg_1489;
reg   [0:0] tmp_2_reg_1489_pp0_iter1_reg;
reg   [0:0] tmp_2_reg_1489_pp0_iter2_reg;
reg   [0:0] tmp_2_reg_1489_pp0_iter3_reg;
wire   [0:0] icmp_ln86_69_fu_496_p2;
reg   [0:0] icmp_ln86_69_reg_1496;
reg   [0:0] icmp_ln86_69_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_69_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_69_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_69_reg_1496_pp0_iter4_reg;
reg   [0:0] icmp_ln86_69_reg_1496_pp0_iter5_reg;
reg   [0:0] icmp_ln86_69_reg_1496_pp0_iter6_reg;
wire   [0:0] icmp_ln86_70_fu_502_p2;
reg   [0:0] icmp_ln86_70_reg_1502;
wire   [0:0] icmp_ln86_71_fu_508_p2;
reg   [0:0] icmp_ln86_71_reg_1507;
wire   [0:0] icmp_ln86_72_fu_514_p2;
reg   [0:0] icmp_ln86_72_reg_1512;
reg   [0:0] icmp_ln86_72_reg_1512_pp0_iter1_reg;
wire   [0:0] icmp_ln86_73_fu_520_p2;
reg   [0:0] icmp_ln86_73_reg_1517;
reg   [0:0] icmp_ln86_73_reg_1517_pp0_iter1_reg;
wire   [0:0] icmp_ln86_74_fu_526_p2;
reg   [0:0] icmp_ln86_74_reg_1522;
reg   [0:0] icmp_ln86_74_reg_1522_pp0_iter1_reg;
wire   [0:0] icmp_ln86_75_fu_532_p2;
reg   [0:0] icmp_ln86_75_reg_1527;
reg   [0:0] icmp_ln86_75_reg_1527_pp0_iter1_reg;
reg   [0:0] icmp_ln86_75_reg_1527_pp0_iter2_reg;
wire   [0:0] icmp_ln86_76_fu_538_p2;
reg   [0:0] icmp_ln86_76_reg_1532;
reg   [0:0] icmp_ln86_76_reg_1532_pp0_iter1_reg;
reg   [0:0] icmp_ln86_76_reg_1532_pp0_iter2_reg;
wire   [0:0] icmp_ln86_77_fu_544_p2;
reg   [0:0] icmp_ln86_77_reg_1537;
reg   [0:0] icmp_ln86_77_reg_1537_pp0_iter1_reg;
reg   [0:0] icmp_ln86_77_reg_1537_pp0_iter2_reg;
wire   [0:0] icmp_ln86_78_fu_550_p2;
reg   [0:0] icmp_ln86_78_reg_1542;
reg   [0:0] icmp_ln86_78_reg_1542_pp0_iter1_reg;
reg   [0:0] icmp_ln86_78_reg_1542_pp0_iter2_reg;
reg   [0:0] icmp_ln86_78_reg_1542_pp0_iter3_reg;
wire   [0:0] icmp_ln86_79_fu_556_p2;
reg   [0:0] icmp_ln86_79_reg_1547;
reg   [0:0] icmp_ln86_79_reg_1547_pp0_iter1_reg;
reg   [0:0] icmp_ln86_79_reg_1547_pp0_iter2_reg;
reg   [0:0] icmp_ln86_79_reg_1547_pp0_iter3_reg;
wire   [0:0] icmp_ln86_80_fu_562_p2;
reg   [0:0] icmp_ln86_80_reg_1552;
reg   [0:0] icmp_ln86_80_reg_1552_pp0_iter1_reg;
reg   [0:0] icmp_ln86_80_reg_1552_pp0_iter2_reg;
reg   [0:0] icmp_ln86_80_reg_1552_pp0_iter3_reg;
wire   [0:0] icmp_ln86_81_fu_578_p2;
reg   [0:0] icmp_ln86_81_reg_1557;
reg   [0:0] icmp_ln86_81_reg_1557_pp0_iter1_reg;
reg   [0:0] icmp_ln86_81_reg_1557_pp0_iter2_reg;
reg   [0:0] icmp_ln86_81_reg_1557_pp0_iter3_reg;
reg   [0:0] icmp_ln86_81_reg_1557_pp0_iter4_reg;
wire   [0:0] icmp_ln86_82_fu_584_p2;
reg   [0:0] icmp_ln86_82_reg_1562;
reg   [0:0] icmp_ln86_82_reg_1562_pp0_iter1_reg;
reg   [0:0] icmp_ln86_82_reg_1562_pp0_iter2_reg;
reg   [0:0] icmp_ln86_82_reg_1562_pp0_iter3_reg;
reg   [0:0] icmp_ln86_82_reg_1562_pp0_iter4_reg;
wire   [0:0] icmp_ln86_83_fu_590_p2;
reg   [0:0] icmp_ln86_83_reg_1567;
reg   [0:0] icmp_ln86_83_reg_1567_pp0_iter1_reg;
reg   [0:0] icmp_ln86_83_reg_1567_pp0_iter2_reg;
reg   [0:0] icmp_ln86_83_reg_1567_pp0_iter3_reg;
reg   [0:0] icmp_ln86_83_reg_1567_pp0_iter4_reg;
wire   [0:0] icmp_ln86_84_fu_596_p2;
reg   [0:0] icmp_ln86_84_reg_1572;
reg   [0:0] icmp_ln86_84_reg_1572_pp0_iter1_reg;
reg   [0:0] icmp_ln86_84_reg_1572_pp0_iter2_reg;
reg   [0:0] icmp_ln86_84_reg_1572_pp0_iter3_reg;
reg   [0:0] icmp_ln86_84_reg_1572_pp0_iter4_reg;
reg   [0:0] icmp_ln86_84_reg_1572_pp0_iter5_reg;
wire   [0:0] icmp_ln86_85_fu_602_p2;
reg   [0:0] icmp_ln86_85_reg_1577;
reg   [0:0] icmp_ln86_85_reg_1577_pp0_iter1_reg;
reg   [0:0] icmp_ln86_85_reg_1577_pp0_iter2_reg;
reg   [0:0] icmp_ln86_85_reg_1577_pp0_iter3_reg;
reg   [0:0] icmp_ln86_85_reg_1577_pp0_iter4_reg;
reg   [0:0] icmp_ln86_85_reg_1577_pp0_iter5_reg;
reg   [0:0] icmp_ln86_85_reg_1577_pp0_iter6_reg;
wire   [0:0] and_ln102_71_fu_608_p2;
reg   [0:0] and_ln102_71_reg_1582;
reg   [0:0] and_ln102_71_reg_1582_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_619_p2;
reg   [0:0] and_ln104_reg_1591;
wire   [0:0] and_ln104_12_fu_629_p2;
reg   [0:0] and_ln104_12_reg_1597;
wire   [0:0] and_ln102_72_fu_634_p2;
reg   [0:0] and_ln102_72_reg_1602;
reg   [0:0] and_ln102_72_reg_1602_pp0_iter2_reg;
wire   [0:0] and_ln102_76_fu_648_p2;
reg   [0:0] and_ln102_76_reg_1609;
wire   [2:0] select_ln117_57_fu_704_p3;
reg   [2:0] select_ln117_57_reg_1614;
wire   [0:0] or_ln117_54_fu_711_p2;
reg   [0:0] or_ln117_54_reg_1619;
wire   [0:0] xor_ln104_fu_716_p2;
reg   [0:0] xor_ln104_reg_1625;
reg   [0:0] xor_ln104_reg_1625_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1625_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1625_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1625_pp0_iter6_reg;
reg   [0:0] xor_ln104_reg_1625_pp0_iter7_reg;
wire   [0:0] and_ln102_fu_721_p2;
reg   [0:0] and_ln102_reg_1630;
reg   [0:0] and_ln102_reg_1630_pp0_iter3_reg;
wire   [0:0] and_ln104_13_fu_742_p2;
reg   [0:0] and_ln104_13_reg_1637;
wire   [0:0] and_ln102_74_fu_747_p2;
reg   [0:0] and_ln102_74_reg_1642;
reg   [0:0] and_ln102_74_reg_1642_pp0_iter3_reg;
reg   [0:0] and_ln102_74_reg_1642_pp0_iter4_reg;
wire   [0:0] and_ln104_15_fu_757_p2;
reg   [0:0] and_ln104_15_reg_1649;
reg   [0:0] and_ln104_15_reg_1649_pp0_iter3_reg;
reg   [0:0] and_ln104_15_reg_1649_pp0_iter4_reg;
reg   [0:0] and_ln104_15_reg_1649_pp0_iter5_reg;
reg   [0:0] and_ln104_15_reg_1649_pp0_iter6_reg;
wire   [0:0] and_ln102_78_fu_772_p2;
reg   [0:0] and_ln102_78_reg_1655;
wire   [0:0] or_ln117_57_fu_844_p2;
reg   [0:0] or_ln117_57_reg_1661;
wire   [3:0] select_ln117_63_fu_857_p3;
reg   [3:0] select_ln117_63_reg_1666;
wire   [0:0] or_ln117_59_fu_865_p2;
reg   [0:0] or_ln117_59_reg_1671;
wire   [0:0] or_ln117_63_fu_869_p2;
reg   [0:0] or_ln117_63_reg_1678;
reg   [0:0] or_ln117_63_reg_1678_pp0_iter3_reg;
reg   [0:0] or_ln117_63_reg_1678_pp0_iter4_reg;
reg   [0:0] or_ln117_63_reg_1678_pp0_iter5_reg;
reg   [0:0] or_ln117_63_reg_1678_pp0_iter6_reg;
reg   [0:0] or_ln117_63_reg_1678_pp0_iter7_reg;
wire   [0:0] and_ln102_73_fu_873_p2;
reg   [0:0] and_ln102_73_reg_1688;
wire   [0:0] and_ln104_14_fu_882_p2;
reg   [0:0] and_ln104_14_reg_1694;
reg   [0:0] and_ln104_14_reg_1694_pp0_iter4_reg;
wire   [0:0] and_ln102_79_fu_897_p2;
reg   [0:0] and_ln102_79_reg_1700;
wire   [4:0] select_ln117_69_fu_988_p3;
reg   [4:0] select_ln117_69_reg_1705;
wire   [0:0] or_ln117_65_fu_995_p2;
reg   [0:0] or_ln117_65_reg_1710;
wire   [0:0] xor_ln104_39_fu_1009_p2;
reg   [0:0] xor_ln104_39_reg_1716;
wire   [0:0] and_ln102_81_fu_1014_p2;
reg   [0:0] and_ln102_81_reg_1722;
wire   [0:0] or_ln117_69_fu_1087_p2;
reg   [0:0] or_ln117_69_reg_1728;
wire   [4:0] select_ln117_75_fu_1101_p3;
reg   [4:0] select_ln117_75_reg_1733;
wire   [0:0] or_ln117_71_fu_1109_p2;
reg   [0:0] or_ln117_71_reg_1738;
wire   [0:0] or_ln117_75_fu_1185_p2;
reg   [0:0] or_ln117_75_reg_1746;
wire   [4:0] select_ln117_81_fu_1197_p3;
reg   [4:0] select_ln117_81_reg_1752;
wire   [0:0] or_ln117_77_fu_1219_p2;
reg   [0:0] or_ln117_77_reg_1757;
wire   [4:0] select_ln117_83_fu_1231_p3;
reg   [4:0] select_ln117_83_reg_1762;
wire   [12:0] tmp_fu_1266_p67;
reg   [12:0] tmp_reg_1767;
wire    ap_block_pp0_stage0;
wire   [15:0] tmp_3_fu_568_p4;
wire   [0:0] xor_ln104_28_fu_614_p2;
wire   [0:0] xor_ln104_30_fu_624_p2;
wire   [0:0] and_ln102_75_fu_639_p2;
wire   [0:0] xor_ln104_34_fu_643_p2;
wire   [0:0] and_ln102_84_fu_658_p2;
wire   [0:0] and_ln102_83_fu_653_p2;
wire   [0:0] xor_ln117_fu_668_p2;
wire   [0:0] and_ln102_85_fu_663_p2;
wire   [1:0] zext_ln117_fu_674_p1;
wire   [0:0] or_ln117_fu_678_p2;
wire   [1:0] select_ln117_fu_684_p3;
wire   [1:0] select_ln117_56_fu_692_p3;
wire   [2:0] zext_ln117_7_fu_700_p1;
wire   [0:0] xor_ln104_29_fu_726_p2;
wire   [0:0] xor_ln104_31_fu_737_p2;
wire   [0:0] and_ln104_11_fu_731_p2;
wire   [0:0] xor_ln104_33_fu_752_p2;
wire   [0:0] xor_ln104_35_fu_763_p2;
wire   [0:0] and_ln102_87_fu_781_p2;
wire   [0:0] and_ln102_77_fu_768_p2;
wire   [0:0] and_ln102_86_fu_777_p2;
wire   [0:0] or_ln117_53_fu_796_p2;
wire   [0:0] and_ln102_88_fu_786_p2;
wire   [2:0] select_ln117_58_fu_801_p3;
wire   [0:0] or_ln117_55_fu_808_p2;
wire   [2:0] select_ln117_59_fu_813_p3;
wire   [2:0] select_ln117_60_fu_820_p3;
wire   [0:0] and_ln102_89_fu_791_p2;
wire   [3:0] zext_ln117_8_fu_828_p1;
wire   [0:0] or_ln117_56_fu_832_p2;
wire   [3:0] select_ln117_61_fu_837_p3;
wire   [3:0] select_ln117_62_fu_849_p3;
wire   [0:0] xor_ln104_32_fu_877_p2;
wire   [0:0] xor_ln104_36_fu_887_p2;
wire   [0:0] and_ln102_90_fu_902_p2;
wire   [0:0] xor_ln104_37_fu_892_p2;
wire   [0:0] and_ln102_93_fu_916_p2;
wire   [0:0] and_ln102_91_fu_907_p2;
wire   [0:0] or_ln117_58_fu_926_p2;
wire   [0:0] and_ln102_92_fu_912_p2;
wire   [3:0] select_ln117_64_fu_931_p3;
wire   [0:0] or_ln117_60_fu_938_p2;
wire   [3:0] select_ln117_65_fu_943_p3;
wire   [0:0] or_ln117_61_fu_950_p2;
wire   [0:0] and_ln102_94_fu_921_p2;
wire   [3:0] select_ln117_66_fu_954_p3;
wire   [0:0] or_ln117_62_fu_962_p2;
wire   [3:0] select_ln117_67_fu_968_p3;
wire   [3:0] select_ln117_68_fu_976_p3;
wire   [4:0] zext_ln117_9_fu_984_p1;
wire   [0:0] xor_ln104_38_fu_1000_p2;
wire   [0:0] and_ln102_96_fu_1022_p2;
wire   [0:0] and_ln102_80_fu_1005_p2;
wire   [0:0] and_ln102_95_fu_1018_p2;
wire   [0:0] or_ln117_64_fu_1037_p2;
wire   [0:0] and_ln102_97_fu_1027_p2;
wire   [4:0] select_ln117_70_fu_1042_p3;
wire   [0:0] or_ln117_66_fu_1049_p2;
wire   [4:0] select_ln117_71_fu_1054_p3;
wire   [0:0] or_ln117_67_fu_1061_p2;
wire   [0:0] and_ln102_98_fu_1032_p2;
wire   [4:0] select_ln117_72_fu_1065_p3;
wire   [0:0] or_ln117_68_fu_1073_p2;
wire   [4:0] select_ln117_73_fu_1079_p3;
wire   [4:0] select_ln117_74_fu_1093_p3;
wire   [0:0] and_ln102_99_fu_1113_p2;
wire   [0:0] and_ln102_102_fu_1126_p2;
wire   [0:0] and_ln102_100_fu_1117_p2;
wire   [0:0] or_ln117_70_fu_1135_p2;
wire   [0:0] and_ln102_101_fu_1122_p2;
wire   [4:0] select_ln117_76_fu_1140_p3;
wire   [0:0] or_ln117_72_fu_1147_p2;
wire   [4:0] select_ln117_77_fu_1152_p3;
wire   [0:0] or_ln117_73_fu_1159_p2;
wire   [0:0] and_ln102_103_fu_1130_p2;
wire   [4:0] select_ln117_78_fu_1163_p3;
wire   [0:0] or_ln117_74_fu_1171_p2;
wire   [4:0] select_ln117_79_fu_1177_p3;
wire   [4:0] select_ln117_80_fu_1189_p3;
wire   [0:0] and_ln102_82_fu_1205_p2;
wire   [0:0] and_ln102_104_fu_1209_p2;
wire   [0:0] or_ln117_76_fu_1214_p2;
wire   [4:0] select_ln117_82_fu_1224_p3;
wire   [0:0] xor_ln104_40_fu_1239_p2;
wire   [0:0] and_ln102_105_fu_1244_p2;
wire   [0:0] and_ln102_106_fu_1249_p2;
wire   [0:0] or_ln117_78_fu_1254_p2;
wire   [12:0] tmp_fu_1266_p65;
wire   [4:0] tmp_fu_1266_p66;
wire   [0:0] or_ln117_79_fu_1402_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
wire   [4:0] tmp_fu_1266_p1;
wire   [4:0] tmp_fu_1266_p3;
wire   [4:0] tmp_fu_1266_p5;
wire   [4:0] tmp_fu_1266_p7;
wire   [4:0] tmp_fu_1266_p9;
wire   [4:0] tmp_fu_1266_p11;
wire   [4:0] tmp_fu_1266_p13;
wire   [4:0] tmp_fu_1266_p15;
wire   [4:0] tmp_fu_1266_p17;
wire   [4:0] tmp_fu_1266_p19;
wire   [4:0] tmp_fu_1266_p21;
wire   [4:0] tmp_fu_1266_p23;
wire   [4:0] tmp_fu_1266_p25;
wire   [4:0] tmp_fu_1266_p27;
wire   [4:0] tmp_fu_1266_p29;
wire   [4:0] tmp_fu_1266_p31;
wire  signed [4:0] tmp_fu_1266_p33;
wire  signed [4:0] tmp_fu_1266_p35;
wire  signed [4:0] tmp_fu_1266_p37;
wire  signed [4:0] tmp_fu_1266_p39;
wire  signed [4:0] tmp_fu_1266_p41;
wire  signed [4:0] tmp_fu_1266_p43;
wire  signed [4:0] tmp_fu_1266_p45;
wire  signed [4:0] tmp_fu_1266_p47;
wire  signed [4:0] tmp_fu_1266_p49;
wire  signed [4:0] tmp_fu_1266_p51;
wire  signed [4:0] tmp_fu_1266_p53;
wire  signed [4:0] tmp_fu_1266_p55;
wire  signed [4:0] tmp_fu_1266_p57;
wire  signed [4:0] tmp_fu_1266_p59;
wire  signed [4:0] tmp_fu_1266_p61;
wire  signed [4:0] tmp_fu_1266_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x12 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x12_U2747(
    .din0(13'd8191),
    .din1(13'd7810),
    .din2(13'd7993),
    .din3(13'd832),
    .din4(13'd7968),
    .din5(13'd126),
    .din6(13'd7919),
    .din7(13'd8187),
    .din8(13'd330),
    .din9(13'd7497),
    .din10(13'd6120),
    .din11(13'd7961),
    .din12(13'd8037),
    .din13(13'd609),
    .din14(13'd7545),
    .din15(13'd27),
    .din16(13'd6515),
    .din17(13'd8113),
    .din18(13'd401),
    .din19(13'd8028),
    .din20(13'd7646),
    .din21(13'd168),
    .din22(13'd7352),
    .din23(13'd111),
    .din24(13'd848),
    .din25(13'd8023),
    .din26(13'd155),
    .din27(13'd8138),
    .din28(13'd7330),
    .din29(13'd7964),
    .din30(13'd727),
    .din31(13'd8160),
    .def(tmp_fu_1266_p65),
    .sel(tmp_fu_1266_p66),
    .dout(tmp_fu_1266_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_71_reg_1582 <= and_ln102_71_fu_608_p2;
        and_ln102_71_reg_1582_pp0_iter1_reg <= and_ln102_71_reg_1582;
        and_ln102_72_reg_1602 <= and_ln102_72_fu_634_p2;
        and_ln102_72_reg_1602_pp0_iter2_reg <= and_ln102_72_reg_1602;
        and_ln102_73_reg_1688 <= and_ln102_73_fu_873_p2;
        and_ln102_74_reg_1642 <= and_ln102_74_fu_747_p2;
        and_ln102_74_reg_1642_pp0_iter3_reg <= and_ln102_74_reg_1642;
        and_ln102_74_reg_1642_pp0_iter4_reg <= and_ln102_74_reg_1642_pp0_iter3_reg;
        and_ln102_76_reg_1609 <= and_ln102_76_fu_648_p2;
        and_ln102_78_reg_1655 <= and_ln102_78_fu_772_p2;
        and_ln102_79_reg_1700 <= and_ln102_79_fu_897_p2;
        and_ln102_81_reg_1722 <= and_ln102_81_fu_1014_p2;
        and_ln102_reg_1630 <= and_ln102_fu_721_p2;
        and_ln102_reg_1630_pp0_iter3_reg <= and_ln102_reg_1630;
        and_ln104_12_reg_1597 <= and_ln104_12_fu_629_p2;
        and_ln104_13_reg_1637 <= and_ln104_13_fu_742_p2;
        and_ln104_14_reg_1694 <= and_ln104_14_fu_882_p2;
        and_ln104_14_reg_1694_pp0_iter4_reg <= and_ln104_14_reg_1694;
        and_ln104_15_reg_1649 <= and_ln104_15_fu_757_p2;
        and_ln104_15_reg_1649_pp0_iter3_reg <= and_ln104_15_reg_1649;
        and_ln104_15_reg_1649_pp0_iter4_reg <= and_ln104_15_reg_1649_pp0_iter3_reg;
        and_ln104_15_reg_1649_pp0_iter5_reg <= and_ln104_15_reg_1649_pp0_iter4_reg;
        and_ln104_15_reg_1649_pp0_iter6_reg <= and_ln104_15_reg_1649_pp0_iter5_reg;
        and_ln104_reg_1591 <= and_ln104_fu_619_p2;
        icmp_ln86_58_reg_1419 <= icmp_ln86_58_fu_422_p2;
        icmp_ln86_58_reg_1419_pp0_iter1_reg <= icmp_ln86_58_reg_1419;
        icmp_ln86_59_reg_1430 <= icmp_ln86_59_fu_428_p2;
        icmp_ln86_59_reg_1430_pp0_iter1_reg <= icmp_ln86_59_reg_1430;
        icmp_ln86_60_reg_1436 <= icmp_ln86_60_fu_434_p2;
        icmp_ln86_61_reg_1441 <= icmp_ln86_61_fu_440_p2;
        icmp_ln86_61_reg_1441_pp0_iter1_reg <= icmp_ln86_61_reg_1441;
        icmp_ln86_62_reg_1447 <= icmp_ln86_62_fu_446_p2;
        icmp_ln86_62_reg_1447_pp0_iter1_reg <= icmp_ln86_62_reg_1447;
        icmp_ln86_62_reg_1447_pp0_iter2_reg <= icmp_ln86_62_reg_1447_pp0_iter1_reg;
        icmp_ln86_63_reg_1453 <= icmp_ln86_63_fu_452_p2;
        icmp_ln86_63_reg_1453_pp0_iter1_reg <= icmp_ln86_63_reg_1453;
        icmp_ln86_64_reg_1459 <= icmp_ln86_64_fu_458_p2;
        icmp_ln86_65_reg_1465 <= icmp_ln86_65_fu_464_p2;
        icmp_ln86_65_reg_1465_pp0_iter1_reg <= icmp_ln86_65_reg_1465;
        icmp_ln86_66_reg_1471 <= icmp_ln86_66_fu_470_p2;
        icmp_ln86_66_reg_1471_pp0_iter1_reg <= icmp_ln86_66_reg_1471;
        icmp_ln86_66_reg_1471_pp0_iter2_reg <= icmp_ln86_66_reg_1471_pp0_iter1_reg;
        icmp_ln86_67_reg_1477 <= icmp_ln86_67_fu_476_p2;
        icmp_ln86_67_reg_1477_pp0_iter1_reg <= icmp_ln86_67_reg_1477;
        icmp_ln86_67_reg_1477_pp0_iter2_reg <= icmp_ln86_67_reg_1477_pp0_iter1_reg;
        icmp_ln86_68_reg_1483 <= icmp_ln86_68_fu_482_p2;
        icmp_ln86_68_reg_1483_pp0_iter1_reg <= icmp_ln86_68_reg_1483;
        icmp_ln86_68_reg_1483_pp0_iter2_reg <= icmp_ln86_68_reg_1483_pp0_iter1_reg;
        icmp_ln86_68_reg_1483_pp0_iter3_reg <= icmp_ln86_68_reg_1483_pp0_iter2_reg;
        icmp_ln86_69_reg_1496 <= icmp_ln86_69_fu_496_p2;
        icmp_ln86_69_reg_1496_pp0_iter1_reg <= icmp_ln86_69_reg_1496;
        icmp_ln86_69_reg_1496_pp0_iter2_reg <= icmp_ln86_69_reg_1496_pp0_iter1_reg;
        icmp_ln86_69_reg_1496_pp0_iter3_reg <= icmp_ln86_69_reg_1496_pp0_iter2_reg;
        icmp_ln86_69_reg_1496_pp0_iter4_reg <= icmp_ln86_69_reg_1496_pp0_iter3_reg;
        icmp_ln86_69_reg_1496_pp0_iter5_reg <= icmp_ln86_69_reg_1496_pp0_iter4_reg;
        icmp_ln86_69_reg_1496_pp0_iter6_reg <= icmp_ln86_69_reg_1496_pp0_iter5_reg;
        icmp_ln86_70_reg_1502 <= icmp_ln86_70_fu_502_p2;
        icmp_ln86_71_reg_1507 <= icmp_ln86_71_fu_508_p2;
        icmp_ln86_72_reg_1512 <= icmp_ln86_72_fu_514_p2;
        icmp_ln86_72_reg_1512_pp0_iter1_reg <= icmp_ln86_72_reg_1512;
        icmp_ln86_73_reg_1517 <= icmp_ln86_73_fu_520_p2;
        icmp_ln86_73_reg_1517_pp0_iter1_reg <= icmp_ln86_73_reg_1517;
        icmp_ln86_74_reg_1522 <= icmp_ln86_74_fu_526_p2;
        icmp_ln86_74_reg_1522_pp0_iter1_reg <= icmp_ln86_74_reg_1522;
        icmp_ln86_75_reg_1527 <= icmp_ln86_75_fu_532_p2;
        icmp_ln86_75_reg_1527_pp0_iter1_reg <= icmp_ln86_75_reg_1527;
        icmp_ln86_75_reg_1527_pp0_iter2_reg <= icmp_ln86_75_reg_1527_pp0_iter1_reg;
        icmp_ln86_76_reg_1532 <= icmp_ln86_76_fu_538_p2;
        icmp_ln86_76_reg_1532_pp0_iter1_reg <= icmp_ln86_76_reg_1532;
        icmp_ln86_76_reg_1532_pp0_iter2_reg <= icmp_ln86_76_reg_1532_pp0_iter1_reg;
        icmp_ln86_77_reg_1537 <= icmp_ln86_77_fu_544_p2;
        icmp_ln86_77_reg_1537_pp0_iter1_reg <= icmp_ln86_77_reg_1537;
        icmp_ln86_77_reg_1537_pp0_iter2_reg <= icmp_ln86_77_reg_1537_pp0_iter1_reg;
        icmp_ln86_78_reg_1542 <= icmp_ln86_78_fu_550_p2;
        icmp_ln86_78_reg_1542_pp0_iter1_reg <= icmp_ln86_78_reg_1542;
        icmp_ln86_78_reg_1542_pp0_iter2_reg <= icmp_ln86_78_reg_1542_pp0_iter1_reg;
        icmp_ln86_78_reg_1542_pp0_iter3_reg <= icmp_ln86_78_reg_1542_pp0_iter2_reg;
        icmp_ln86_79_reg_1547 <= icmp_ln86_79_fu_556_p2;
        icmp_ln86_79_reg_1547_pp0_iter1_reg <= icmp_ln86_79_reg_1547;
        icmp_ln86_79_reg_1547_pp0_iter2_reg <= icmp_ln86_79_reg_1547_pp0_iter1_reg;
        icmp_ln86_79_reg_1547_pp0_iter3_reg <= icmp_ln86_79_reg_1547_pp0_iter2_reg;
        icmp_ln86_80_reg_1552 <= icmp_ln86_80_fu_562_p2;
        icmp_ln86_80_reg_1552_pp0_iter1_reg <= icmp_ln86_80_reg_1552;
        icmp_ln86_80_reg_1552_pp0_iter2_reg <= icmp_ln86_80_reg_1552_pp0_iter1_reg;
        icmp_ln86_80_reg_1552_pp0_iter3_reg <= icmp_ln86_80_reg_1552_pp0_iter2_reg;
        icmp_ln86_81_reg_1557 <= icmp_ln86_81_fu_578_p2;
        icmp_ln86_81_reg_1557_pp0_iter1_reg <= icmp_ln86_81_reg_1557;
        icmp_ln86_81_reg_1557_pp0_iter2_reg <= icmp_ln86_81_reg_1557_pp0_iter1_reg;
        icmp_ln86_81_reg_1557_pp0_iter3_reg <= icmp_ln86_81_reg_1557_pp0_iter2_reg;
        icmp_ln86_81_reg_1557_pp0_iter4_reg <= icmp_ln86_81_reg_1557_pp0_iter3_reg;
        icmp_ln86_82_reg_1562 <= icmp_ln86_82_fu_584_p2;
        icmp_ln86_82_reg_1562_pp0_iter1_reg <= icmp_ln86_82_reg_1562;
        icmp_ln86_82_reg_1562_pp0_iter2_reg <= icmp_ln86_82_reg_1562_pp0_iter1_reg;
        icmp_ln86_82_reg_1562_pp0_iter3_reg <= icmp_ln86_82_reg_1562_pp0_iter2_reg;
        icmp_ln86_82_reg_1562_pp0_iter4_reg <= icmp_ln86_82_reg_1562_pp0_iter3_reg;
        icmp_ln86_83_reg_1567 <= icmp_ln86_83_fu_590_p2;
        icmp_ln86_83_reg_1567_pp0_iter1_reg <= icmp_ln86_83_reg_1567;
        icmp_ln86_83_reg_1567_pp0_iter2_reg <= icmp_ln86_83_reg_1567_pp0_iter1_reg;
        icmp_ln86_83_reg_1567_pp0_iter3_reg <= icmp_ln86_83_reg_1567_pp0_iter2_reg;
        icmp_ln86_83_reg_1567_pp0_iter4_reg <= icmp_ln86_83_reg_1567_pp0_iter3_reg;
        icmp_ln86_84_reg_1572 <= icmp_ln86_84_fu_596_p2;
        icmp_ln86_84_reg_1572_pp0_iter1_reg <= icmp_ln86_84_reg_1572;
        icmp_ln86_84_reg_1572_pp0_iter2_reg <= icmp_ln86_84_reg_1572_pp0_iter1_reg;
        icmp_ln86_84_reg_1572_pp0_iter3_reg <= icmp_ln86_84_reg_1572_pp0_iter2_reg;
        icmp_ln86_84_reg_1572_pp0_iter4_reg <= icmp_ln86_84_reg_1572_pp0_iter3_reg;
        icmp_ln86_84_reg_1572_pp0_iter5_reg <= icmp_ln86_84_reg_1572_pp0_iter4_reg;
        icmp_ln86_85_reg_1577 <= icmp_ln86_85_fu_602_p2;
        icmp_ln86_85_reg_1577_pp0_iter1_reg <= icmp_ln86_85_reg_1577;
        icmp_ln86_85_reg_1577_pp0_iter2_reg <= icmp_ln86_85_reg_1577_pp0_iter1_reg;
        icmp_ln86_85_reg_1577_pp0_iter3_reg <= icmp_ln86_85_reg_1577_pp0_iter2_reg;
        icmp_ln86_85_reg_1577_pp0_iter4_reg <= icmp_ln86_85_reg_1577_pp0_iter3_reg;
        icmp_ln86_85_reg_1577_pp0_iter5_reg <= icmp_ln86_85_reg_1577_pp0_iter4_reg;
        icmp_ln86_85_reg_1577_pp0_iter6_reg <= icmp_ln86_85_reg_1577_pp0_iter5_reg;
        icmp_ln86_reg_1413 <= icmp_ln86_fu_416_p2;
        icmp_ln86_reg_1413_pp0_iter1_reg <= icmp_ln86_reg_1413;
        or_ln117_54_reg_1619 <= or_ln117_54_fu_711_p2;
        or_ln117_57_reg_1661 <= or_ln117_57_fu_844_p2;
        or_ln117_59_reg_1671 <= or_ln117_59_fu_865_p2;
        or_ln117_63_reg_1678 <= or_ln117_63_fu_869_p2;
        or_ln117_63_reg_1678_pp0_iter3_reg <= or_ln117_63_reg_1678;
        or_ln117_63_reg_1678_pp0_iter4_reg <= or_ln117_63_reg_1678_pp0_iter3_reg;
        or_ln117_63_reg_1678_pp0_iter5_reg <= or_ln117_63_reg_1678_pp0_iter4_reg;
        or_ln117_63_reg_1678_pp0_iter6_reg <= or_ln117_63_reg_1678_pp0_iter5_reg;
        or_ln117_63_reg_1678_pp0_iter7_reg <= or_ln117_63_reg_1678_pp0_iter6_reg;
        or_ln117_65_reg_1710 <= or_ln117_65_fu_995_p2;
        or_ln117_69_reg_1728 <= or_ln117_69_fu_1087_p2;
        or_ln117_71_reg_1738 <= or_ln117_71_fu_1109_p2;
        or_ln117_75_reg_1746 <= or_ln117_75_fu_1185_p2;
        or_ln117_77_reg_1757 <= or_ln117_77_fu_1219_p2;
        select_ln117_57_reg_1614 <= select_ln117_57_fu_704_p3;
        select_ln117_63_reg_1666 <= select_ln117_63_fu_857_p3;
        select_ln117_69_reg_1705 <= select_ln117_69_fu_988_p3;
        select_ln117_75_reg_1733 <= select_ln117_75_fu_1101_p3;
        select_ln117_81_reg_1752 <= select_ln117_81_fu_1197_p3;
        select_ln117_83_reg_1762 <= select_ln117_83_fu_1231_p3;
        tmp_2_reg_1489 <= p_read21_int_reg[32'd17];
        tmp_2_reg_1489_pp0_iter1_reg <= tmp_2_reg_1489;
        tmp_2_reg_1489_pp0_iter2_reg <= tmp_2_reg_1489_pp0_iter1_reg;
        tmp_2_reg_1489_pp0_iter3_reg <= tmp_2_reg_1489_pp0_iter2_reg;
        tmp_reg_1767 <= tmp_fu_1266_p67;
        xor_ln104_39_reg_1716 <= xor_ln104_39_fu_1009_p2;
        xor_ln104_reg_1625 <= xor_ln104_fu_716_p2;
        xor_ln104_reg_1625_pp0_iter3_reg <= xor_ln104_reg_1625;
        xor_ln104_reg_1625_pp0_iter4_reg <= xor_ln104_reg_1625_pp0_iter3_reg;
        xor_ln104_reg_1625_pp0_iter5_reg <= xor_ln104_reg_1625_pp0_iter4_reg;
        xor_ln104_reg_1625_pp0_iter6_reg <= xor_ln104_reg_1625_pp0_iter5_reg;
        xor_ln104_reg_1625_pp0_iter7_reg <= xor_ln104_reg_1625_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_100_fu_1117_p2 = (and_ln104_14_reg_1694_pp0_iter4_reg & and_ln102_99_fu_1113_p2);

assign and_ln102_101_fu_1122_p2 = (icmp_ln86_82_reg_1562_pp0_iter4_reg & and_ln102_81_reg_1722);

assign and_ln102_102_fu_1126_p2 = (xor_ln104_39_reg_1716 & icmp_ln86_83_reg_1567_pp0_iter4_reg);

assign and_ln102_103_fu_1130_p2 = (and_ln102_74_reg_1642_pp0_iter4_reg & and_ln102_102_fu_1126_p2);

assign and_ln102_104_fu_1209_p2 = (icmp_ln86_84_reg_1572_pp0_iter5_reg & and_ln102_82_fu_1205_p2);

assign and_ln102_105_fu_1244_p2 = (xor_ln104_40_fu_1239_p2 & icmp_ln86_85_reg_1577_pp0_iter6_reg);

assign and_ln102_106_fu_1249_p2 = (and_ln104_15_reg_1649_pp0_iter6_reg & and_ln102_105_fu_1244_p2);

assign and_ln102_71_fu_608_p2 = (icmp_ln86_60_fu_434_p2 & icmp_ln86_58_fu_422_p2);

assign and_ln102_72_fu_634_p2 = (icmp_ln86_61_reg_1441 & and_ln104_fu_619_p2);

assign and_ln102_73_fu_873_p2 = (icmp_ln86_62_reg_1447_pp0_iter2_reg & and_ln102_reg_1630);

assign and_ln102_74_fu_747_p2 = (icmp_ln86_63_reg_1453_pp0_iter1_reg & and_ln104_11_fu_731_p2);

assign and_ln102_75_fu_639_p2 = (icmp_ln86_64_reg_1459 & and_ln102_71_reg_1582);

assign and_ln102_76_fu_648_p2 = (icmp_ln86_65_reg_1465 & and_ln104_12_fu_629_p2);

assign and_ln102_77_fu_768_p2 = (icmp_ln86_66_reg_1471_pp0_iter1_reg & and_ln102_72_reg_1602);

assign and_ln102_78_fu_772_p2 = (icmp_ln86_67_reg_1477_pp0_iter1_reg & and_ln104_13_fu_742_p2);

assign and_ln102_79_fu_897_p2 = (icmp_ln86_68_reg_1483_pp0_iter2_reg & and_ln102_73_fu_873_p2);

assign and_ln102_80_fu_1005_p2 = (tmp_2_reg_1489_pp0_iter3_reg & and_ln104_14_reg_1694);

assign and_ln102_81_fu_1014_p2 = (tmp_2_reg_1489_pp0_iter3_reg & and_ln102_74_reg_1642_pp0_iter3_reg);

assign and_ln102_82_fu_1205_p2 = (icmp_ln86_69_reg_1496_pp0_iter5_reg & and_ln104_15_reg_1649_pp0_iter5_reg);

assign and_ln102_83_fu_653_p2 = (icmp_ln86_70_reg_1502 & and_ln102_75_fu_639_p2);

assign and_ln102_84_fu_658_p2 = (xor_ln104_34_fu_643_p2 & icmp_ln86_71_reg_1507);

assign and_ln102_85_fu_663_p2 = (and_ln102_84_fu_658_p2 & and_ln102_71_reg_1582);

assign and_ln102_86_fu_777_p2 = (icmp_ln86_72_reg_1512_pp0_iter1_reg & and_ln102_76_reg_1609);

assign and_ln102_87_fu_781_p2 = (xor_ln104_35_fu_763_p2 & icmp_ln86_73_reg_1517_pp0_iter1_reg);

assign and_ln102_88_fu_786_p2 = (and_ln104_12_reg_1597 & and_ln102_87_fu_781_p2);

assign and_ln102_89_fu_791_p2 = (icmp_ln86_74_reg_1522_pp0_iter1_reg & and_ln102_77_fu_768_p2);

assign and_ln102_90_fu_902_p2 = (xor_ln104_36_fu_887_p2 & icmp_ln86_75_reg_1527_pp0_iter2_reg);

assign and_ln102_91_fu_907_p2 = (and_ln102_90_fu_902_p2 & and_ln102_72_reg_1602_pp0_iter2_reg);

assign and_ln102_92_fu_912_p2 = (icmp_ln86_76_reg_1532_pp0_iter2_reg & and_ln102_78_reg_1655);

assign and_ln102_93_fu_916_p2 = (xor_ln104_37_fu_892_p2 & icmp_ln86_77_reg_1537_pp0_iter2_reg);

assign and_ln102_94_fu_921_p2 = (and_ln104_13_reg_1637 & and_ln102_93_fu_916_p2);

assign and_ln102_95_fu_1018_p2 = (icmp_ln86_78_reg_1542_pp0_iter3_reg & and_ln102_79_reg_1700);

assign and_ln102_96_fu_1022_p2 = (xor_ln104_38_fu_1000_p2 & icmp_ln86_79_reg_1547_pp0_iter3_reg);

assign and_ln102_97_fu_1027_p2 = (and_ln102_96_fu_1022_p2 & and_ln102_73_reg_1688);

assign and_ln102_98_fu_1032_p2 = (icmp_ln86_80_reg_1552_pp0_iter3_reg & and_ln102_80_fu_1005_p2);

assign and_ln102_99_fu_1113_p2 = (xor_ln104_39_reg_1716 & icmp_ln86_81_reg_1557_pp0_iter4_reg);

assign and_ln102_fu_721_p2 = (xor_ln104_fu_716_p2 & icmp_ln86_59_reg_1430_pp0_iter1_reg);

assign and_ln104_11_fu_731_p2 = (xor_ln104_fu_716_p2 & xor_ln104_29_fu_726_p2);

assign and_ln104_12_fu_629_p2 = (xor_ln104_30_fu_624_p2 & icmp_ln86_58_reg_1419);

assign and_ln104_13_fu_742_p2 = (xor_ln104_31_fu_737_p2 & and_ln104_reg_1591);

assign and_ln104_14_fu_882_p2 = (xor_ln104_32_fu_877_p2 & and_ln102_reg_1630);

assign and_ln104_15_fu_757_p2 = (xor_ln104_33_fu_752_p2 & and_ln104_11_fu_731_p2);

assign and_ln104_fu_619_p2 = (xor_ln104_28_fu_614_p2 & icmp_ln86_reg_1413);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_79_fu_1402_p2[0:0] == 1'b1) ? tmp_reg_1767 : 13'd0);

assign icmp_ln86_58_fu_422_p2 = (($signed(p_read20_int_reg) < $signed(18'd80494)) ? 1'b1 : 1'b0);

assign icmp_ln86_59_fu_428_p2 = (($signed(p_read20_int_reg) < $signed(18'd82921)) ? 1'b1 : 1'b0);

assign icmp_ln86_60_fu_434_p2 = (($signed(p_read11_int_reg) < $signed(18'd23669)) ? 1'b1 : 1'b0);

assign icmp_ln86_61_fu_440_p2 = (($signed(p_read13_int_reg) < $signed(18'd6361)) ? 1'b1 : 1'b0);

assign icmp_ln86_62_fu_446_p2 = (($signed(p_read2_int_reg) < $signed(18'd34063)) ? 1'b1 : 1'b0);

assign icmp_ln86_63_fu_452_p2 = (($signed(p_read4_int_reg) < $signed(18'd460)) ? 1'b1 : 1'b0);

assign icmp_ln86_64_fu_458_p2 = (($signed(p_read11_int_reg) < $signed(18'd23547)) ? 1'b1 : 1'b0);

assign icmp_ln86_65_fu_464_p2 = (($signed(p_read9_int_reg) < $signed(18'd1991)) ? 1'b1 : 1'b0);

assign icmp_ln86_66_fu_470_p2 = (($signed(p_read5_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_67_fu_476_p2 = (($signed(p_read8_int_reg) < $signed(18'd1167)) ? 1'b1 : 1'b0);

assign icmp_ln86_68_fu_482_p2 = (($signed(p_read3_int_reg) < $signed(18'd260351)) ? 1'b1 : 1'b0);

assign icmp_ln86_69_fu_496_p2 = (($signed(p_read10_int_reg) < $signed(18'd60)) ? 1'b1 : 1'b0);

assign icmp_ln86_70_fu_502_p2 = (($signed(p_read22_int_reg) < $signed(18'd88577)) ? 1'b1 : 1'b0);

assign icmp_ln86_71_fu_508_p2 = (($signed(p_read2_int_reg) < $signed(18'd55528)) ? 1'b1 : 1'b0);

assign icmp_ln86_72_fu_514_p2 = (($signed(p_read19_int_reg) < $signed(18'd136)) ? 1'b1 : 1'b0);

assign icmp_ln86_73_fu_520_p2 = (($signed(p_read9_int_reg) < $signed(18'd3006)) ? 1'b1 : 1'b0);

assign icmp_ln86_74_fu_526_p2 = (($signed(p_read1_int_reg) < $signed(18'd88)) ? 1'b1 : 1'b0);

assign icmp_ln86_75_fu_532_p2 = (($signed(p_read6_int_reg) < $signed(18'd66)) ? 1'b1 : 1'b0);

assign icmp_ln86_76_fu_538_p2 = (($signed(p_read12_int_reg) < $signed(18'd9194)) ? 1'b1 : 1'b0);

assign icmp_ln86_77_fu_544_p2 = (($signed(p_read17_int_reg) < $signed(18'd1309)) ? 1'b1 : 1'b0);

assign icmp_ln86_78_fu_550_p2 = (($signed(p_read15_int_reg) < $signed(18'd827)) ? 1'b1 : 1'b0);

assign icmp_ln86_79_fu_556_p2 = (($signed(p_read1_int_reg) < $signed(18'd129)) ? 1'b1 : 1'b0);

assign icmp_ln86_80_fu_562_p2 = (($signed(p_read7_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_81_fu_578_p2 = (($signed(tmp_3_fu_568_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_82_fu_584_p2 = (($signed(p_read10_int_reg) < $signed(18'd27)) ? 1'b1 : 1'b0);

assign icmp_ln86_83_fu_590_p2 = (($signed(p_read16_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_84_fu_596_p2 = (($signed(p_read1_int_reg) < $signed(18'd261229)) ? 1'b1 : 1'b0);

assign icmp_ln86_85_fu_602_p2 = (($signed(p_read14_int_reg) < $signed(18'd196)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_416_p2 = (($signed(p_read20_int_reg) < $signed(18'd80516)) ? 1'b1 : 1'b0);

assign or_ln117_53_fu_796_p2 = (and_ln102_86_fu_777_p2 | and_ln102_71_reg_1582_pp0_iter1_reg);

assign or_ln117_54_fu_711_p2 = (and_ln102_76_fu_648_p2 | and_ln102_71_reg_1582);

assign or_ln117_55_fu_808_p2 = (or_ln117_54_reg_1619 | and_ln102_88_fu_786_p2);

assign or_ln117_56_fu_832_p2 = (icmp_ln86_58_reg_1419_pp0_iter1_reg | and_ln102_89_fu_791_p2);

assign or_ln117_57_fu_844_p2 = (icmp_ln86_58_reg_1419_pp0_iter1_reg | and_ln102_77_fu_768_p2);

assign or_ln117_58_fu_926_p2 = (or_ln117_57_reg_1661 | and_ln102_91_fu_907_p2);

assign or_ln117_59_fu_865_p2 = (icmp_ln86_58_reg_1419_pp0_iter1_reg | and_ln102_72_reg_1602);

assign or_ln117_60_fu_938_p2 = (or_ln117_59_reg_1671 | and_ln102_92_fu_912_p2);

assign or_ln117_61_fu_950_p2 = (or_ln117_59_reg_1671 | and_ln102_78_reg_1655);

assign or_ln117_62_fu_962_p2 = (or_ln117_61_fu_950_p2 | and_ln102_94_fu_921_p2);

assign or_ln117_63_fu_869_p2 = (icmp_ln86_58_reg_1419_pp0_iter1_reg | and_ln104_reg_1591);

assign or_ln117_64_fu_1037_p2 = (or_ln117_63_reg_1678_pp0_iter3_reg | and_ln102_95_fu_1018_p2);

assign or_ln117_65_fu_995_p2 = (or_ln117_63_reg_1678 | and_ln102_79_fu_897_p2);

assign or_ln117_66_fu_1049_p2 = (or_ln117_65_reg_1710 | and_ln102_97_fu_1027_p2);

assign or_ln117_67_fu_1061_p2 = (or_ln117_63_reg_1678_pp0_iter3_reg | and_ln102_73_reg_1688);

assign or_ln117_68_fu_1073_p2 = (or_ln117_67_fu_1061_p2 | and_ln102_98_fu_1032_p2);

assign or_ln117_69_fu_1087_p2 = (or_ln117_67_fu_1061_p2 | and_ln102_80_fu_1005_p2);

assign or_ln117_70_fu_1135_p2 = (or_ln117_69_reg_1728 | and_ln102_100_fu_1117_p2);

assign or_ln117_71_fu_1109_p2 = (or_ln117_63_reg_1678_pp0_iter3_reg | and_ln102_reg_1630_pp0_iter3_reg);

assign or_ln117_72_fu_1147_p2 = (or_ln117_71_reg_1738 | and_ln102_101_fu_1122_p2);

assign or_ln117_73_fu_1159_p2 = (or_ln117_71_reg_1738 | and_ln102_81_reg_1722);

assign or_ln117_74_fu_1171_p2 = (or_ln117_73_fu_1159_p2 | and_ln102_103_fu_1130_p2);

assign or_ln117_75_fu_1185_p2 = (or_ln117_71_reg_1738 | and_ln102_74_reg_1642_pp0_iter4_reg);

assign or_ln117_76_fu_1214_p2 = (or_ln117_75_reg_1746 | and_ln102_104_fu_1209_p2);

assign or_ln117_77_fu_1219_p2 = (or_ln117_75_reg_1746 | and_ln102_82_fu_1205_p2);

assign or_ln117_78_fu_1254_p2 = (or_ln117_77_reg_1757 | and_ln102_106_fu_1249_p2);

assign or_ln117_79_fu_1402_p2 = (xor_ln104_reg_1625_pp0_iter7_reg | or_ln117_63_reg_1678_pp0_iter7_reg);

assign or_ln117_fu_678_p2 = (and_ln102_85_fu_663_p2 | and_ln102_75_fu_639_p2);

assign select_ln117_56_fu_692_p3 = ((or_ln117_fu_678_p2[0:0] == 1'b1) ? select_ln117_fu_684_p3 : 2'd3);

assign select_ln117_57_fu_704_p3 = ((and_ln102_71_reg_1582[0:0] == 1'b1) ? zext_ln117_7_fu_700_p1 : 3'd4);

assign select_ln117_58_fu_801_p3 = ((or_ln117_53_fu_796_p2[0:0] == 1'b1) ? select_ln117_57_reg_1614 : 3'd5);

assign select_ln117_59_fu_813_p3 = ((or_ln117_54_reg_1619[0:0] == 1'b1) ? select_ln117_58_fu_801_p3 : 3'd6);

assign select_ln117_60_fu_820_p3 = ((or_ln117_55_fu_808_p2[0:0] == 1'b1) ? select_ln117_59_fu_813_p3 : 3'd7);

assign select_ln117_61_fu_837_p3 = ((icmp_ln86_58_reg_1419_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_8_fu_828_p1 : 4'd8);

assign select_ln117_62_fu_849_p3 = ((or_ln117_56_fu_832_p2[0:0] == 1'b1) ? select_ln117_61_fu_837_p3 : 4'd9);

assign select_ln117_63_fu_857_p3 = ((or_ln117_57_fu_844_p2[0:0] == 1'b1) ? select_ln117_62_fu_849_p3 : 4'd10);

assign select_ln117_64_fu_931_p3 = ((or_ln117_58_fu_926_p2[0:0] == 1'b1) ? select_ln117_63_reg_1666 : 4'd11);

assign select_ln117_65_fu_943_p3 = ((or_ln117_59_reg_1671[0:0] == 1'b1) ? select_ln117_64_fu_931_p3 : 4'd12);

assign select_ln117_66_fu_954_p3 = ((or_ln117_60_fu_938_p2[0:0] == 1'b1) ? select_ln117_65_fu_943_p3 : 4'd13);

assign select_ln117_67_fu_968_p3 = ((or_ln117_61_fu_950_p2[0:0] == 1'b1) ? select_ln117_66_fu_954_p3 : 4'd14);

assign select_ln117_68_fu_976_p3 = ((or_ln117_62_fu_962_p2[0:0] == 1'b1) ? select_ln117_67_fu_968_p3 : 4'd15);

assign select_ln117_69_fu_988_p3 = ((or_ln117_63_reg_1678[0:0] == 1'b1) ? zext_ln117_9_fu_984_p1 : 5'd16);

assign select_ln117_70_fu_1042_p3 = ((or_ln117_64_fu_1037_p2[0:0] == 1'b1) ? select_ln117_69_reg_1705 : 5'd17);

assign select_ln117_71_fu_1054_p3 = ((or_ln117_65_reg_1710[0:0] == 1'b1) ? select_ln117_70_fu_1042_p3 : 5'd18);

assign select_ln117_72_fu_1065_p3 = ((or_ln117_66_fu_1049_p2[0:0] == 1'b1) ? select_ln117_71_fu_1054_p3 : 5'd19);

assign select_ln117_73_fu_1079_p3 = ((or_ln117_67_fu_1061_p2[0:0] == 1'b1) ? select_ln117_72_fu_1065_p3 : 5'd20);

assign select_ln117_74_fu_1093_p3 = ((or_ln117_68_fu_1073_p2[0:0] == 1'b1) ? select_ln117_73_fu_1079_p3 : 5'd21);

assign select_ln117_75_fu_1101_p3 = ((or_ln117_69_fu_1087_p2[0:0] == 1'b1) ? select_ln117_74_fu_1093_p3 : 5'd22);

assign select_ln117_76_fu_1140_p3 = ((or_ln117_70_fu_1135_p2[0:0] == 1'b1) ? select_ln117_75_reg_1733 : 5'd23);

assign select_ln117_77_fu_1152_p3 = ((or_ln117_71_reg_1738[0:0] == 1'b1) ? select_ln117_76_fu_1140_p3 : 5'd24);

assign select_ln117_78_fu_1163_p3 = ((or_ln117_72_fu_1147_p2[0:0] == 1'b1) ? select_ln117_77_fu_1152_p3 : 5'd25);

assign select_ln117_79_fu_1177_p3 = ((or_ln117_73_fu_1159_p2[0:0] == 1'b1) ? select_ln117_78_fu_1163_p3 : 5'd26);

assign select_ln117_80_fu_1189_p3 = ((or_ln117_74_fu_1171_p2[0:0] == 1'b1) ? select_ln117_79_fu_1177_p3 : 5'd27);

assign select_ln117_81_fu_1197_p3 = ((or_ln117_75_fu_1185_p2[0:0] == 1'b1) ? select_ln117_80_fu_1189_p3 : 5'd28);

assign select_ln117_82_fu_1224_p3 = ((or_ln117_76_fu_1214_p2[0:0] == 1'b1) ? select_ln117_81_reg_1752 : 5'd29);

assign select_ln117_83_fu_1231_p3 = ((or_ln117_77_fu_1219_p2[0:0] == 1'b1) ? select_ln117_82_fu_1224_p3 : 5'd30);

assign select_ln117_fu_684_p3 = ((and_ln102_75_fu_639_p2[0:0] == 1'b1) ? zext_ln117_fu_674_p1 : 2'd2);

assign tmp_3_fu_568_p4 = {{p_read18_int_reg[17:2]}};

assign tmp_fu_1266_p65 = 'bx;

assign tmp_fu_1266_p66 = ((or_ln117_78_fu_1254_p2[0:0] == 1'b1) ? select_ln117_83_reg_1762 : 5'd31);

assign xor_ln104_28_fu_614_p2 = (icmp_ln86_58_reg_1419 ^ 1'd1);

assign xor_ln104_29_fu_726_p2 = (icmp_ln86_59_reg_1430_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_30_fu_624_p2 = (icmp_ln86_60_reg_1436 ^ 1'd1);

assign xor_ln104_31_fu_737_p2 = (icmp_ln86_61_reg_1441_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_32_fu_877_p2 = (icmp_ln86_62_reg_1447_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_33_fu_752_p2 = (icmp_ln86_63_reg_1453_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_34_fu_643_p2 = (icmp_ln86_64_reg_1459 ^ 1'd1);

assign xor_ln104_35_fu_763_p2 = (icmp_ln86_65_reg_1465_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_36_fu_887_p2 = (icmp_ln86_66_reg_1471_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_37_fu_892_p2 = (icmp_ln86_67_reg_1477_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_38_fu_1000_p2 = (icmp_ln86_68_reg_1483_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_39_fu_1009_p2 = (tmp_2_reg_1489_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_40_fu_1239_p2 = (icmp_ln86_69_reg_1496_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_716_p2 = (icmp_ln86_reg_1413_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_668_p2 = (1'd1 ^ and_ln102_83_fu_653_p2);

assign zext_ln117_7_fu_700_p1 = select_ln117_56_fu_692_p3;

assign zext_ln117_8_fu_828_p1 = select_ln117_60_fu_820_p3;

assign zext_ln117_9_fu_984_p1 = select_ln117_68_fu_976_p3;

assign zext_ln117_fu_674_p1 = xor_ln117_fu_668_p2;

endmodule //conifer_jettag_accelerator_decision_function_97
