<root><simulation><result_generated_time />2023-11-08 22:05:40<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 8192, 'I': 360000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [32, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 32)], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('C', 32)], []], [], []]<O />[[[('C', 32)], []], [[], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 25), ('K', 2), ('OX', 3), ('OY', 5), ('OY', 15)], [('C', 2), ('K', 2)], []]<I />[[('OX', 25), ('K', 2)], [('OX', 3), ('OY', 5), ('OY', 15), ('C', 2), ('K', 2)], []]<O />[[], [('OX', 25), ('K', 2), ('OX', 3), ('OY', 5), ('OY', 15), ('C', 2), ('K', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 5625, 1, 1], 'I': [32.0, 2.0, 2.0, 1.0], 'O': [32.0, 1, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 65536, 65536], 'I': [200, 2880000, 2880000], 'O': [8, 5760000, 5760000], 'O_partial': [8, 5760000, 0], 'O_final': [0, 0, 5760000]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.39, 0.09, 0.0], 'O': [0.02, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.26, 0.0], 'I': [0.39, 0.26, 0.0], 'O': [0.02, 0.26, 0.0]}<effective_mem_size_bit />{'W': [16, 32768, 65536], 'I': [200, 2880000, 2880000], 'O': [8, 2880000, 5760000], 'O_partial': [8, 2880000, 0], 'O_final': [0, 0, 5760000]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [32, 32, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1843200, 8192], [8192, 8192], [8192, 0]]<I />[[1440000, 720000], [720000, 360000], [360000, 0]]<O />[[(720000, 1440000), (1440000, 720000)], [(720000, 1440000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(720000, 1440000), (1440000, 720000)], [(720000, 1440000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[230400, 1024], [128, 128], [32, 0]]<I />[[180000, 90000], [11250, 5625], [1406, 0]]<O />[[(90000, 180000), (180000, 90000)], [(11250, 22500), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([90000, 180000], [180000, 90000]), ([11250, 22500], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />0</mac_count></basic_info><energy><total_energy />100743093.2<mem_energy_breakdown><W />[77.8, 25.4, 42.6]<I />[93.3, 1707.0, 1872.9]<O />[189.2, 4459.2, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />0.0<total />100730880.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8864<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8864<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />50766<latency_cycle_without_data_loading />45000<ideal_computing_cycle />45000<data_loading><load_cycle_total />5766<load_cycle_individual />{'W': [32, 128, 0], 'I': [13, 5625, 0]}<load_cycle_combined />{'W': 128, 'I': 5625}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-44999], [-33750, -33654], [-45000, -45000]], 'I': [[-44999], [-42253, -34162], [-45000, -45000]], 'O': [[-45000], [-45000, 0], [-33750, -42188]]}<mem_stall_cycle_shared />{'W': [[-44999], [-33750, 0], [0, 0]], 'I': [[-44999], [-42253, 0], [0, 0]], 'O': [[-45000], [-45000, 0], [-33750, -42188]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 65536, 65536], 'I': [200, 2880000, 2880000], 'O': [8, 5760000, 5760000], 'O_partial': [8, 5760000, 0], 'O_final': [0, 0, 5760000]}<data_size_each_level_total />{'W': [16384, 65536, 65536], 'I': [6400, 2880000, 2880000], 'O': [256, 5760000, 5760000]}<loop_cycles_each_level />{'W': [11250, 45000, 45000], 'I': [50, 45000, 45000], 'O': [1, 45000, 45000]}<top_ir_loop_size />{'W': [225, 1, 1], 'I': [2, 2, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [1.5, 1.5], [1.5, 1.5]], 'I': [[8.0, 4.0], [128.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [256.0, 128.0], [128.0, 128.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [327.7, 1.5], [1.5, 1.5]], 'I': [[8.0, 8.0], [256.0, 128.0], [128.0, 64.0]], 'O': [[8.0, 8.0], [256.0, 128.0], [128.0, 128.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [1.5, 1.5], [1.5, 0]], 'I': [[8.0, 4.0], [128.0, 64.0], [64.0, 0]], 'O': [[8.0, 8.0], [256.0, 128.0], [128.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [513.5, 321.5], [65.5, 128.0]], 'I': [[8.0, 4.0], [513.5, 321.5], [65.5, 128.0]], 'O': [[8.0, 8.0], [513.5, 321.5], [65.5, 128.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 45000], [11250, 11250, 4], [45000, 45000, 1]], 'I': [[1, 1, 45000], [50, 50, 900], [45000, 45000, 1]], 'O': [[1, 1, 45000], [1, 1, 45000], [45000, 45000, 1]]}<trans_time_real />{'W': [[0, 1, 45000], [[0, 11250, 4], [32, 11250, 4]], [[128, 45000, 1], [32, 45000, 1]]], 'I': [[0, 1, 45000], [[3, 50, 900], [12, 50, 900]], [[5625, 45000, 1], [1406, 45000, 1]]], 'O': [[0, 1, 45000], [[0, 1, 45000], [0, 1, 45000]], [[11250, 45000, 1], [2812, 45000, 1]]]}<single_stall_cycle />{'W': [[-1], [-11250, -11218], [-44872, -44968]], 'I': [[-1], [-47, -38], [-39375, -43594]], 'O': [[-1], [-1, 0], [-33750, -42188]]}<single_stall_count />{'W': [44999, 3, 0], 'I': [44999, 899, 0], 'O': [45000, 45000, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [96, 0], 'I': [10788, 0], 'O': [0, 11250]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-34116, -45000], [-45000, -33750]], 1: [[-45000, -45000], [-33750, -45000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>