// Seed: 384517606
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    .id_7(id_5),
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri   id_8 = -1;
  wire  id_9;
  wire  id_10 = id_3;
  uwire id_11 = -1;
  assign module_1.type_13 = 0;
  wire id_12, id_13;
  wire id_14;
  assign id_5 = ~1;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output uwire id_2,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    input uwire id_6 id_8
);
  wire id_9, id_10, id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11
  );
endmodule
