# Async FIFO
Async Fifo Design in Verilog/RTL

-> You can follow to the guide in drive word folder here at the 3rd chapter: https://docs.google.com/document/d/15RnzLcnxuXr0uYl9RgYWv258rxSE3SRU/edit?usp=sharing&ouid=100976078104610699838&rtpof=true&sd=true
