

================================================================
== Vivado HLS Report for 'push_back'
================================================================
* Date:           Tue May 21 18:43:50 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lr_standaloneHLS
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.090|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.08>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_96 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read43)"   --->   Operation 6 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_97 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read42)"   --->   Operation 7 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_105 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read33)"   --->   Operation 8 'read' 'p_read_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_106 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read32)"   --->   Operation 9 'read' 'p_read_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_114 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read23)"   --->   Operation 10 'read' 'p_read_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_115 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read22)"   --->   Operation 11 'read' 'p_read_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_123 = call float @_ssdm_op_Read.ap_auto.float(float %p_read13)"   --->   Operation 12 'read' 'p_read_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_124 = call float @_ssdm_op_Read.ap_auto.float(float %p_read12)"   --->   Operation 13 'read' 'p_read_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read311 = call float @_ssdm_op_Read.ap_auto.float(float %p_read3)"   --->   Operation 14 'read' 'p_read311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read110 = call float @_ssdm_op_Read.ap_auto.float(float %p_read1)"   --->   Operation 15 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mapHLS_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mapHLS_unsigned_int_arrayHLS_residData_size_read)"   --->   Operation 16 'read' 'mapHLS_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read33_cast = zext i1 %p_read_105 to i32"   --->   Operation 17 'zext' 'p_read33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read32_cast = zext i1 %p_read_106 to i32"   --->   Operation 18 'zext' 'p_read32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read23_cast = zext i1 %p_read_114 to i32"   --->   Operation 19 'zext' 'p_read23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read22_cast = zext i1 %p_read_115 to i32"   --->   Operation 20 'zext' 'p_read22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i32 %mapHLS_size_read to i7"   --->   Operation 21 'trunc' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_82, i3 0)"   --->   Operation 22 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i32 %mapHLS_size_read to i9"   --->   Operation 23 'trunc' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_83, i1 false)" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 24 'bitconcatenate' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.31ns)   --->   "%tmp_s = add i10 %p_shl_cast, %p_shl1_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 25 'add' 'tmp_s' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_72_cast = zext i10 %tmp_s to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 26 'zext' 'tmp_72_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mapHLS_data_second_s = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi, i64 0, i64 %tmp_72_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 27 'getelementptr' 'mapHLS_data_second_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_62 = or i10 %tmp_s, 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 28 'or' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i10 %tmp_62 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 29 'zext' 'tmp_73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mapHLS_data_second_101 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi, i64 0, i64 %tmp_73_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 30 'getelementptr' 'mapHLS_data_second_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mapHLS_data_second_110 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_z, i64 0, i64 %tmp_72_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 31 'getelementptr' 'mapHLS_data_second_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mapHLS_data_second_111 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_z, i64 0, i64 %tmp_73_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 32 'getelementptr' 'mapHLS_data_second_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mapHLS_data_second_120 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_layerId, i64 0, i64 %tmp_72_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 33 'getelementptr' 'mapHLS_data_second_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mapHLS_data_second_121 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_layerId, i64 0, i64 %tmp_73_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 34 'getelementptr' 'mapHLS_data_second_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mapHLS_data_second_130 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_stubId, i64 0, i64 %tmp_72_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 35 'getelementptr' 'mapHLS_data_second_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mapHLS_data_second_131 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_stubId, i64 0, i64 %tmp_73_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 36 'getelementptr' 'mapHLS_data_second_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mapHLS_data_second_140 = getelementptr [300 x i1]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_ps, i64 0, i64 %tmp_72_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 37 'getelementptr' 'mapHLS_data_second_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mapHLS_data_second_141 = getelementptr [300 x i1]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_ps, i64 0, i64 %tmp_73_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 38 'getelementptr' 'mapHLS_data_second_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.77ns)   --->   "store float %p_read110, float* %mapHLS_data_second_s, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 39 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_1 : Operation 40 [1/1] (1.77ns)   --->   "store float %p_read_124, float* %mapHLS_data_second_110, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 40 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_1 : Operation 41 [1/1] (1.77ns)   --->   "store i32 %p_read22_cast, i32* %mapHLS_data_second_120, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 41 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_1 : Operation 42 [1/1] (1.77ns)   --->   "store i32 %p_read32_cast, i32* %mapHLS_data_second_130, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 42 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_1 : Operation 43 [1/1] (0.86ns)   --->   "store i1 %p_read_97, i1* %mapHLS_data_second_140, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_1 : Operation 44 [1/1] (1.77ns)   --->   "store float %p_read311, float* %mapHLS_data_second_101, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 44 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_1 : Operation 45 [1/1] (1.77ns)   --->   "store float %p_read_123, float* %mapHLS_data_second_111, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_1 : Operation 46 [1/1] (1.77ns)   --->   "store i32 %p_read23_cast, i32* %mapHLS_data_second_121, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 46 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_1 : Operation 47 [1/1] (1.77ns)   --->   "store i32 %p_read33_cast, i32* %mapHLS_data_second_131, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 47 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_1 : Operation 48 [1/1] (0.86ns)   --->   "store i1 %p_read_96, i1* %mapHLS_data_second_141, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 2 <SV = 1> <Delay = 3.08>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_94 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read45)"   --->   Operation 49 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_95 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read44)"   --->   Operation 50 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_103 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read35)"   --->   Operation 51 'read' 'p_read_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_104 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read34)"   --->   Operation 52 'read' 'p_read_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_112 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read25)"   --->   Operation 53 'read' 'p_read_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_113 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read24)"   --->   Operation 54 'read' 'p_read_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_121 = call float @_ssdm_op_Read.ap_auto.float(float %p_read15)"   --->   Operation 55 'read' 'p_read_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_122 = call float @_ssdm_op_Read.ap_auto.float(float %p_read14)"   --->   Operation 56 'read' 'p_read_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_read513 = call float @_ssdm_op_Read.ap_auto.float(float %p_read5)"   --->   Operation 57 'read' 'p_read513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_read412 = call float @_ssdm_op_Read.ap_auto.float(float %p_read4)"   --->   Operation 58 'read' 'p_read412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_read35_cast = zext i1 %p_read_103 to i32"   --->   Operation 59 'zext' 'p_read35_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_read34_cast = zext i1 %p_read_104 to i32"   --->   Operation 60 'zext' 'p_read34_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_read25_cast = zext i1 %p_read_112 to i32"   --->   Operation 61 'zext' 'p_read25_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_read24_cast = zext i1 %p_read_113 to i32"   --->   Operation 62 'zext' 'p_read24_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.31ns)   --->   "%tmp_63 = add i10 2, %tmp_s" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 63 'add' 'tmp_63' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_74_cast = sext i10 %tmp_63 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 64 'sext' 'tmp_74_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%mapHLS_data_second_102 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi, i64 0, i64 %tmp_74_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 65 'getelementptr' 'mapHLS_data_second_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.31ns)   --->   "%tmp_64 = add i10 3, %tmp_s" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 66 'add' 'tmp_64' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_75_cast = sext i10 %tmp_64 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 67 'sext' 'tmp_75_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%mapHLS_data_second_103 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi, i64 0, i64 %tmp_75_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 68 'getelementptr' 'mapHLS_data_second_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mapHLS_data_second_112 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_z, i64 0, i64 %tmp_74_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 69 'getelementptr' 'mapHLS_data_second_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mapHLS_data_second_113 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_z, i64 0, i64 %tmp_75_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 70 'getelementptr' 'mapHLS_data_second_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mapHLS_data_second_122 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_layerId, i64 0, i64 %tmp_74_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 71 'getelementptr' 'mapHLS_data_second_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mapHLS_data_second_123 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_layerId, i64 0, i64 %tmp_75_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 72 'getelementptr' 'mapHLS_data_second_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mapHLS_data_second_132 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_stubId, i64 0, i64 %tmp_74_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 73 'getelementptr' 'mapHLS_data_second_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%mapHLS_data_second_133 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_stubId, i64 0, i64 %tmp_75_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 74 'getelementptr' 'mapHLS_data_second_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%mapHLS_data_second_142 = getelementptr [300 x i1]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_ps, i64 0, i64 %tmp_74_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 75 'getelementptr' 'mapHLS_data_second_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%mapHLS_data_second_143 = getelementptr [300 x i1]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_ps, i64 0, i64 %tmp_75_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 76 'getelementptr' 'mapHLS_data_second_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.77ns)   --->   "store float %p_read412, float* %mapHLS_data_second_102, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 77 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_2 : Operation 78 [1/1] (1.77ns)   --->   "store float %p_read_122, float* %mapHLS_data_second_112, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 78 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_2 : Operation 79 [1/1] (1.77ns)   --->   "store i32 %p_read24_cast, i32* %mapHLS_data_second_122, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 79 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_2 : Operation 80 [1/1] (1.77ns)   --->   "store i32 %p_read34_cast, i32* %mapHLS_data_second_132, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 80 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_2 : Operation 81 [1/1] (0.86ns)   --->   "store i1 %p_read_95, i1* %mapHLS_data_second_142, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_2 : Operation 82 [1/1] (1.77ns)   --->   "store float %p_read513, float* %mapHLS_data_second_103, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 82 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_2 : Operation 83 [1/1] (1.77ns)   --->   "store float %p_read_121, float* %mapHLS_data_second_113, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 83 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_2 : Operation 84 [1/1] (1.77ns)   --->   "store i32 %p_read25_cast, i32* %mapHLS_data_second_123, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 84 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_2 : Operation 85 [1/1] (1.77ns)   --->   "store i32 %p_read35_cast, i32* %mapHLS_data_second_133, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_2 : Operation 86 [1/1] (0.86ns)   --->   "store i1 %p_read_94, i1* %mapHLS_data_second_143, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 3 <SV = 2> <Delay = 3.08>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%p_read_92 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read47)"   --->   Operation 87 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_93 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read46)"   --->   Operation 88 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_101 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read37)"   --->   Operation 89 'read' 'p_read_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_102 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read36)"   --->   Operation 90 'read' 'p_read_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_read_110 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read27)"   --->   Operation 91 'read' 'p_read_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_read_111 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read26)"   --->   Operation 92 'read' 'p_read_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_read_119 = call float @_ssdm_op_Read.ap_auto.float(float %p_read17)"   --->   Operation 93 'read' 'p_read_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_read_120 = call float @_ssdm_op_Read.ap_auto.float(float %p_read16)"   --->   Operation 94 'read' 'p_read_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%p_read715 = call float @_ssdm_op_Read.ap_auto.float(float %p_read7)"   --->   Operation 95 'read' 'p_read715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_read614 = call float @_ssdm_op_Read.ap_auto.float(float %p_read6)"   --->   Operation 96 'read' 'p_read614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%p_read37_cast = zext i1 %p_read_101 to i32"   --->   Operation 97 'zext' 'p_read37_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_read36_cast = zext i1 %p_read_102 to i32"   --->   Operation 98 'zext' 'p_read36_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_read27_cast = zext i1 %p_read_110 to i32"   --->   Operation 99 'zext' 'p_read27_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_read26_cast = zext i1 %p_read_111 to i32"   --->   Operation 100 'zext' 'p_read26_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.31ns)   --->   "%tmp_65 = add i10 4, %tmp_s" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 101 'add' 'tmp_65' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_76_cast = sext i10 %tmp_65 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 102 'sext' 'tmp_76_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%mapHLS_data_second_104 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi, i64 0, i64 %tmp_76_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 103 'getelementptr' 'mapHLS_data_second_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.31ns)   --->   "%tmp_66 = add i10 5, %tmp_s" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 104 'add' 'tmp_66' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_77_cast = sext i10 %tmp_66 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 105 'sext' 'tmp_77_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%mapHLS_data_second_105 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi, i64 0, i64 %tmp_77_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 106 'getelementptr' 'mapHLS_data_second_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%mapHLS_data_second_114 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_z, i64 0, i64 %tmp_76_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 107 'getelementptr' 'mapHLS_data_second_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%mapHLS_data_second_115 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_z, i64 0, i64 %tmp_77_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 108 'getelementptr' 'mapHLS_data_second_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%mapHLS_data_second_124 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_layerId, i64 0, i64 %tmp_76_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 109 'getelementptr' 'mapHLS_data_second_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%mapHLS_data_second_125 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_layerId, i64 0, i64 %tmp_77_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 110 'getelementptr' 'mapHLS_data_second_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%mapHLS_data_second_134 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_stubId, i64 0, i64 %tmp_76_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 111 'getelementptr' 'mapHLS_data_second_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%mapHLS_data_second_135 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_stubId, i64 0, i64 %tmp_77_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 112 'getelementptr' 'mapHLS_data_second_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%mapHLS_data_second_144 = getelementptr [300 x i1]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_ps, i64 0, i64 %tmp_76_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 113 'getelementptr' 'mapHLS_data_second_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%mapHLS_data_second_145 = getelementptr [300 x i1]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_ps, i64 0, i64 %tmp_77_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 114 'getelementptr' 'mapHLS_data_second_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.77ns)   --->   "store float %p_read614, float* %mapHLS_data_second_104, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 115 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_3 : Operation 116 [1/1] (1.77ns)   --->   "store float %p_read_120, float* %mapHLS_data_second_114, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 116 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_3 : Operation 117 [1/1] (1.77ns)   --->   "store i32 %p_read26_cast, i32* %mapHLS_data_second_124, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 117 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_3 : Operation 118 [1/1] (1.77ns)   --->   "store i32 %p_read36_cast, i32* %mapHLS_data_second_134, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 118 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_3 : Operation 119 [1/1] (0.86ns)   --->   "store i1 %p_read_93, i1* %mapHLS_data_second_144, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 119 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_3 : Operation 120 [1/1] (1.77ns)   --->   "store float %p_read715, float* %mapHLS_data_second_105, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 120 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_3 : Operation 121 [1/1] (1.77ns)   --->   "store float %p_read_119, float* %mapHLS_data_second_115, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 121 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_3 : Operation 122 [1/1] (1.77ns)   --->   "store i32 %p_read27_cast, i32* %mapHLS_data_second_125, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 122 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_3 : Operation 123 [1/1] (1.77ns)   --->   "store i32 %p_read37_cast, i32* %mapHLS_data_second_135, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 123 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_3 : Operation 124 [1/1] (0.86ns)   --->   "store i1 %p_read_92, i1* %mapHLS_data_second_145, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 124 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 4 <SV = 3> <Delay = 3.08>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%p_read_90 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read49)"   --->   Operation 125 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%p_read_91 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read48)"   --->   Operation 126 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%p_read_99 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read39)"   --->   Operation 127 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%p_read_100 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read38)"   --->   Operation 128 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%p_read_108 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read29)"   --->   Operation 129 'read' 'p_read_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_read_109 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read28)"   --->   Operation 130 'read' 'p_read_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_read_117 = call float @_ssdm_op_Read.ap_auto.float(float %p_read19)"   --->   Operation 131 'read' 'p_read_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%p_read_118 = call float @_ssdm_op_Read.ap_auto.float(float %p_read18)"   --->   Operation 132 'read' 'p_read_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_read917 = call float @_ssdm_op_Read.ap_auto.float(float %p_read9)"   --->   Operation 133 'read' 'p_read917' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%p_read816 = call float @_ssdm_op_Read.ap_auto.float(float %p_read8)"   --->   Operation 134 'read' 'p_read816' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_read39_cast = zext i1 %p_read_99 to i32"   --->   Operation 135 'zext' 'p_read39_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%p_read38_cast = zext i1 %p_read_100 to i32"   --->   Operation 136 'zext' 'p_read38_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%p_read29_cast = zext i1 %p_read_108 to i32"   --->   Operation 137 'zext' 'p_read29_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%p_read28_cast = zext i1 %p_read_109 to i32"   --->   Operation 138 'zext' 'p_read28_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.31ns)   --->   "%tmp_67 = add i10 6, %tmp_s" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 139 'add' 'tmp_67' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_78_cast = sext i10 %tmp_67 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 140 'sext' 'tmp_78_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%mapHLS_data_second_106 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi, i64 0, i64 %tmp_78_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 141 'getelementptr' 'mapHLS_data_second_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.31ns)   --->   "%tmp_68 = add i10 7, %tmp_s" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 142 'add' 'tmp_68' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_79_cast = sext i10 %tmp_68 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 143 'sext' 'tmp_79_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%mapHLS_data_second_107 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi, i64 0, i64 %tmp_79_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 144 'getelementptr' 'mapHLS_data_second_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%mapHLS_data_second_116 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_z, i64 0, i64 %tmp_78_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 145 'getelementptr' 'mapHLS_data_second_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%mapHLS_data_second_117 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_z, i64 0, i64 %tmp_79_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 146 'getelementptr' 'mapHLS_data_second_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%mapHLS_data_second_126 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_layerId, i64 0, i64 %tmp_78_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 147 'getelementptr' 'mapHLS_data_second_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%mapHLS_data_second_127 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_layerId, i64 0, i64 %tmp_79_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 148 'getelementptr' 'mapHLS_data_second_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%mapHLS_data_second_136 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_stubId, i64 0, i64 %tmp_78_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 149 'getelementptr' 'mapHLS_data_second_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%mapHLS_data_second_137 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_stubId, i64 0, i64 %tmp_79_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 150 'getelementptr' 'mapHLS_data_second_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%mapHLS_data_second_146 = getelementptr [300 x i1]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_ps, i64 0, i64 %tmp_78_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 151 'getelementptr' 'mapHLS_data_second_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%mapHLS_data_second_147 = getelementptr [300 x i1]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_ps, i64 0, i64 %tmp_79_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 152 'getelementptr' 'mapHLS_data_second_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (1.77ns)   --->   "store float %p_read816, float* %mapHLS_data_second_106, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 153 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_4 : Operation 154 [1/1] (1.77ns)   --->   "store float %p_read_118, float* %mapHLS_data_second_116, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 154 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_4 : Operation 155 [1/1] (1.77ns)   --->   "store i32 %p_read28_cast, i32* %mapHLS_data_second_126, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 155 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_4 : Operation 156 [1/1] (1.77ns)   --->   "store i32 %p_read38_cast, i32* %mapHLS_data_second_136, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 156 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_4 : Operation 157 [1/1] (0.86ns)   --->   "store i1 %p_read_91, i1* %mapHLS_data_second_146, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 157 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_4 : Operation 158 [1/1] (1.77ns)   --->   "store float %p_read917, float* %mapHLS_data_second_107, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 158 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_4 : Operation 159 [1/1] (1.77ns)   --->   "store float %p_read_117, float* %mapHLS_data_second_117, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 159 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_4 : Operation 160 [1/1] (1.77ns)   --->   "store i32 %p_read29_cast, i32* %mapHLS_data_second_127, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 160 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_4 : Operation 161 [1/1] (1.77ns)   --->   "store i32 %p_read39_cast, i32* %mapHLS_data_second_137, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 161 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_4 : Operation 162 [1/1] (0.86ns)   --->   "store i1 %p_read_90, i1* %mapHLS_data_second_147, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 162 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 5 <SV = 4> <Delay = 3.08>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%p_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read51)"   --->   Operation 163 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%p_read5058 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read50)"   --->   Operation 164 'read' 'p_read5058' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%p_read_98 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read41)"   --->   Operation 165 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%p_read4048 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read40)"   --->   Operation 166 'read' 'p_read4048' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%p_read_107 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read31)"   --->   Operation 167 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%p_read3038 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read30)"   --->   Operation 168 'read' 'p_read3038' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%p_read_116 = call float @_ssdm_op_Read.ap_auto.float(float %p_read21)"   --->   Operation 169 'read' 'p_read_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%p_read2028 = call float @_ssdm_op_Read.ap_auto.float(float %p_read20)"   --->   Operation 170 'read' 'p_read2028' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%p_read1119 = call float @_ssdm_op_Read.ap_auto.float(float %p_read11)"   --->   Operation 171 'read' 'p_read1119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%p_read1018 = call float @_ssdm_op_Read.ap_auto.float(float %p_read10)"   --->   Operation 172 'read' 'p_read1018' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%value_first_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %value_first_read)"   --->   Operation 173 'read' 'value_first_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%p_read41_cast = zext i1 %p_read_98 to i32"   --->   Operation 174 'zext' 'p_read41_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%p_read40_cast = zext i1 %p_read4048 to i32"   --->   Operation 175 'zext' 'p_read40_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%p_read31_cast = zext i1 %p_read_107 to i32"   --->   Operation 176 'zext' 'p_read31_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%p_read30_cast = zext i1 %p_read3038 to i32"   --->   Operation 177 'zext' 'p_read30_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%tmp = zext i32 %mapHLS_size_read to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 178 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.31ns)   --->   "%tmp_69 = add i10 8, %tmp_s" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 179 'add' 'tmp_69' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_80_cast = sext i10 %tmp_69 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 180 'sext' 'tmp_80_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%mapHLS_data_second_108 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi, i64 0, i64 %tmp_80_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 181 'getelementptr' 'mapHLS_data_second_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (1.31ns)   --->   "%tmp_70 = add i10 9, %tmp_s" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 182 'add' 'tmp_70' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_81_cast = sext i10 %tmp_70 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 183 'sext' 'tmp_81_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%mapHLS_data_second_109 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi, i64 0, i64 %tmp_81_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 184 'getelementptr' 'mapHLS_data_second_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%mapHLS_data_second_118 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_z, i64 0, i64 %tmp_80_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 185 'getelementptr' 'mapHLS_data_second_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%mapHLS_data_second_119 = getelementptr [300 x float]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_z, i64 0, i64 %tmp_81_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 186 'getelementptr' 'mapHLS_data_second_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%mapHLS_data_second_128 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_layerId, i64 0, i64 %tmp_80_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 187 'getelementptr' 'mapHLS_data_second_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%mapHLS_data_second_129 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_layerId, i64 0, i64 %tmp_81_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 188 'getelementptr' 'mapHLS_data_second_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%mapHLS_data_second_138 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_stubId, i64 0, i64 %tmp_80_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 189 'getelementptr' 'mapHLS_data_second_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%mapHLS_data_second_139 = getelementptr [300 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_stubId, i64 0, i64 %tmp_81_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 190 'getelementptr' 'mapHLS_data_second_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%mapHLS_data_second_148 = getelementptr [300 x i1]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_ps, i64 0, i64 %tmp_80_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 191 'getelementptr' 'mapHLS_data_second_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%mapHLS_data_second_149 = getelementptr [300 x i1]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_data_ps, i64 0, i64 %tmp_81_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 192 'getelementptr' 'mapHLS_data_second_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%mapHLS_data_first_a = getelementptr [30 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_first, i64 0, i64 %tmp" [lr_standaloneHLS/.settings/LRutilityHLS.h:55->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 193 'getelementptr' 'mapHLS_data_first_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.69ns)   --->   "store i32 %value_first_read_2, i32* %mapHLS_data_first_a, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:55->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 194 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%mapHLS_data_second_150 = getelementptr [30 x i32]* %mapHLS_unsigned_int_arrayHLS_residData_data_second_size_s, i64 0, i64 %tmp" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 195 'getelementptr' 'mapHLS_data_second_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.69ns)   --->   "store i32 0, i32* %mapHLS_data_second_150, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 196 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_5 : Operation 197 [1/1] (1.77ns)   --->   "store float %p_read1018, float* %mapHLS_data_second_108, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 197 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_5 : Operation 198 [1/1] (1.77ns)   --->   "store float %p_read2028, float* %mapHLS_data_second_118, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 198 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_5 : Operation 199 [1/1] (1.77ns)   --->   "store i32 %p_read30_cast, i32* %mapHLS_data_second_128, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 199 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_5 : Operation 200 [1/1] (1.77ns)   --->   "store i32 %p_read40_cast, i32* %mapHLS_data_second_138, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 200 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_5 : Operation 201 [1/1] (0.86ns)   --->   "store i1 %p_read5058, i1* %mapHLS_data_second_148, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 201 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_5 : Operation 202 [1/1] (1.77ns)   --->   "store float %p_read1119, float* %mapHLS_data_second_109, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 202 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_5 : Operation 203 [1/1] (1.77ns)   --->   "store float %p_read_116, float* %mapHLS_data_second_119, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 203 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_5 : Operation 204 [1/1] (1.77ns)   --->   "store i32 %p_read31_cast, i32* %mapHLS_data_second_129, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 204 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_5 : Operation 205 [1/1] (1.77ns)   --->   "store i32 %p_read41_cast, i32* %mapHLS_data_second_139, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 205 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_5 : Operation 206 [1/1] (0.86ns)   --->   "store i1 %p_read, i1* %mapHLS_data_second_149, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146]   --->   Operation 206 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_5 : Operation 207 [1/1] (1.48ns)   --->   "%mapHLS_size_write_a = add i32 1, %mapHLS_size_read" [lr_standaloneHLS/.settings/LRutilityHLS.h:147]   --->   Operation 207 'add' 'mapHLS_size_write_a' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "ret i32 %mapHLS_size_write_a" [lr_standaloneHLS/.settings/LRutilityHLS.h:148]   --->   Operation 208 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.09ns
The critical path consists of the following:
	wire read on port 'mapHLS_unsigned_int_arrayHLS_residData_size_read' [111]  (0 ns)
	'add' operation ('tmp_s', lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) [137]  (1.32 ns)
	'getelementptr' operation ('mapHLS_data_second_s', lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) [139]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) of variable 'p_read110' on array 'mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi' [211]  (1.77 ns)

 <State 2>: 3.09ns
The critical path consists of the following:
	'add' operation ('tmp_63', lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) [143]  (1.32 ns)
	'getelementptr' operation ('mapHLS_data_second_102', lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) [145]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) of variable 'p_read412' on array 'mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi' [221]  (1.77 ns)

 <State 3>: 3.09ns
The critical path consists of the following:
	'add' operation ('tmp_65', lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) [149]  (1.32 ns)
	'getelementptr' operation ('mapHLS_data_second_104', lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) [151]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) of variable 'p_read614' on array 'mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi' [231]  (1.77 ns)

 <State 4>: 3.09ns
The critical path consists of the following:
	'add' operation ('tmp_67', lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) [155]  (1.32 ns)
	'getelementptr' operation ('mapHLS_data_second_106', lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) [157]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) of variable 'p_read816' on array 'mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi' [241]  (1.77 ns)

 <State 5>: 3.09ns
The critical path consists of the following:
	'add' operation ('tmp_69', lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) [161]  (1.32 ns)
	'getelementptr' operation ('mapHLS_data_second_108', lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) [163]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:56->lr_standaloneHLS/.settings/LRutilityHLS.h:146) of variable 'p_read1018' on array 'mapHLS_unsigned_int_arrayHLS_residData_data_second_data_phi' [251]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
