{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622543001916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622543001927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 01 19:23:21 2021 " "Processing started: Tue Jun 01 19:23:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622543001927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622543001927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622543001927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622543002816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622543002816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622543015467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622543015467 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "date.v " "Can't analyze file -- file date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622543015482 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "watch_date.v " "Can't analyze file -- file watch_date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622543015498 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin2bcd.v(18) " "Verilog HDL information at bin2bcd.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622543015498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622543015498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622543015498 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm.v " "Can't analyze file -- file fsm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622543015513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(34) " "Verilog HDL Implicit Net warning at digital_clock.v(34): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622543015513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622543015578 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "dip_sw digital_clock.v(12) " "Verilog HDL warning at digital_clock.v(12): the port and data declarations for array port \"dip_sw\" do not specify the same range for each dimension" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 12 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1622543015578 "|digital_clock"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "dip_sw digital_clock.v(28) " "HDL warning at digital_clock.v(28): see declaration for object \"dip_sw\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 28 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622543015578 "|digital_clock"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data_mode2 digital_clock.v(31) " "Verilog HDL warning at digital_clock.v(31): object data_mode2 used but never assigned" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1622543015578 "|digital_clock"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data_mode3 digital_clock.v(31) " "Verilog HDL warning at digital_clock.v(31): object data_mode3 used but never assigned" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1622543015578 "|digital_clock"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "digital_clock.v(37) " "Verilog HDL Case Statement information at digital_clock.v(37): all case item expressions in this case statement are onehot" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 37 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1622543015578 "|digital_clock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_mode2 0 digital_clock.v(31) " "Net \"data_mode2\" at digital_clock.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622543015578 "|digital_clock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_mode3 0 digital_clock.v(31) " "Net \"data_mode3\" at digital_clock.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622543015578 "|digital_clock"}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622543015594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622543015594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622543015610 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(86) " "Verilog HDL warning at watch_time.v(86): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622543015626 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(95) " "Verilog HDL warning at watch_time.v(95): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622543015626 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(104) " "Verilog HDL warning at watch_time.v(104): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622543015626 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(113) " "Verilog HDL warning at watch_time.v(113): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622543015626 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(122) " "Verilog HDL warning at watch_time.v(122): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622543015626 ""}
{ "Warning" "WSGN_SEARCH_FILE" "watch_time.v 1 1 " "Using design file watch_time.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 watch_time " "Found entity 1: watch_time" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622543015626 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622543015626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_time watch_time:TIME " "Elaborating entity \"watch_time\" for hierarchy \"watch_time:TIME\"" {  } { { "digital_clock.v" "TIME" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622543015626 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch_time.v(76) " "Verilog HDL Case Statement warning at watch_time.v(76): can't check case statement for completeness because the case expression has too many possible states" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 76 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1622543015642 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(113) " "Verilog HDL Casex/Casez warning at watch_time.v(113): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 113 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622543015642 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(122) " "Verilog HDL Casex/Casez warning at watch_time.v(122): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 122 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622543015642 "|digital_clock|watch_time:TIME"}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch.v 1 1 " "Using design file mode_watch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch " "Found entity 1: mode_watch" {  } { { "mode_watch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622543015671 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622543015671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch mode_watch:MODE0 " "Elaborating entity \"mode_watch\" for hierarchy \"mode_watch:MODE0\"" {  } { { "digital_clock.v" "MODE0" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622543015671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd mode_watch:MODE0\|bin2bcd:CVT_second " "Elaborating entity \"bin2bcd\" for hierarchy \"mode_watch:MODE0\|bin2bcd:CVT_second\"" {  } { { "mode_watch.v" "CVT_second" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622543015671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(35) " "Verilog HDL assignment warning at bin2bcd.v(35): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015678 "|digital_clock|bin2bcd:CVT_second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(33) " "Verilog HDL assignment warning at bin2bcd.v(33): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015678 "|digital_clock|bin2bcd:CVT_second"}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch_set.v 1 1 " "Using design file mode_watch_set.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch_set " "Found entity 1: mode_watch_set" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622543015710 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch_set mode_watch_set:MODE1 " "Elaborating entity \"mode_watch_set\" for hierarchy \"mode_watch_set:MODE1\"" {  } { { "digital_clock.v" "MODE1" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch_set.v(44) " "Verilog HDL assignment warning at mode_watch_set.v(44): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(126) " "Verilog HDL assignment warning at mode_watch_set.v(126): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(128) " "Verilog HDL assignment warning at mode_watch_set.v(128): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(130) " "Verilog HDL assignment warning at mode_watch_set.v(130): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(187) " "Verilog HDL assignment warning at mode_watch_set.v(187): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(189) " "Verilog HDL assignment warning at mode_watch_set.v(189): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(192) " "Verilog HDL assignment warning at mode_watch_set.v(192): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(194) " "Verilog HDL assignment warning at mode_watch_set.v(194): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(196) " "Verilog HDL assignment warning at mode_watch_set.v(196): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(198) " "Verilog HDL assignment warning at mode_watch_set.v(198): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(200) " "Verilog HDL assignment warning at mode_watch_set.v(200): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(202) " "Verilog HDL assignment warning at mode_watch_set.v(202): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(209) " "Verilog HDL assignment warning at mode_watch_set.v(209): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(211) " "Verilog HDL assignment warning at mode_watch_set.v(211): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(213) " "Verilog HDL assignment warning at mode_watch_set.v(213): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(215) " "Verilog HDL assignment warning at mode_watch_set.v(215): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(217) " "Verilog HDL assignment warning at mode_watch_set.v(217): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(219) " "Verilog HDL assignment warning at mode_watch_set.v(219): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015710 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_clk.v 1 1 " "Using design file debouncer_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_clk " "Found entity 1: debouncer_clk" {  } { { "debouncer_clk.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/debouncer_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622543015741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622543015741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_clk mode_watch_set:MODE1\|debouncer_clk:sw0 " "Elaborating entity \"debouncer_clk\" for hierarchy \"mode_watch_set:MODE1\|debouncer_clk:sw0\"" {  } { { "mode_watch_set.v" "sw0" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622543015741 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622543015772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622543015772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div mode_watch_set:MODE1\|debouncer_clk:sw0\|clk_div:U0 " "Elaborating entity \"clk_div\" for hierarchy \"mode_watch_set:MODE1\|debouncer_clk:sw0\|clk_div:U0\"" {  } { { "debouncer_clk.v" "U0" { Text "C:/intelFPGA_lite/Verilog_watch_second/debouncer_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622543015772 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.v 1 1 " "Using design file d_ff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622543015803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622543015803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff mode_watch_set:MODE1\|debouncer_clk:sw0\|d_ff:U1 " "Elaborating entity \"d_ff\" for hierarchy \"mode_watch_set:MODE1\|debouncer_clk:sw0\|d_ff:U1\"" {  } { { "debouncer_clk.v" "U1" { Text "C:/intelFPGA_lite/Verilog_watch_second/debouncer_clk.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622543015803 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/en_clk_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622543015866 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622543015866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_clock.v" "LCLK" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622543015866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE lcd_driver.v(34) " "Verilog HDL Declaration information at lcd_driver.v(34): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_driver.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622543015897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622543015897 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622543015897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:DRV " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:DRV\"" {  } { { "digital_clock.v" "DRV" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622543015897 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATE lcd_driver.v(201) " "Verilog HDL or VHDL warning at lcd_driver.v(201): object \"STATE\" assigned a value but never read" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_driver.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622543015913 "|digital_clock|lcd_driver:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lcd_driver.v(48) " "Verilog HDL assignment warning at lcd_driver.v(48): truncated value with size 32 to match size of target (22)" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/lcd_driver.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622543015913 "|digital_clock|lcd_driver:comb_4"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622543017866 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1622543017891 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1622543017891 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622543021939 "|digital_clock|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622543021939 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622543022080 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622543024100 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Verilog_watch_second/output_files/digital_clock.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Verilog_watch_second/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622543024162 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622543024334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622543024334 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1039 " "Implemented 1039 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622543024428 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622543024428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1018 " "Implemented 1018 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622543024428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622543024428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622543024459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 01 19:23:44 2021 " "Processing ended: Tue Jun 01 19:23:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622543024459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622543024459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622543024459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622543024459 ""}
