// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_insert_point (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bubble,
        regions_min_0_address0,
        regions_min_0_ce0,
        regions_min_0_we0,
        regions_min_0_d0,
        regions_min_0_q0,
        regions_min_0_address1,
        regions_min_0_ce1,
        regions_min_0_we1,
        regions_min_0_d1,
        regions_min_0_q1,
        regions_min_0_offset,
        regions_min_1_address0,
        regions_min_1_ce0,
        regions_min_1_we0,
        regions_min_1_d0,
        regions_min_1_q0,
        regions_min_1_address1,
        regions_min_1_ce1,
        regions_min_1_we1,
        regions_min_1_d1,
        regions_min_1_q1,
        regions_min_1_offset,
        regions_max_0_address0,
        regions_max_0_ce0,
        regions_max_0_we0,
        regions_max_0_d0,
        regions_max_0_q0,
        regions_max_0_address1,
        regions_max_0_ce1,
        regions_max_0_we1,
        regions_max_0_d1,
        regions_max_0_q1,
        regions_max_0_offset,
        regions_max_1_address0,
        regions_max_1_ce0,
        regions_max_1_we0,
        regions_max_1_d0,
        regions_max_1_q0,
        regions_max_1_address1,
        regions_max_1_ce1,
        regions_max_1_we1,
        regions_max_1_d1,
        regions_max_1_q1,
        regions_max_1_offset,
        regions_center_0_address0,
        regions_center_0_ce0,
        regions_center_0_we0,
        regions_center_0_d0,
        regions_center_0_q0,
        regions_center_0_address1,
        regions_center_0_ce1,
        regions_center_0_we1,
        regions_center_0_d1,
        regions_center_0_q1,
        regions_center_0_offset,
        regions_center_1_address0,
        regions_center_1_ce0,
        regions_center_1_we0,
        regions_center_1_d0,
        regions_center_1_q0,
        regions_center_1_address1,
        regions_center_1_ce1,
        regions_center_1_we1,
        regions_center_1_d1,
        regions_center_1_q1,
        regions_center_1_offset,
        p_read,
        n_regions_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        ap_return
);

parameter    ap_ST_fsm_state1 = 29'd1;
parameter    ap_ST_fsm_state2 = 29'd2;
parameter    ap_ST_fsm_state3 = 29'd4;
parameter    ap_ST_fsm_state4 = 29'd8;
parameter    ap_ST_fsm_state5 = 29'd16;
parameter    ap_ST_fsm_state6 = 29'd32;
parameter    ap_ST_fsm_state7 = 29'd64;
parameter    ap_ST_fsm_state8 = 29'd128;
parameter    ap_ST_fsm_state9 = 29'd256;
parameter    ap_ST_fsm_state10 = 29'd512;
parameter    ap_ST_fsm_state11 = 29'd1024;
parameter    ap_ST_fsm_state12 = 29'd2048;
parameter    ap_ST_fsm_state13 = 29'd4096;
parameter    ap_ST_fsm_state14 = 29'd8192;
parameter    ap_ST_fsm_state15 = 29'd16384;
parameter    ap_ST_fsm_state16 = 29'd32768;
parameter    ap_ST_fsm_state17 = 29'd65536;
parameter    ap_ST_fsm_state18 = 29'd131072;
parameter    ap_ST_fsm_state19 = 29'd262144;
parameter    ap_ST_fsm_state20 = 29'd524288;
parameter    ap_ST_fsm_state21 = 29'd1048576;
parameter    ap_ST_fsm_state22 = 29'd2097152;
parameter    ap_ST_fsm_state23 = 29'd4194304;
parameter    ap_ST_fsm_state24 = 29'd8388608;
parameter    ap_ST_fsm_state25 = 29'd16777216;
parameter    ap_ST_fsm_state26 = 29'd33554432;
parameter    ap_ST_fsm_state27 = 29'd67108864;
parameter    ap_ST_fsm_state28 = 29'd134217728;
parameter    ap_ST_fsm_state29 = 29'd268435456;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] bubble;
output  [11:0] regions_min_0_address0;
output   regions_min_0_ce0;
output   regions_min_0_we0;
output  [31:0] regions_min_0_d0;
input  [31:0] regions_min_0_q0;
output  [11:0] regions_min_0_address1;
output   regions_min_0_ce1;
output   regions_min_0_we1;
output  [31:0] regions_min_0_d1;
input  [31:0] regions_min_0_q1;
input  [5:0] regions_min_0_offset;
output  [11:0] regions_min_1_address0;
output   regions_min_1_ce0;
output   regions_min_1_we0;
output  [31:0] regions_min_1_d0;
input  [31:0] regions_min_1_q0;
output  [11:0] regions_min_1_address1;
output   regions_min_1_ce1;
output   regions_min_1_we1;
output  [31:0] regions_min_1_d1;
input  [31:0] regions_min_1_q1;
input  [5:0] regions_min_1_offset;
output  [11:0] regions_max_0_address0;
output   regions_max_0_ce0;
output   regions_max_0_we0;
output  [31:0] regions_max_0_d0;
input  [31:0] regions_max_0_q0;
output  [11:0] regions_max_0_address1;
output   regions_max_0_ce1;
output   regions_max_0_we1;
output  [31:0] regions_max_0_d1;
input  [31:0] regions_max_0_q1;
input  [5:0] regions_max_0_offset;
output  [11:0] regions_max_1_address0;
output   regions_max_1_ce0;
output   regions_max_1_we0;
output  [31:0] regions_max_1_d0;
input  [31:0] regions_max_1_q0;
output  [11:0] regions_max_1_address1;
output   regions_max_1_ce1;
output   regions_max_1_we1;
output  [31:0] regions_max_1_d1;
input  [31:0] regions_max_1_q1;
input  [5:0] regions_max_1_offset;
output  [11:0] regions_center_0_address0;
output   regions_center_0_ce0;
output   regions_center_0_we0;
output  [31:0] regions_center_0_d0;
input  [31:0] regions_center_0_q0;
output  [11:0] regions_center_0_address1;
output   regions_center_0_ce1;
output   regions_center_0_we1;
output  [31:0] regions_center_0_d1;
input  [31:0] regions_center_0_q1;
input  [5:0] regions_center_0_offset;
output  [11:0] regions_center_1_address0;
output   regions_center_1_ce0;
output   regions_center_1_we0;
output  [31:0] regions_center_1_d0;
input  [31:0] regions_center_1_q0;
output  [11:0] regions_center_1_address1;
output   regions_center_1_ce1;
output   regions_center_1_we1;
output  [31:0] regions_center_1_d1;
input  [31:0] regions_center_1_q1;
input  [5:0] regions_center_1_offset;
input  [7:0] p_read;
input  [7:0] n_regions_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read8;
output  [7:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] regions_min_0_address0;
reg regions_min_0_ce0;
reg regions_min_0_we0;
reg[31:0] regions_min_0_d0;
reg[11:0] regions_min_0_address1;
reg regions_min_0_ce1;
reg regions_min_0_we1;
reg[31:0] regions_min_0_d1;
reg[11:0] regions_min_1_address0;
reg regions_min_1_ce0;
reg regions_min_1_we0;
reg[31:0] regions_min_1_d0;
reg[11:0] regions_min_1_address1;
reg regions_min_1_ce1;
reg regions_min_1_we1;
reg[31:0] regions_min_1_d1;
reg[11:0] regions_max_0_address0;
reg regions_max_0_ce0;
reg regions_max_0_we0;
reg[31:0] regions_max_0_d0;
reg[11:0] regions_max_0_address1;
reg regions_max_0_ce1;
reg regions_max_0_we1;
reg[31:0] regions_max_0_d1;
reg[11:0] regions_max_1_address0;
reg regions_max_1_ce0;
reg regions_max_1_we0;
reg[31:0] regions_max_1_d0;
reg[11:0] regions_max_1_address1;
reg regions_max_1_ce1;
reg regions_max_1_we1;
reg[31:0] regions_max_1_d1;
reg[11:0] regions_center_0_address0;
reg regions_center_0_ce0;
reg regions_center_0_we0;
reg[31:0] regions_center_0_d0;
reg[11:0] regions_center_0_address1;
reg regions_center_0_ce1;
reg regions_center_0_we1;
reg[31:0] regions_center_0_d1;
reg[11:0] regions_center_1_address0;
reg regions_center_1_ce0;
reg regions_center_1_we0;
reg[31:0] regions_center_1_d0;
reg[11:0] regions_center_1_address1;
reg regions_center_1_ce1;
reg regions_center_1_we1;
reg[31:0] regions_center_1_d1;
reg[7:0] ap_return;

(* fsm_encoding = "none" *) reg   [28:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_1047;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state23;
reg   [31:0] reg_1053;
reg   [31:0] reg_1059;
reg   [31:0] reg_1065;
reg   [31:0] reg_1071;
reg   [31:0] reg_1078;
wire   [8:0] tmp_s_fu_1085_p3;
reg   [8:0] tmp_s_reg_3025;
wire   [9:0] zext_ln376_fu_1093_p1;
reg   [9:0] zext_ln376_reg_3032;
reg   [11:0] regions_center_1_addr_16_reg_3037;
reg   [11:0] regions_center_1_addr_17_reg_3042;
reg   [11:0] regions_center_1_addr_18_reg_3047;
reg   [11:0] regions_center_1_addr_19_reg_3052;
reg   [11:0] regions_center_1_addr_20_reg_3057;
reg   [11:0] regions_center_1_addr_21_reg_3062;
reg   [11:0] regions_center_1_addr_22_reg_3067;
reg   [11:0] regions_center_1_addr_23_reg_3072;
wire   [8:0] tmp_131_fu_1225_p3;
reg   [8:0] tmp_131_reg_3077;
wire   [9:0] zext_ln252_fu_1233_p1;
reg   [9:0] zext_ln252_reg_3084;
wire   [8:0] tmp_132_fu_1237_p3;
reg   [8:0] tmp_132_reg_3089;
wire   [9:0] zext_ln376_1_fu_1245_p1;
reg   [9:0] zext_ln376_1_reg_3096;
reg   [11:0] regions_max_1_addr_16_reg_3101;
reg   [11:0] regions_max_1_addr_17_reg_3106;
reg   [11:0] regions_max_1_addr_18_reg_3111;
reg   [11:0] regions_max_1_addr_19_reg_3116;
reg   [11:0] regions_max_1_addr_20_reg_3121;
reg   [11:0] regions_max_1_addr_21_reg_3126;
reg   [11:0] regions_max_1_addr_22_reg_3131;
reg   [11:0] regions_max_1_addr_23_reg_3136;
wire   [8:0] tmp_142_fu_1377_p3;
reg   [8:0] tmp_142_reg_3141;
wire   [9:0] zext_ln252_1_fu_1385_p1;
reg   [9:0] zext_ln252_1_reg_3148;
wire   [8:0] tmp_143_fu_1389_p3;
reg   [8:0] tmp_143_reg_3153;
wire   [9:0] zext_ln376_2_fu_1397_p1;
reg   [9:0] zext_ln376_2_reg_3160;
reg   [11:0] regions_min_1_addr_16_reg_3165;
reg   [11:0] regions_min_1_addr_17_reg_3170;
reg   [11:0] regions_min_1_addr_18_reg_3175;
reg   [11:0] regions_min_1_addr_19_reg_3180;
reg   [11:0] regions_min_1_addr_20_reg_3185;
reg   [11:0] regions_min_1_addr_21_reg_3190;
reg   [11:0] regions_min_1_addr_22_reg_3195;
reg   [11:0] regions_min_1_addr_23_reg_3200;
wire   [8:0] tmp_153_fu_1529_p3;
reg   [8:0] tmp_153_reg_3205;
wire   [9:0] zext_ln244_fu_1537_p1;
reg   [9:0] zext_ln244_reg_3212;
wire   [3:0] add_ln76_fu_1555_p2;
reg   [3:0] add_ln76_reg_3227;
wire    ap_CS_fsm_state2;
wire   [31:0] p_x_assign_fu_1561_p10;
reg   [31:0] p_x_assign_reg_3232;
wire   [0:0] icmp_ln76_fu_1549_p2;
wire   [11:0] tmp_157_cast_fu_1594_p3;
reg   [11:0] tmp_157_cast_reg_3246;
wire   [11:0] tmp_159_cast_fu_1611_p3;
reg   [11:0] tmp_159_cast_reg_3251;
wire   [11:0] tmp_161_cast_fu_1628_p3;
reg   [11:0] tmp_161_cast_reg_3256;
wire   [11:0] tmp_163_cast_fu_1645_p3;
reg   [11:0] tmp_163_cast_reg_3261;
wire   [11:0] tmp_165_cast_fu_1662_p3;
reg   [11:0] tmp_165_cast_reg_3266;
wire   [11:0] tmp_167_cast_fu_1679_p3;
reg   [11:0] tmp_167_cast_reg_3271;
wire   [0:0] empty_fu_1687_p1;
reg   [0:0] empty_reg_3276;
wire   [0:0] grp_fu_1036_p2;
reg   [0:0] cmp_i_i1_reg_3280;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln79_fu_1712_p2;
reg   [0:0] icmp_ln79_reg_3284;
wire   [0:0] icmp_ln79_2_fu_1718_p2;
reg   [0:0] icmp_ln79_2_reg_3289;
wire   [7:0] add_ln885_fu_1848_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln251_fu_1811_p2;
wire   [0:0] trunc_ln260_fu_1870_p1;
reg   [0:0] trunc_ln260_reg_3315;
wire    ap_CS_fsm_state7;
wire   [0:0] trunc_ln260_2_fu_1874_p1;
reg   [0:0] trunc_ln260_2_reg_3321;
wire   [11:0] tmp_193_cast_fu_1914_p3;
reg   [11:0] tmp_193_cast_reg_3327;
reg   [11:0] regions_min_0_addr_16_reg_3332;
reg   [11:0] regions_min_0_addr_17_reg_3337;
reg   [11:0] regions_min_0_addr_18_reg_3342;
reg   [11:0] regions_min_0_addr_19_reg_3347;
reg   [11:0] regions_min_0_addr_20_reg_3352;
reg   [11:0] regions_min_0_addr_21_reg_3357;
reg   [11:0] regions_min_0_addr_22_reg_3362;
reg   [11:0] regions_min_0_addr_23_reg_3367;
wire   [11:0] tmp_195_cast_fu_2021_p3;
reg   [11:0] tmp_195_cast_reg_3372;
reg   [11:0] regions_min_1_addr_24_reg_3377;
reg   [11:0] regions_min_1_addr_25_reg_3382;
reg   [11:0] regions_min_1_addr_28_reg_3387;
reg   [11:0] regions_min_1_addr_29_reg_3392;
reg   [11:0] regions_min_1_addr_30_reg_3397;
reg   [11:0] regions_min_1_addr_31_reg_3402;
reg   [11:0] regions_min_1_addr_32_reg_3407;
reg   [11:0] regions_min_1_addr_33_reg_3412;
wire   [11:0] tmp_197_cast_fu_2128_p3;
reg   [11:0] tmp_197_cast_reg_3417;
reg   [11:0] regions_max_0_addr_16_reg_3422;
reg   [11:0] regions_max_0_addr_17_reg_3427;
reg   [11:0] regions_max_0_addr_18_reg_3432;
reg   [11:0] regions_max_0_addr_19_reg_3437;
reg   [11:0] regions_max_0_addr_20_reg_3442;
reg   [11:0] regions_max_0_addr_21_reg_3447;
reg   [11:0] regions_max_0_addr_22_reg_3452;
reg   [11:0] regions_max_0_addr_23_reg_3457;
wire   [11:0] tmp_199_cast_fu_2235_p3;
reg   [11:0] tmp_199_cast_reg_3462;
reg   [11:0] regions_max_1_addr_24_reg_3467;
reg   [11:0] regions_max_1_addr_25_reg_3472;
reg   [11:0] regions_max_1_addr_26_reg_3477;
reg   [11:0] regions_max_1_addr_27_reg_3482;
reg   [11:0] regions_max_1_addr_28_reg_3487;
reg   [11:0] regions_max_1_addr_29_reg_3492;
reg   [11:0] regions_max_1_addr_30_reg_3497;
reg   [11:0] regions_max_1_addr_31_reg_3502;
reg   [11:0] regions_center_0_addr_16_reg_3507;
reg   [11:0] regions_center_0_addr_17_reg_3512;
reg   [11:0] regions_center_0_addr_18_reg_3517;
reg   [11:0] regions_center_0_addr_19_reg_3522;
reg   [11:0] regions_center_0_addr_20_reg_3527;
reg   [11:0] regions_center_0_addr_21_reg_3532;
reg   [11:0] regions_center_0_addr_22_reg_3537;
reg   [11:0] regions_center_0_addr_23_reg_3542;
reg   [11:0] regions_center_1_addr_24_reg_3547;
reg   [11:0] regions_center_1_addr_25_reg_3552;
reg   [11:0] regions_center_1_addr_26_reg_3557;
reg   [11:0] regions_center_1_addr_27_reg_3562;
reg   [11:0] regions_center_1_addr_28_reg_3567;
reg   [11:0] regions_center_1_addr_29_reg_3572;
reg   [11:0] regions_center_1_addr_30_reg_3577;
reg   [11:0] regions_center_1_addr_31_reg_3582;
wire   [11:0] tmp_206_cast_fu_2549_p3;
reg   [11:0] tmp_206_cast_reg_3587;
wire   [11:0] tmp_208_cast_fu_2562_p3;
reg   [11:0] tmp_208_cast_reg_3592;
wire   [11:0] tmp_210_cast_fu_2575_p3;
reg   [11:0] tmp_210_cast_reg_3597;
wire   [11:0] tmp_212_cast_fu_2588_p3;
reg   [11:0] tmp_212_cast_reg_3602;
wire   [11:0] tmp_214_cast_fu_2601_p3;
reg   [11:0] tmp_214_cast_reg_3607;
wire   [11:0] tmp_216_cast_fu_2614_p3;
reg   [11:0] tmp_216_cast_reg_3612;
wire    ap_CS_fsm_state8;
reg   [11:0] regions_min_0_addr_25_reg_3622;
reg   [11:0] regions_min_1_addr_27_reg_3633;
reg   [11:0] regions_max_0_addr_24_reg_3639;
reg   [11:0] regions_max_0_addr_25_reg_3644;
reg   [11:0] regions_max_1_addr_32_reg_3650;
reg   [11:0] regions_max_1_addr_33_reg_3655;
reg   [11:0] regions_center_0_addr_24_reg_3660;
reg   [11:0] regions_center_1_addr_32_reg_3665;
wire   [3:0] add_ln357_fu_2735_p2;
reg   [3:0] add_ln357_reg_3673;
wire   [31:0] tmp_71_fu_2741_p4;
reg   [31:0] tmp_71_reg_3678;
wire    ap_CS_fsm_state9;
wire   [31:0] tmp_72_fu_2751_p4;
reg   [31:0] tmp_72_reg_3687;
wire   [31:0] tmp_73_fu_2843_p4;
reg   [31:0] tmp_73_reg_3697;
wire    ap_CS_fsm_state11;
wire   [31:0] tmp_74_fu_2853_p4;
reg   [31:0] tmp_74_reg_3706;
wire   [31:0] grp_fu_1025_p2;
reg   [31:0] add_reg_3716;
wire    ap_CS_fsm_state16;
wire   [31:0] grp_fu_1031_p2;
reg   [31:0] conv_reg_3721;
wire    ap_CS_fsm_state18;
reg   [31:0] regions_min_1_load_17_reg_3727;
wire    ap_CS_fsm_state21;
reg   [31:0] regions_min_1_load_18_reg_3733;
reg   [31:0] regions_max_1_load_17_reg_3739;
reg   [31:0] regions_max_1_load_18_reg_3745;
reg   [31:0] regions_center_1_load_17_reg_3751;
reg   [31:0] regions_center_1_load_18_reg_3757;
reg   [31:0] regions_min_1_load_19_reg_3763;
wire    ap_CS_fsm_state22;
reg   [31:0] regions_min_1_load_20_reg_3769;
reg   [31:0] regions_max_1_load_19_reg_3775;
reg   [31:0] regions_max_1_load_20_reg_3781;
reg   [31:0] regions_center_1_load_19_reg_3787;
reg   [31:0] regions_center_1_load_20_reg_3793;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_start;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_done;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_idle;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_ready;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_0_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_0_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_0_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_0_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_1_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_1_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_1_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_1_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_0_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_0_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_0_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_0_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_1_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_1_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_1_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_1_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_0_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_0_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_0_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_0_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_1_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_1_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_1_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_1_ce1;
wire   [9:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_merge_2_out;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_merge_2_out_ap_vld;
wire   [9:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_merge_1_out;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_merge_1_out_ap_vld;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1025_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1025_p_din1;
wire   [1:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1025_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1025_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1031_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1031_p_din1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1031_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1036_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1036_p_din1;
wire   [4:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1036_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1036_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1042_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1042_p_din1;
wire   [4:0] grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1042_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1042_p_ce;
reg   [31:0] empty_71_reg_966;
wire    ap_CS_fsm_state10;
wire   [0:0] and_ln358_1_fu_2837_p2;
reg   [31:0] empty_72_reg_976;
wire    ap_CS_fsm_state12;
wire   [0:0] and_ln361_1_fu_2939_p2;
reg   [7:0] phi_ln380_reg_986;
wire    ap_CS_fsm_state4;
wire   [0:0] and_ln79_fu_1734_p2;
wire    ap_CS_fsm_state26;
wire   [0:0] bubble_read_read_fu_280_p2;
wire   [0:0] icmp_ln1064_fu_1853_p2;
reg    grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_start_reg;
wire    ap_CS_fsm_state6;
reg   [9:0] merge_2_loc_fu_168;
reg   [9:0] merge_1_loc_fu_164;
wire   [63:0] tmp_123_fu_1111_p3;
wire   [63:0] tmp_124_fu_1126_p3;
wire   [63:0] tmp_125_fu_1141_p3;
wire   [63:0] tmp_126_fu_1156_p3;
wire   [63:0] tmp_127_fu_1171_p3;
wire   [63:0] tmp_128_fu_1186_p3;
wire   [63:0] tmp_129_fu_1201_p3;
wire   [63:0] tmp_130_fu_1216_p3;
wire   [63:0] tmp_134_fu_1263_p3;
wire   [63:0] tmp_135_fu_1278_p3;
wire   [63:0] tmp_136_fu_1293_p3;
wire   [63:0] tmp_137_fu_1308_p3;
wire   [63:0] tmp_138_fu_1323_p3;
wire   [63:0] tmp_139_fu_1338_p3;
wire   [63:0] tmp_140_fu_1353_p3;
wire   [63:0] tmp_141_fu_1368_p3;
wire   [63:0] tmp_145_fu_1415_p3;
wire   [63:0] tmp_146_fu_1430_p3;
wire   [63:0] tmp_147_fu_1445_p3;
wire   [63:0] tmp_148_fu_1460_p3;
wire   [63:0] tmp_149_fu_1475_p3;
wire   [63:0] tmp_150_fu_1490_p3;
wire   [63:0] tmp_151_fu_1505_p3;
wire   [63:0] tmp_152_fu_1520_p3;
wire   [63:0] zext_ln252_9_fu_1756_p1;
wire   [63:0] zext_ln252_10_fu_1766_p1;
wire   [63:0] zext_ln252_11_fu_1776_p1;
wire   [63:0] zext_ln252_12_fu_1786_p1;
wire   [63:0] zext_ln252_13_fu_1796_p1;
wire   [63:0] zext_ln252_14_fu_1806_p1;
wire   [63:0] zext_ln358_1_fu_1909_p1;
wire   [63:0] zext_ln376_3_fu_1928_p1;
wire   [63:0] zext_ln376_4_fu_1939_p1;
wire   [63:0] zext_ln376_5_fu_1950_p1;
wire   [63:0] zext_ln376_6_fu_1961_p1;
wire   [63:0] zext_ln376_7_fu_1972_p1;
wire   [63:0] zext_ln376_8_fu_1983_p1;
wire   [63:0] zext_ln376_9_fu_1994_p1;
wire   [63:0] zext_ln358_2_fu_2016_p1;
wire   [63:0] zext_ln376_10_fu_2035_p1;
wire   [63:0] zext_ln376_11_fu_2046_p1;
wire   [63:0] zext_ln376_12_fu_2057_p1;
wire   [63:0] zext_ln376_13_fu_2068_p1;
wire   [63:0] zext_ln376_14_fu_2079_p1;
wire   [63:0] zext_ln376_15_fu_2090_p1;
wire   [63:0] zext_ln376_16_fu_2101_p1;
wire   [63:0] zext_ln361_fu_2123_p1;
wire   [63:0] zext_ln376_17_fu_2142_p1;
wire   [63:0] zext_ln376_18_fu_2153_p1;
wire   [63:0] zext_ln376_19_fu_2164_p1;
wire   [63:0] zext_ln376_20_fu_2175_p1;
wire   [63:0] zext_ln376_21_fu_2186_p1;
wire   [63:0] zext_ln376_22_fu_2197_p1;
wire   [63:0] zext_ln376_23_fu_2208_p1;
wire   [63:0] zext_ln361_1_fu_2230_p1;
wire   [63:0] zext_ln376_24_fu_2249_p1;
wire   [63:0] zext_ln376_25_fu_2260_p1;
wire   [63:0] zext_ln376_26_fu_2271_p1;
wire   [63:0] zext_ln376_27_fu_2282_p1;
wire   [63:0] zext_ln376_28_fu_2293_p1;
wire   [63:0] zext_ln376_29_fu_2304_p1;
wire   [63:0] zext_ln376_30_fu_2315_p1;
wire   [63:0] zext_ln376_31_fu_2337_p1;
wire   [63:0] zext_ln376_32_fu_2356_p1;
wire   [63:0] zext_ln376_33_fu_2367_p1;
wire   [63:0] zext_ln376_34_fu_2378_p1;
wire   [63:0] zext_ln376_35_fu_2389_p1;
wire   [63:0] zext_ln376_36_fu_2400_p1;
wire   [63:0] zext_ln376_37_fu_2411_p1;
wire   [63:0] zext_ln376_38_fu_2422_p1;
wire   [63:0] zext_ln376_39_fu_2444_p1;
wire   [63:0] zext_ln376_40_fu_2463_p1;
wire   [63:0] zext_ln376_41_fu_2474_p1;
wire   [63:0] zext_ln376_42_fu_2485_p1;
wire   [63:0] zext_ln376_43_fu_2496_p1;
wire   [63:0] zext_ln376_44_fu_2507_p1;
wire   [63:0] zext_ln376_45_fu_2518_p1;
wire   [63:0] zext_ln376_46_fu_2529_p1;
wire   [63:0] zext_ln358_4_fu_2634_p1;
wire   [63:0] zext_ln358_5_fu_2644_p1;
wire   [63:0] zext_ln358_6_fu_2654_p1;
wire   [63:0] zext_ln358_7_fu_2664_p1;
wire   [63:0] zext_ln361_2_fu_2674_p1;
wire   [63:0] zext_ln361_3_fu_2684_p1;
wire   [63:0] zext_ln361_4_fu_2694_p1;
wire   [63:0] zext_ln361_5_fu_2704_p1;
wire   [63:0] zext_ln364_fu_2714_p1;
wire   [63:0] zext_ln364_1_fu_2724_p1;
reg   [3:0] i_fu_172;
reg   [3:0] i_2_fu_176;
wire   [3:0] add_ln251_fu_1817_p2;
reg   [3:0] i_3_fu_180;
wire    ap_CS_fsm_state19;
wire   [31:0] tmp_fu_1823_p10;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln357_fu_2729_p2;
reg   [31:0] grp_fu_1025_p0;
reg   [31:0] grp_fu_1025_p1;
wire    ap_CS_fsm_state13;
reg   [31:0] grp_fu_1031_p0;
reg   [31:0] grp_fu_1031_p1;
wire    ap_CS_fsm_state17;
reg   [31:0] grp_fu_1036_p0;
reg   [31:0] grp_fu_1036_p1;
reg   [31:0] grp_fu_1042_p0;
reg   [31:0] grp_fu_1042_p1;
wire   [11:0] tmp_122_fu_1097_p3;
wire   [11:0] or_ln376_fu_1105_p2;
wire   [11:0] or_ln376_1_fu_1120_p2;
wire   [11:0] or_ln376_2_fu_1135_p2;
wire   [11:0] or_ln376_3_fu_1150_p2;
wire   [11:0] or_ln376_4_fu_1165_p2;
wire   [11:0] or_ln376_5_fu_1180_p2;
wire   [11:0] or_ln376_6_fu_1195_p2;
wire   [11:0] or_ln376_7_fu_1210_p2;
wire   [11:0] tmp_133_fu_1249_p3;
wire   [11:0] or_ln376_8_fu_1257_p2;
wire   [11:0] or_ln376_9_fu_1272_p2;
wire   [11:0] or_ln376_10_fu_1287_p2;
wire   [11:0] or_ln376_11_fu_1302_p2;
wire   [11:0] or_ln376_12_fu_1317_p2;
wire   [11:0] or_ln376_13_fu_1332_p2;
wire   [11:0] or_ln376_14_fu_1347_p2;
wire   [11:0] or_ln376_15_fu_1362_p2;
wire   [11:0] tmp_144_fu_1401_p3;
wire   [11:0] or_ln376_16_fu_1409_p2;
wire   [11:0] or_ln376_17_fu_1424_p2;
wire   [11:0] or_ln376_18_fu_1439_p2;
wire   [11:0] or_ln376_19_fu_1454_p2;
wire   [11:0] or_ln376_20_fu_1469_p2;
wire   [11:0] or_ln376_21_fu_1484_p2;
wire   [11:0] or_ln376_22_fu_1499_p2;
wire   [11:0] or_ln376_23_fu_1514_p2;
wire   [6:0] tmp_154_fu_1576_p4;
wire   [8:0] zext_ln252_2_fu_1585_p1;
wire   [8:0] add_ln252_fu_1589_p2;
wire   [8:0] zext_ln252_3_fu_1602_p1;
wire   [8:0] add_ln252_1_fu_1606_p2;
wire   [8:0] zext_ln252_4_fu_1619_p1;
wire   [8:0] add_ln252_2_fu_1623_p2;
wire   [8:0] zext_ln252_5_fu_1636_p1;
wire   [8:0] add_ln252_3_fu_1640_p2;
wire   [8:0] zext_ln252_6_fu_1653_p1;
wire   [8:0] add_ln252_4_fu_1657_p2;
wire   [8:0] zext_ln252_7_fu_1670_p1;
wire   [8:0] add_ln252_5_fu_1674_p2;
wire   [31:0] bitcast_ln79_fu_1695_p1;
wire   [7:0] tmp_13_fu_1698_p4;
wire   [22:0] trunc_ln79_fu_1708_p1;
wire   [0:0] grp_fu_1042_p2;
wire   [0:0] or_ln79_fu_1724_p2;
wire   [0:0] or_ln79_2_fu_1728_p2;
wire   [11:0] zext_ln252_8_fu_1747_p1;
wire   [11:0] add_ln252_6_fu_1751_p2;
wire   [11:0] add_ln252_7_fu_1761_p2;
wire   [11:0] add_ln252_8_fu_1771_p2;
wire   [11:0] add_ln252_9_fu_1781_p2;
wire   [11:0] add_ln252_10_fu_1791_p2;
wire   [11:0] add_ln252_11_fu_1801_p2;
wire   [8:0] lshr_ln2_fu_1878_p4;
wire   [9:0] zext_ln358_fu_1888_p1;
wire   [9:0] add_ln358_fu_1892_p2;
wire   [12:0] tmp_155_fu_1901_p3;
wire   [8:0] trunc_ln358_fu_1897_p1;
wire   [11:0] or_ln376_24_fu_1922_p2;
wire   [11:0] or_ln376_25_fu_1933_p2;
wire   [11:0] or_ln376_26_fu_1944_p2;
wire   [11:0] or_ln376_27_fu_1955_p2;
wire   [11:0] or_ln376_28_fu_1966_p2;
wire   [11:0] or_ln376_29_fu_1977_p2;
wire   [11:0] or_ln376_30_fu_1988_p2;
wire   [9:0] add_ln358_1_fu_1999_p2;
wire   [12:0] tmp_156_fu_2008_p3;
wire   [8:0] trunc_ln358_1_fu_2004_p1;
wire   [11:0] or_ln376_31_fu_2029_p2;
wire   [11:0] or_ln376_32_fu_2040_p2;
wire   [11:0] or_ln376_33_fu_2051_p2;
wire   [11:0] or_ln376_34_fu_2062_p2;
wire   [11:0] or_ln376_35_fu_2073_p2;
wire   [11:0] or_ln376_36_fu_2084_p2;
wire   [11:0] or_ln376_37_fu_2095_p2;
wire   [9:0] add_ln361_fu_2106_p2;
wire   [12:0] tmp_157_fu_2115_p3;
wire   [8:0] trunc_ln361_fu_2111_p1;
wire   [11:0] or_ln376_38_fu_2136_p2;
wire   [11:0] or_ln376_39_fu_2147_p2;
wire   [11:0] or_ln376_40_fu_2158_p2;
wire   [11:0] or_ln376_41_fu_2169_p2;
wire   [11:0] or_ln376_42_fu_2180_p2;
wire   [11:0] or_ln376_43_fu_2191_p2;
wire   [11:0] or_ln376_44_fu_2202_p2;
wire   [9:0] add_ln361_1_fu_2213_p2;
wire   [12:0] tmp_158_fu_2222_p3;
wire   [8:0] trunc_ln361_1_fu_2218_p1;
wire   [11:0] or_ln376_45_fu_2243_p2;
wire   [11:0] or_ln376_46_fu_2254_p2;
wire   [11:0] or_ln376_47_fu_2265_p2;
wire   [11:0] or_ln376_48_fu_2276_p2;
wire   [11:0] or_ln376_49_fu_2287_p2;
wire   [11:0] or_ln376_50_fu_2298_p2;
wire   [11:0] or_ln376_51_fu_2309_p2;
wire   [9:0] add_ln376_fu_2320_p2;
wire   [12:0] tmp_159_fu_2329_p3;
wire   [8:0] trunc_ln376_fu_2325_p1;
wire   [11:0] tmp_201_cast_fu_2342_p3;
wire   [11:0] or_ln376_52_fu_2350_p2;
wire   [11:0] or_ln376_53_fu_2361_p2;
wire   [11:0] or_ln376_54_fu_2372_p2;
wire   [11:0] or_ln376_55_fu_2383_p2;
wire   [11:0] or_ln376_56_fu_2394_p2;
wire   [11:0] or_ln376_57_fu_2405_p2;
wire   [11:0] or_ln376_58_fu_2416_p2;
wire   [9:0] add_ln376_1_fu_2427_p2;
wire   [12:0] tmp_160_fu_2436_p3;
wire   [8:0] trunc_ln376_1_fu_2432_p1;
wire   [11:0] tmp_203_cast_fu_2449_p3;
wire   [11:0] or_ln376_59_fu_2457_p2;
wire   [11:0] or_ln376_60_fu_2468_p2;
wire   [11:0] or_ln376_61_fu_2479_p2;
wire   [11:0] or_ln376_62_fu_2490_p2;
wire   [11:0] or_ln376_63_fu_2501_p2;
wire   [11:0] or_ln376_64_fu_2512_p2;
wire   [11:0] or_ln376_65_fu_2523_p2;
wire   [8:0] tmp_161_fu_2534_p4;
wire   [8:0] add_ln358_2_fu_2544_p2;
wire   [8:0] add_ln358_3_fu_2557_p2;
wire   [8:0] add_ln361_2_fu_2570_p2;
wire   [8:0] add_ln361_3_fu_2583_p2;
wire   [8:0] add_ln364_fu_2596_p2;
wire   [8:0] add_ln364_1_fu_2609_p2;
wire   [11:0] zext_ln358_3_fu_2625_p1;
wire   [11:0] add_ln358_4_fu_2629_p2;
wire   [11:0] add_ln358_5_fu_2639_p2;
wire   [11:0] add_ln358_6_fu_2649_p2;
wire   [11:0] add_ln358_7_fu_2659_p2;
wire   [11:0] add_ln361_4_fu_2669_p2;
wire   [11:0] add_ln361_5_fu_2679_p2;
wire   [11:0] add_ln361_6_fu_2689_p2;
wire   [11:0] add_ln361_7_fu_2699_p2;
wire   [11:0] add_ln364_2_fu_2709_p2;
wire   [11:0] add_ln364_3_fu_2719_p2;
wire   [31:0] bitcast_ln358_fu_2761_p1;
wire   [31:0] bitcast_ln358_1_fu_2778_p1;
wire   [7:0] tmp_116_fu_2764_p4;
wire   [22:0] trunc_ln358_2_fu_2774_p1;
wire   [0:0] icmp_ln358_1_fu_2801_p2;
wire   [0:0] icmp_ln358_fu_2795_p2;
wire   [7:0] tmp_117_fu_2781_p4;
wire   [22:0] trunc_ln358_3_fu_2791_p1;
wire   [0:0] icmp_ln358_3_fu_2819_p2;
wire   [0:0] icmp_ln358_2_fu_2813_p2;
wire   [0:0] or_ln358_fu_2807_p2;
wire   [0:0] or_ln358_1_fu_2825_p2;
wire   [0:0] and_ln358_fu_2831_p2;
wire   [31:0] bitcast_ln361_fu_2863_p1;
wire   [31:0] bitcast_ln361_1_fu_2880_p1;
wire   [7:0] tmp_119_fu_2866_p4;
wire   [22:0] trunc_ln361_2_fu_2876_p1;
wire   [0:0] icmp_ln361_1_fu_2903_p2;
wire   [0:0] icmp_ln361_fu_2897_p2;
wire   [7:0] tmp_120_fu_2883_p4;
wire   [22:0] trunc_ln361_3_fu_2893_p1;
wire   [0:0] icmp_ln361_3_fu_2921_p2;
wire   [0:0] icmp_ln361_2_fu_2915_p2;
wire   [0:0] or_ln361_fu_2909_p2;
wire   [0:0] or_ln361_1_fu_2927_p2;
wire   [0:0] and_ln361_fu_2933_p2;
reg   [1:0] grp_fu_1025_opcode;
reg    grp_fu_1025_ce;
reg    grp_fu_1031_ce;
reg    grp_fu_1036_ce;
reg   [4:0] grp_fu_1036_opcode;
reg    grp_fu_1042_ce;
reg   [4:0] grp_fu_1042_opcode;
reg   [7:0] ap_return_preg;
wire    ap_CS_fsm_state29;
reg   [28:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 29'd1;
#0 grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_start_reg = 1'b0;
#0 ap_return_preg = 8'd0;
end

run_insert_point_Pipeline_VITIS_LOOP_271_1 grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_start),
    .ap_done(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_done),
    .ap_idle(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_idle),
    .ap_ready(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_ready),
    .zext_ln252_5(tmp_153_reg_3205),
    .regions_min_0_address0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_0_address0),
    .regions_min_0_ce0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_0_ce0),
    .regions_min_0_q0(regions_min_0_q0),
    .regions_min_0_address1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_0_address1),
    .regions_min_0_ce1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_0_ce1),
    .regions_min_0_q1(regions_min_0_q1),
    .zext_ln252_4(tmp_143_reg_3153),
    .regions_min_1_address0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_1_address0),
    .regions_min_1_ce0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_1_ce0),
    .regions_min_1_q0(regions_min_1_q0),
    .regions_min_1_address1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_1_address1),
    .regions_min_1_ce1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_1_ce1),
    .regions_min_1_q1(regions_min_1_q1),
    .zext_ln252_3(tmp_142_reg_3141),
    .regions_max_0_address0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_0_address0),
    .regions_max_0_ce0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_0_ce0),
    .regions_max_0_q0(regions_max_0_q0),
    .regions_max_0_address1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_0_address1),
    .regions_max_0_ce1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_0_ce1),
    .regions_max_0_q1(regions_max_0_q1),
    .zext_ln252_2(tmp_132_reg_3089),
    .regions_max_1_address0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_1_address0),
    .regions_max_1_ce0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_1_ce0),
    .regions_max_1_q0(regions_max_1_q0),
    .regions_max_1_address1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_1_address1),
    .regions_max_1_ce1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_1_ce1),
    .regions_max_1_q1(regions_max_1_q1),
    .zext_ln252_1(tmp_131_reg_3077),
    .regions_center_0_address0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_0_address0),
    .regions_center_0_ce0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_0_ce0),
    .regions_center_0_q0(regions_center_0_q0),
    .regions_center_0_address1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_0_address1),
    .regions_center_0_ce1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_0_ce1),
    .regions_center_0_q1(regions_center_0_q1),
    .zext_ln252(tmp_s_reg_3025),
    .regions_center_1_address0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_1_address0),
    .regions_center_1_ce0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_1_ce0),
    .regions_center_1_q0(regions_center_1_q0),
    .regions_center_1_address1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_1_address1),
    .regions_center_1_ce1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_1_ce1),
    .regions_center_1_q1(regions_center_1_q1),
    .merge_2_out(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_merge_2_out),
    .merge_2_out_ap_vld(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_merge_2_out_ap_vld),
    .merge_1_out(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_merge_1_out),
    .merge_1_out_ap_vld(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_merge_1_out_ap_vld),
    .grp_fu_1025_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1025_p_din0),
    .grp_fu_1025_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1025_p_din1),
    .grp_fu_1025_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1025_p_opcode),
    .grp_fu_1025_p_dout0(grp_fu_1025_p2),
    .grp_fu_1025_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1025_p_ce),
    .grp_fu_1031_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1031_p_din0),
    .grp_fu_1031_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1031_p_din1),
    .grp_fu_1031_p_dout0(grp_fu_1031_p2),
    .grp_fu_1031_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1031_p_ce),
    .grp_fu_1036_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1036_p_din0),
    .grp_fu_1036_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1036_p_din1),
    .grp_fu_1036_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1036_p_opcode),
    .grp_fu_1036_p_dout0(grp_fu_1036_p2),
    .grp_fu_1036_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1036_p_ce),
    .grp_fu_1042_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1042_p_din0),
    .grp_fu_1042_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1042_p_din1),
    .grp_fu_1042_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1042_p_opcode),
    .grp_fu_1042_p_dout0(grp_fu_1042_p2),
    .grp_fu_1042_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1042_p_ce)
);

run_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1025_p0),
    .din1(grp_fu_1025_p1),
    .opcode(grp_fu_1025_opcode),
    .ce(grp_fu_1025_ce),
    .dout(grp_fu_1025_p2)
);

run_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1031_p0),
    .din1(grp_fu_1031_p1),
    .ce(grp_fu_1031_ce),
    .dout(grp_fu_1031_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1036_p0),
    .din1(grp_fu_1036_p1),
    .ce(grp_fu_1036_ce),
    .opcode(grp_fu_1036_opcode),
    .dout(grp_fu_1036_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1042_p0),
    .din1(grp_fu_1042_p1),
    .ce(grp_fu_1042_ce),
    .opcode(grp_fu_1042_opcode),
    .dout(grp_fu_1042_p2)
);

run_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U62(
    .din0(p_read1),
    .din1(p_read2),
    .din2(p_read3),
    .din3(p_read4),
    .din4(p_read5),
    .din5(p_read6),
    .din6(p_read7),
    .din7(p_read8),
    .din8(i_fu_172),
    .dout(p_x_assign_fu_1561_p10)
);

run_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U63(
    .din0(p_read1),
    .din1(p_read2),
    .din2(p_read3),
    .din3(p_read4),
    .din4(p_read5),
    .din5(p_read6),
    .din6(p_read7),
    .din7(p_read8),
    .din8(i_2_fu_176),
    .dout(tmp_fu_1823_p10)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U64(
    .din0(regions_min_0_q1),
    .din1(regions_min_1_q1),
    .din2(trunc_ln260_2_reg_3321),
    .dout(tmp_71_fu_2741_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U65(
    .din0(regions_min_0_q0),
    .din1(regions_min_1_q0),
    .din2(trunc_ln260_reg_3315),
    .dout(tmp_72_fu_2751_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U66(
    .din0(regions_max_0_q1),
    .din1(regions_max_1_q0),
    .din2(trunc_ln260_2_reg_3321),
    .dout(tmp_73_fu_2843_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U67(
    .din0(regions_max_0_q0),
    .din1(regions_max_1_q1),
    .din2(trunc_ln260_reg_3315),
    .dout(tmp_74_fu_2853_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state29)) begin
            ap_return_preg <= phi_ln380_reg_986;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1064_fu_1853_p2 == 1'd1) & (icmp_ln251_fu_1811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_start_reg <= 1'b1;
        end else if ((grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_ready == 1'b1)) begin
            grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        if ((1'd0 == and_ln358_1_fu_2837_p2)) begin
            empty_71_reg_966 <= tmp_72_reg_3687;
        end else if ((1'd1 == and_ln358_1_fu_2837_p2)) begin
            empty_71_reg_966 <= tmp_71_reg_3678;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        if ((1'd0 == and_ln361_1_fu_2939_p2)) begin
            empty_72_reg_976 <= tmp_74_reg_3706;
        end else if ((1'd1 == and_ln361_1_fu_2939_p2)) begin
            empty_72_reg_976 <= tmp_73_reg_3697;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1549_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_2_fu_176 <= 4'd0;
    end else if (((icmp_ln251_fu_1811_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_2_fu_176 <= add_ln251_fu_1817_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1064_fu_1853_p2 == 1'd1) & (icmp_ln251_fu_1811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        i_3_fu_180 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        i_3_fu_180 <= add_ln357_reg_3673;
    end
end

always @ (posedge ap_clk) begin
    if (((bubble_read_read_fu_280_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_172 <= 4'd0;
    end else if (((cmp_i_i1_reg_3280 == 1'd0) & (1'd0 == and_ln79_fu_1734_p2) & (1'b1 == ap_CS_fsm_state4))) begin
        i_fu_172 <= add_ln76_reg_3227;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1064_fu_1853_p2 == 1'd0) & (icmp_ln251_fu_1811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        phi_ln380_reg_986 <= add_ln885_fu_1848_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        phi_ln380_reg_986 <= 8'd15;
    end else if ((((bubble_read_read_fu_280_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state4) & ((cmp_i_i1_reg_3280 == 1'd1) | (1'd1 == and_ln79_fu_1734_p2))))) begin
        phi_ln380_reg_986 <= p_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln357_reg_3673 <= add_ln357_fu_2735_p2;
        regions_center_0_addr_24_reg_3660 <= zext_ln364_fu_2714_p1;
        regions_center_1_addr_32_reg_3665 <= zext_ln364_1_fu_2724_p1;
        regions_max_0_addr_24_reg_3639 <= zext_ln361_2_fu_2674_p1;
        regions_max_0_addr_25_reg_3644 <= zext_ln361_3_fu_2684_p1;
        regions_max_1_addr_32_reg_3650 <= zext_ln361_4_fu_2694_p1;
        regions_max_1_addr_33_reg_3655 <= zext_ln361_5_fu_2704_p1;
        regions_min_0_addr_25_reg_3622 <= zext_ln358_5_fu_2644_p1;
        regions_min_1_addr_27_reg_3633 <= zext_ln358_7_fu_2664_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln76_reg_3227 <= add_ln76_fu_1555_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_reg_3716 <= grp_fu_1025_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cmp_i_i1_reg_3280 <= grp_fu_1036_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        conv_reg_3721 <= grp_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1549_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_reg_3276 <= empty_fu_1687_p1;
        tmp_157_cast_reg_3246[11 : 3] <= tmp_157_cast_fu_1594_p3[11 : 3];
        tmp_159_cast_reg_3251[11 : 3] <= tmp_159_cast_fu_1611_p3[11 : 3];
        tmp_161_cast_reg_3256[11 : 3] <= tmp_161_cast_fu_1628_p3[11 : 3];
        tmp_163_cast_reg_3261[11 : 3] <= tmp_163_cast_fu_1645_p3[11 : 3];
        tmp_165_cast_reg_3266[11 : 3] <= tmp_165_cast_fu_1662_p3[11 : 3];
        tmp_167_cast_reg_3271[11 : 3] <= tmp_167_cast_fu_1679_p3[11 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1036_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln79_2_reg_3289 <= icmp_ln79_2_fu_1718_p2;
        icmp_ln79_reg_3284 <= icmp_ln79_fu_1712_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_merge_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        merge_1_loc_fu_164 <= grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_merge_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_merge_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        merge_2_loc_fu_168 <= grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_merge_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1549_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_x_assign_reg_3232 <= p_x_assign_fu_1561_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20))) begin
        reg_1047 <= regions_min_1_q1;
        reg_1053 <= regions_min_1_q0;
        reg_1059 <= regions_max_1_q1;
        reg_1065 <= regions_max_1_q0;
        reg_1071 <= regions_center_1_q1;
        reg_1078 <= regions_center_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        regions_center_0_addr_16_reg_3507[11 : 3] <= zext_ln376_31_fu_2337_p1[11 : 3];
        regions_center_0_addr_17_reg_3512[11 : 3] <= zext_ln376_32_fu_2356_p1[11 : 3];
        regions_center_0_addr_18_reg_3517[11 : 3] <= zext_ln376_33_fu_2367_p1[11 : 3];
        regions_center_0_addr_19_reg_3522[11 : 3] <= zext_ln376_34_fu_2378_p1[11 : 3];
        regions_center_0_addr_20_reg_3527[11 : 3] <= zext_ln376_35_fu_2389_p1[11 : 3];
        regions_center_0_addr_21_reg_3532[11 : 3] <= zext_ln376_36_fu_2400_p1[11 : 3];
        regions_center_0_addr_22_reg_3537[11 : 3] <= zext_ln376_37_fu_2411_p1[11 : 3];
        regions_center_0_addr_23_reg_3542[11 : 3] <= zext_ln376_38_fu_2422_p1[11 : 3];
        regions_center_1_addr_24_reg_3547[11 : 3] <= zext_ln376_39_fu_2444_p1[11 : 3];
        regions_center_1_addr_25_reg_3552[11 : 3] <= zext_ln376_40_fu_2463_p1[11 : 3];
        regions_center_1_addr_26_reg_3557[11 : 3] <= zext_ln376_41_fu_2474_p1[11 : 3];
        regions_center_1_addr_27_reg_3562[11 : 3] <= zext_ln376_42_fu_2485_p1[11 : 3];
        regions_center_1_addr_28_reg_3567[11 : 3] <= zext_ln376_43_fu_2496_p1[11 : 3];
        regions_center_1_addr_29_reg_3572[11 : 3] <= zext_ln376_44_fu_2507_p1[11 : 3];
        regions_center_1_addr_30_reg_3577[11 : 3] <= zext_ln376_45_fu_2518_p1[11 : 3];
        regions_center_1_addr_31_reg_3582[11 : 3] <= zext_ln376_46_fu_2529_p1[11 : 3];
        regions_max_0_addr_16_reg_3422[11 : 3] <= zext_ln361_fu_2123_p1[11 : 3];
        regions_max_0_addr_17_reg_3427[11 : 3] <= zext_ln376_17_fu_2142_p1[11 : 3];
        regions_max_0_addr_18_reg_3432[11 : 3] <= zext_ln376_18_fu_2153_p1[11 : 3];
        regions_max_0_addr_19_reg_3437[11 : 3] <= zext_ln376_19_fu_2164_p1[11 : 3];
        regions_max_0_addr_20_reg_3442[11 : 3] <= zext_ln376_20_fu_2175_p1[11 : 3];
        regions_max_0_addr_21_reg_3447[11 : 3] <= zext_ln376_21_fu_2186_p1[11 : 3];
        regions_max_0_addr_22_reg_3452[11 : 3] <= zext_ln376_22_fu_2197_p1[11 : 3];
        regions_max_0_addr_23_reg_3457[11 : 3] <= zext_ln376_23_fu_2208_p1[11 : 3];
        regions_max_1_addr_24_reg_3467[11 : 3] <= zext_ln361_1_fu_2230_p1[11 : 3];
        regions_max_1_addr_25_reg_3472[11 : 3] <= zext_ln376_24_fu_2249_p1[11 : 3];
        regions_max_1_addr_26_reg_3477[11 : 3] <= zext_ln376_25_fu_2260_p1[11 : 3];
        regions_max_1_addr_27_reg_3482[11 : 3] <= zext_ln376_26_fu_2271_p1[11 : 3];
        regions_max_1_addr_28_reg_3487[11 : 3] <= zext_ln376_27_fu_2282_p1[11 : 3];
        regions_max_1_addr_29_reg_3492[11 : 3] <= zext_ln376_28_fu_2293_p1[11 : 3];
        regions_max_1_addr_30_reg_3497[11 : 3] <= zext_ln376_29_fu_2304_p1[11 : 3];
        regions_max_1_addr_31_reg_3502[11 : 3] <= zext_ln376_30_fu_2315_p1[11 : 3];
        regions_min_0_addr_16_reg_3332[11 : 3] <= zext_ln358_1_fu_1909_p1[11 : 3];
        regions_min_0_addr_17_reg_3337[11 : 3] <= zext_ln376_3_fu_1928_p1[11 : 3];
        regions_min_0_addr_18_reg_3342[11 : 3] <= zext_ln376_4_fu_1939_p1[11 : 3];
        regions_min_0_addr_19_reg_3347[11 : 3] <= zext_ln376_5_fu_1950_p1[11 : 3];
        regions_min_0_addr_20_reg_3352[11 : 3] <= zext_ln376_6_fu_1961_p1[11 : 3];
        regions_min_0_addr_21_reg_3357[11 : 3] <= zext_ln376_7_fu_1972_p1[11 : 3];
        regions_min_0_addr_22_reg_3362[11 : 3] <= zext_ln376_8_fu_1983_p1[11 : 3];
        regions_min_0_addr_23_reg_3367[11 : 3] <= zext_ln376_9_fu_1994_p1[11 : 3];
        regions_min_1_addr_24_reg_3377[11 : 3] <= zext_ln358_2_fu_2016_p1[11 : 3];
        regions_min_1_addr_25_reg_3382[11 : 3] <= zext_ln376_10_fu_2035_p1[11 : 3];
        regions_min_1_addr_28_reg_3387[11 : 3] <= zext_ln376_11_fu_2046_p1[11 : 3];
        regions_min_1_addr_29_reg_3392[11 : 3] <= zext_ln376_12_fu_2057_p1[11 : 3];
        regions_min_1_addr_30_reg_3397[11 : 3] <= zext_ln376_13_fu_2068_p1[11 : 3];
        regions_min_1_addr_31_reg_3402[11 : 3] <= zext_ln376_14_fu_2079_p1[11 : 3];
        regions_min_1_addr_32_reg_3407[11 : 3] <= zext_ln376_15_fu_2090_p1[11 : 3];
        regions_min_1_addr_33_reg_3412[11 : 3] <= zext_ln376_16_fu_2101_p1[11 : 3];
        tmp_193_cast_reg_3327[11 : 3] <= tmp_193_cast_fu_1914_p3[11 : 3];
        tmp_195_cast_reg_3372[11 : 3] <= tmp_195_cast_fu_2021_p3[11 : 3];
        tmp_197_cast_reg_3417[11 : 3] <= tmp_197_cast_fu_2128_p3[11 : 3];
        tmp_199_cast_reg_3462[11 : 3] <= tmp_199_cast_fu_2235_p3[11 : 3];
        tmp_206_cast_reg_3587[11 : 3] <= tmp_206_cast_fu_2549_p3[11 : 3];
        tmp_208_cast_reg_3592[11 : 3] <= tmp_208_cast_fu_2562_p3[11 : 3];
        tmp_210_cast_reg_3597[11 : 3] <= tmp_210_cast_fu_2575_p3[11 : 3];
        tmp_212_cast_reg_3602[11 : 3] <= tmp_212_cast_fu_2588_p3[11 : 3];
        tmp_214_cast_reg_3607[11 : 3] <= tmp_214_cast_fu_2601_p3[11 : 3];
        tmp_216_cast_reg_3612[11 : 3] <= tmp_216_cast_fu_2614_p3[11 : 3];
        trunc_ln260_2_reg_3321 <= trunc_ln260_2_fu_1874_p1;
        trunc_ln260_reg_3315 <= trunc_ln260_fu_1870_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        regions_center_1_addr_16_reg_3037[11 : 6] <= tmp_123_fu_1111_p3[11 : 6];
        regions_center_1_addr_17_reg_3042[11 : 6] <= tmp_124_fu_1126_p3[11 : 6];
        regions_center_1_addr_18_reg_3047[11 : 6] <= tmp_125_fu_1141_p3[11 : 6];
        regions_center_1_addr_19_reg_3052[11 : 6] <= tmp_126_fu_1156_p3[11 : 6];
        regions_center_1_addr_20_reg_3057[11 : 6] <= tmp_127_fu_1171_p3[11 : 6];
        regions_center_1_addr_21_reg_3062[11 : 6] <= tmp_128_fu_1186_p3[11 : 6];
        regions_center_1_addr_22_reg_3067[11 : 6] <= tmp_129_fu_1201_p3[11 : 6];
        regions_center_1_addr_23_reg_3072[11 : 6] <= tmp_130_fu_1216_p3[11 : 6];
        regions_max_1_addr_16_reg_3101[11 : 6] <= tmp_134_fu_1263_p3[11 : 6];
        regions_max_1_addr_17_reg_3106[11 : 6] <= tmp_135_fu_1278_p3[11 : 6];
        regions_max_1_addr_18_reg_3111[11 : 6] <= tmp_136_fu_1293_p3[11 : 6];
        regions_max_1_addr_19_reg_3116[11 : 6] <= tmp_137_fu_1308_p3[11 : 6];
        regions_max_1_addr_20_reg_3121[11 : 6] <= tmp_138_fu_1323_p3[11 : 6];
        regions_max_1_addr_21_reg_3126[11 : 6] <= tmp_139_fu_1338_p3[11 : 6];
        regions_max_1_addr_22_reg_3131[11 : 6] <= tmp_140_fu_1353_p3[11 : 6];
        regions_max_1_addr_23_reg_3136[11 : 6] <= tmp_141_fu_1368_p3[11 : 6];
        regions_min_1_addr_16_reg_3165[11 : 6] <= tmp_145_fu_1415_p3[11 : 6];
        regions_min_1_addr_17_reg_3170[11 : 6] <= tmp_146_fu_1430_p3[11 : 6];
        regions_min_1_addr_18_reg_3175[11 : 6] <= tmp_147_fu_1445_p3[11 : 6];
        regions_min_1_addr_19_reg_3180[11 : 6] <= tmp_148_fu_1460_p3[11 : 6];
        regions_min_1_addr_20_reg_3185[11 : 6] <= tmp_149_fu_1475_p3[11 : 6];
        regions_min_1_addr_21_reg_3190[11 : 6] <= tmp_150_fu_1490_p3[11 : 6];
        regions_min_1_addr_22_reg_3195[11 : 6] <= tmp_151_fu_1505_p3[11 : 6];
        regions_min_1_addr_23_reg_3200[11 : 6] <= tmp_152_fu_1520_p3[11 : 6];
        tmp_131_reg_3077[8 : 3] <= tmp_131_fu_1225_p3[8 : 3];
        tmp_132_reg_3089[8 : 3] <= tmp_132_fu_1237_p3[8 : 3];
        tmp_142_reg_3141[8 : 3] <= tmp_142_fu_1377_p3[8 : 3];
        tmp_143_reg_3153[8 : 3] <= tmp_143_fu_1389_p3[8 : 3];
        tmp_153_reg_3205[8 : 3] <= tmp_153_fu_1529_p3[8 : 3];
        tmp_s_reg_3025[8 : 3] <= tmp_s_fu_1085_p3[8 : 3];
        zext_ln244_reg_3212[8 : 3] <= zext_ln244_fu_1537_p1[8 : 3];
        zext_ln252_1_reg_3148[8 : 3] <= zext_ln252_1_fu_1385_p1[8 : 3];
        zext_ln252_reg_3084[8 : 3] <= zext_ln252_fu_1233_p1[8 : 3];
        zext_ln376_1_reg_3096[8 : 3] <= zext_ln376_1_fu_1245_p1[8 : 3];
        zext_ln376_2_reg_3160[8 : 3] <= zext_ln376_2_fu_1397_p1[8 : 3];
        zext_ln376_reg_3032[8 : 3] <= zext_ln376_fu_1093_p1[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_center_1_load_17_reg_3751 <= regions_center_1_q1;
        regions_center_1_load_18_reg_3757 <= regions_center_1_q0;
        regions_max_1_load_17_reg_3739 <= regions_max_1_q1;
        regions_max_1_load_18_reg_3745 <= regions_max_1_q0;
        regions_min_1_load_17_reg_3727 <= regions_min_1_q1;
        regions_min_1_load_18_reg_3733 <= regions_min_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_1_load_19_reg_3787 <= regions_center_1_q1;
        regions_center_1_load_20_reg_3793 <= regions_center_1_q0;
        regions_max_1_load_19_reg_3775 <= regions_max_1_q1;
        regions_max_1_load_20_reg_3781 <= regions_max_1_q0;
        regions_min_1_load_19_reg_3763 <= regions_min_1_q1;
        regions_min_1_load_20_reg_3769 <= regions_min_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_71_reg_3678 <= tmp_71_fu_2741_p4;
        tmp_72_reg_3687 <= tmp_72_fu_2751_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_73_reg_3697 <= tmp_73_fu_2843_p4;
        tmp_74_reg_3706 <= tmp_74_fu_2853_p4;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        ap_return = phi_ln380_reg_986;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1025_ce = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1025_p_ce;
    end else begin
        grp_fu_1025_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1025_opcode = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1025_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1025_opcode = 2'd0;
    end else begin
        grp_fu_1025_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1025_p0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1025_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1025_p0 = empty_72_reg_976;
    end else begin
        grp_fu_1025_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1025_p1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1025_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1025_p1 = empty_71_reg_966;
    end else begin
        grp_fu_1025_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1031_ce = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1031_p_ce;
    end else begin
        grp_fu_1031_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1031_p0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1031_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1031_p0 = add_reg_3716;
    end else begin
        grp_fu_1031_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1031_p1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1031_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1031_p1 = 32'd1056964608;
    end else begin
        grp_fu_1031_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1036_ce = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1036_p_ce;
    end else begin
        grp_fu_1036_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1036_opcode = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1036_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1036_opcode = 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1036_opcode = 5'd4;
    end else if (((grp_fu_1036_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        grp_fu_1036_opcode = 5'd1;
    end else if (((icmp_ln76_fu_1549_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_1036_opcode = 5'd8;
    end else begin
        grp_fu_1036_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1036_p0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1036_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1036_p0 = tmp_73_fu_2843_p4;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1036_p0 = tmp_71_fu_2741_p4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1036_p0 = p_x_assign_reg_3232;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1036_p0 = p_x_assign_fu_1561_p10;
    end else begin
        grp_fu_1036_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1036_p1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1036_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1036_p1 = tmp_74_fu_2853_p4;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1036_p1 = tmp_72_fu_2751_p4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1036_p1 = 32'd2139095040;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1036_p1 = 32'd0;
    end else begin
        grp_fu_1036_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1042_ce = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1042_p_ce;
    end else begin
        grp_fu_1042_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1042_opcode = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1042_p_opcode;
    end else if (((grp_fu_1036_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        grp_fu_1042_opcode = 5'd1;
    end else begin
        grp_fu_1042_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1042_p0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1042_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1042_p0 = p_x_assign_reg_3232;
    end else begin
        grp_fu_1042_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1042_p1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_grp_fu_1042_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1042_p1 = 32'd4286578688;
    end else begin
        grp_fu_1042_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_0_address0 = regions_center_0_addr_22_reg_3537;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_0_address0 = regions_center_0_addr_20_reg_3527;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_center_0_address0 = regions_center_0_addr_18_reg_3517;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_0_address0 = regions_center_0_addr_17_reg_3512;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_center_0_address0 = regions_center_0_addr_24_reg_3660;
    end else if (((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        regions_center_0_address0 = zext_ln252_13_fu_1796_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_center_0_address0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_0_address0;
    end else begin
        regions_center_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_0_address1 = regions_center_0_addr_23_reg_3542;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_0_address1 = regions_center_0_addr_21_reg_3532;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_center_0_address1 = regions_center_0_addr_19_reg_3522;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_0_address1 = regions_center_0_addr_16_reg_3507;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_center_0_address1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_0_address1;
    end else begin
        regions_center_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | ((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        regions_center_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_center_0_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_0_ce0;
    end else begin
        regions_center_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        regions_center_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_center_0_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_0_ce1;
    end else begin
        regions_center_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_0_d0 = reg_1071;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_0_d0 = regions_center_1_load_19_reg_3787;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_center_0_d0 = regions_center_1_load_17_reg_3751;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_0_d0 = reg_1078;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_center_0_d0 = conv_reg_3721;
    end else if (((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        regions_center_0_d0 = tmp_fu_1823_p10;
    end else begin
        regions_center_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_0_d1 = reg_1078;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_0_d1 = regions_center_1_load_20_reg_3793;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_center_0_d1 = regions_center_1_load_18_reg_3757;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_0_d1 = reg_1071;
    end else begin
        regions_center_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((trunc_ln260_2_reg_3321 == 1'd0) & (1'b1 == ap_CS_fsm_state26)) | ((trunc_ln260_2_reg_3321 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((trunc_ln260_reg_3315 == 1'd0) & (1'b1 == ap_CS_fsm_state19)) | ((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        regions_center_0_we0 = 1'b1;
    end else begin
        regions_center_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((trunc_ln260_2_reg_3321 == 1'd0) & (1'b1 == ap_CS_fsm_state26)) | ((trunc_ln260_2_reg_3321 == 1'd0) & (1'b1 == ap_CS_fsm_state23)))) begin
        regions_center_0_we1 = 1'b1;
    end else begin
        regions_center_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        regions_center_1_address0 = regions_center_1_addr_29_reg_3572;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_center_1_address0 = regions_center_1_addr_27_reg_3562;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_1_address0 = regions_center_1_addr_31_reg_3582;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_1_address0 = regions_center_1_addr_25_reg_3552;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_1_address0 = regions_center_1_addr_23_reg_3072;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_center_1_address0 = regions_center_1_addr_21_reg_3062;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_center_1_address0 = regions_center_1_addr_19_reg_3052;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_center_1_address0 = regions_center_1_addr_17_reg_3042;
    end else if (((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        regions_center_1_address0 = zext_ln252_14_fu_1806_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_center_1_address0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_1_address0;
    end else begin
        regions_center_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        regions_center_1_address1 = regions_center_1_addr_28_reg_3567;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_center_1_address1 = regions_center_1_addr_26_reg_3557;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_1_address1 = regions_center_1_addr_30_reg_3577;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_1_address1 = regions_center_1_addr_24_reg_3547;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_1_address1 = regions_center_1_addr_22_reg_3067;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_center_1_address1 = regions_center_1_addr_20_reg_3057;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_center_1_address1 = regions_center_1_addr_18_reg_3047;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_center_1_address1 = regions_center_1_addr_32_reg_3665;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_center_1_address1 = regions_center_1_addr_16_reg_3037;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_center_1_address1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_1_address1;
    end else begin
        regions_center_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | ((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        regions_center_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_center_1_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_1_ce0;
    end else begin
        regions_center_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20))) begin
        regions_center_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_center_1_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_center_1_ce1;
    end else begin
        regions_center_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        regions_center_1_d0 = regions_center_1_load_20_reg_3793;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_center_1_d0 = regions_center_1_load_18_reg_3757;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        regions_center_1_d0 = reg_1078;
    end else if (((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        regions_center_1_d0 = tmp_fu_1823_p10;
    end else begin
        regions_center_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        regions_center_1_d1 = regions_center_1_load_19_reg_3787;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_center_1_d1 = regions_center_1_load_17_reg_3751;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        regions_center_1_d1 = reg_1071;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_center_1_d1 = conv_reg_3721;
    end else begin
        regions_center_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | ((trunc_ln260_2_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((trunc_ln260_2_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        regions_center_1_we0 = 1'b1;
    end else begin
        regions_center_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | ((trunc_ln260_2_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((trunc_ln260_2_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((trunc_ln260_reg_3315 == 1'd1) & (1'b1 == ap_CS_fsm_state19)))) begin
        regions_center_1_we1 = 1'b1;
    end else begin
        regions_center_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_max_0_address0 = regions_max_0_addr_23_reg_3457;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_max_0_address0 = regions_max_0_addr_21_reg_3447;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_max_0_address0 = regions_max_0_addr_19_reg_3437;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_max_0_address0 = regions_max_0_addr_17_reg_3427;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_max_0_address0 = regions_max_0_addr_25_reg_3644;
    end else if (((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        regions_max_0_address0 = zext_ln252_11_fu_1776_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_max_0_address0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_0_address0;
    end else begin
        regions_max_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_max_0_address1 = regions_max_0_addr_22_reg_3452;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_max_0_address1 = regions_max_0_addr_20_reg_3442;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_max_0_address1 = regions_max_0_addr_18_reg_3432;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_max_0_address1 = regions_max_0_addr_16_reg_3422;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_max_0_address1 = regions_max_0_addr_25_reg_3644;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_max_0_address1 = regions_max_0_addr_24_reg_3639;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_max_0_address1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_0_address1;
    end else begin
        regions_max_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state23) | ((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        regions_max_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_max_0_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_0_ce0;
    end else begin
        regions_max_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state23))) begin
        regions_max_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_max_0_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_0_ce1;
    end else begin
        regions_max_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_max_0_d0 = regions_max_1_load_20_reg_3781;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_max_0_d0 = regions_max_1_load_18_reg_3745;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        regions_max_0_d0 = reg_1065;
    end else if (((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        regions_max_0_d0 = tmp_fu_1823_p10;
    end else begin
        regions_max_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_max_0_d1 = regions_max_1_load_19_reg_3775;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_max_0_d1 = regions_max_1_load_17_reg_3739;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        regions_max_0_d1 = reg_1059;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_max_0_d1 = tmp_73_reg_3697;
    end else begin
        regions_max_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((trunc_ln260_2_reg_3321 == 1'd0) & (1'b1 == ap_CS_fsm_state26)) | ((trunc_ln260_2_reg_3321 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        regions_max_0_we0 = 1'b1;
    end else begin
        regions_max_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((trunc_ln260_2_reg_3321 == 1'd0) & (1'b1 == ap_CS_fsm_state26)) | ((trunc_ln260_2_reg_3321 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((trunc_ln260_reg_3315 == 1'd0) & (1'd1 == and_ln361_1_fu_2939_p2) & (1'b1 == ap_CS_fsm_state12)))) begin
        regions_max_0_we1 = 1'b1;
    end else begin
        regions_max_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        regions_max_1_address0 = regions_max_1_addr_29_reg_3492;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_max_1_address0 = regions_max_1_addr_27_reg_3482;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_max_1_address0 = regions_max_1_addr_31_reg_3502;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_max_1_address0 = regions_max_1_addr_25_reg_3472;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_max_1_address0 = regions_max_1_addr_23_reg_3136;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_max_1_address0 = regions_max_1_addr_21_reg_3126;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_max_1_address0 = regions_max_1_addr_19_reg_3116;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_max_1_address0 = regions_max_1_addr_32_reg_3650;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_max_1_address0 = regions_max_1_addr_17_reg_3106;
    end else if (((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        regions_max_1_address0 = zext_ln252_12_fu_1786_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_max_1_address0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_1_address0;
    end else begin
        regions_max_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        regions_max_1_address1 = regions_max_1_addr_28_reg_3487;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_max_1_address1 = regions_max_1_addr_26_reg_3477;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_max_1_address1 = regions_max_1_addr_30_reg_3497;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_max_1_address1 = regions_max_1_addr_24_reg_3467;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_max_1_address1 = regions_max_1_addr_22_reg_3131;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_max_1_address1 = regions_max_1_addr_20_reg_3121;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_max_1_address1 = regions_max_1_addr_18_reg_3111;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10))) begin
        regions_max_1_address1 = regions_max_1_addr_33_reg_3655;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_max_1_address1 = regions_max_1_addr_16_reg_3101;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_max_1_address1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_1_address1;
    end else begin
        regions_max_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | ((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        regions_max_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_max_1_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_1_ce0;
    end else begin
        regions_max_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20))) begin
        regions_max_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_max_1_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_max_1_ce1;
    end else begin
        regions_max_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        regions_max_1_d0 = regions_max_1_load_20_reg_3781;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_max_1_d0 = regions_max_1_load_18_reg_3745;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        regions_max_1_d0 = reg_1065;
    end else if (((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        regions_max_1_d0 = tmp_fu_1823_p10;
    end else begin
        regions_max_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        regions_max_1_d1 = regions_max_1_load_19_reg_3775;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_max_1_d1 = regions_max_1_load_17_reg_3739;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        regions_max_1_d1 = reg_1059;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        regions_max_1_d1 = tmp_73_reg_3697;
    end else begin
        regions_max_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | ((trunc_ln260_2_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((trunc_ln260_2_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        regions_max_1_we0 = 1'b1;
    end else begin
        regions_max_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | ((trunc_ln260_2_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((trunc_ln260_2_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((trunc_ln260_reg_3315 == 1'd1) & (1'd1 == and_ln361_1_fu_2939_p2) & (1'b1 == ap_CS_fsm_state12)))) begin
        regions_max_1_we1 = 1'b1;
    end else begin
        regions_max_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_min_0_address0 = regions_min_0_addr_23_reg_3367;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_min_0_address0 = regions_min_0_addr_21_reg_3357;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_min_0_address0 = regions_min_0_addr_19_reg_3347;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_min_0_address0 = regions_min_0_addr_17_reg_3337;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_min_0_address0 = zext_ln358_5_fu_2644_p1;
    end else if (((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        regions_min_0_address0 = zext_ln252_9_fu_1756_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_min_0_address0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_0_address0;
    end else begin
        regions_min_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_min_0_address1 = regions_min_0_addr_22_reg_3362;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_min_0_address1 = regions_min_0_addr_20_reg_3352;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_min_0_address1 = regions_min_0_addr_18_reg_3342;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_min_0_address1 = regions_min_0_addr_16_reg_3332;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_min_0_address1 = regions_min_0_addr_25_reg_3622;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        regions_min_0_address1 = zext_ln358_4_fu_2634_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_min_0_address1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_0_address1;
    end else begin
        regions_min_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state23) | ((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        regions_min_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_min_0_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_0_ce0;
    end else begin
        regions_min_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state23))) begin
        regions_min_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_min_0_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_0_ce1;
    end else begin
        regions_min_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_min_0_d0 = regions_min_1_load_20_reg_3769;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_min_0_d0 = regions_min_1_load_18_reg_3733;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        regions_min_0_d0 = reg_1053;
    end else if (((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        regions_min_0_d0 = tmp_fu_1823_p10;
    end else begin
        regions_min_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_min_0_d1 = regions_min_1_load_19_reg_3763;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_min_0_d1 = regions_min_1_load_17_reg_3727;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        regions_min_0_d1 = reg_1047;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_min_0_d1 = tmp_71_reg_3678;
    end else begin
        regions_min_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((trunc_ln260_2_reg_3321 == 1'd0) & (1'b1 == ap_CS_fsm_state26)) | ((trunc_ln260_2_reg_3321 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        regions_min_0_we0 = 1'b1;
    end else begin
        regions_min_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((trunc_ln260_2_reg_3321 == 1'd0) & (1'b1 == ap_CS_fsm_state26)) | ((trunc_ln260_2_reg_3321 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((trunc_ln260_reg_3315 == 1'd0) & (1'd1 == and_ln358_1_fu_2837_p2) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_0_we1 = 1'b1;
    end else begin
        regions_min_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        regions_min_1_address0 = regions_min_1_addr_31_reg_3402;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_min_1_address0 = regions_min_1_addr_29_reg_3392;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_min_1_address0 = regions_min_1_addr_33_reg_3412;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_min_1_address0 = regions_min_1_addr_25_reg_3382;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_min_1_address0 = regions_min_1_addr_23_reg_3200;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_min_1_address0 = regions_min_1_addr_21_reg_3190;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_min_1_address0 = regions_min_1_addr_19_reg_3180;
    end else if (((icmp_ln357_fu_2729_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        regions_min_1_address0 = regions_min_1_addr_17_reg_3170;
    end else if (((icmp_ln357_fu_2729_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        regions_min_1_address0 = zext_ln358_7_fu_2664_p1;
    end else if (((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        regions_min_1_address0 = zext_ln252_10_fu_1766_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_min_1_address0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_1_address0;
    end else begin
        regions_min_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        regions_min_1_address1 = regions_min_1_addr_30_reg_3397;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_min_1_address1 = regions_min_1_addr_28_reg_3387;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_min_1_address1 = regions_min_1_addr_32_reg_3407;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_min_1_address1 = regions_min_1_addr_24_reg_3377;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_min_1_address1 = regions_min_1_addr_22_reg_3195;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_min_1_address1 = regions_min_1_addr_20_reg_3185;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_min_1_address1 = regions_min_1_addr_18_reg_3175;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_min_1_address1 = regions_min_1_addr_27_reg_3633;
    end else if (((icmp_ln357_fu_2729_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        regions_min_1_address1 = regions_min_1_addr_16_reg_3165;
    end else if (((icmp_ln357_fu_2729_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        regions_min_1_address1 = zext_ln358_6_fu_2654_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_min_1_address1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_1_address1;
    end else begin
        regions_min_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | ((icmp_ln357_fu_2729_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln357_fu_2729_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        regions_min_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_min_1_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_1_ce0;
    end else begin
        regions_min_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | ((icmp_ln357_fu_2729_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln357_fu_2729_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        regions_min_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_min_1_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_regions_min_1_ce1;
    end else begin
        regions_min_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        regions_min_1_d0 = regions_min_1_load_20_reg_3769;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_min_1_d0 = regions_min_1_load_18_reg_3733;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        regions_min_1_d0 = reg_1053;
    end else if (((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        regions_min_1_d0 = tmp_fu_1823_p10;
    end else begin
        regions_min_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        regions_min_1_d1 = regions_min_1_load_19_reg_3763;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_min_1_d1 = regions_min_1_load_17_reg_3727;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        regions_min_1_d1 = reg_1047;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        regions_min_1_d1 = tmp_71_reg_3678;
    end else begin
        regions_min_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | ((trunc_ln260_2_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((trunc_ln260_2_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln251_fu_1811_p2 == 1'd0) & (empty_reg_3276 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        regions_min_1_we0 = 1'b1;
    end else begin
        regions_min_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | ((trunc_ln260_2_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((trunc_ln260_2_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((trunc_ln260_reg_3315 == 1'd1) & (1'd1 == and_ln358_1_fu_2837_p2) & (1'b1 == ap_CS_fsm_state10)))) begin
        regions_min_1_we1 = 1'b1;
    end else begin
        regions_min_1_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((bubble_read_read_fu_280_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((bubble_read_read_fu_280_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln76_fu_1549_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((cmp_i_i1_reg_3280 == 1'd1) | (1'd1 == and_ln79_fu_1734_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln1064_fu_1853_p2 == 1'd0) & (icmp_ln251_fu_1811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else if (((icmp_ln1064_fu_1853_p2 == 1'd1) & (icmp_ln251_fu_1811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln357_fu_2729_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((trunc_ln260_2_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln251_fu_1817_p2 = (i_2_fu_176 + 4'd1);

assign add_ln252_10_fu_1791_p2 = (tmp_165_cast_reg_3266 + zext_ln252_8_fu_1747_p1);

assign add_ln252_11_fu_1801_p2 = (tmp_167_cast_reg_3271 + zext_ln252_8_fu_1747_p1);

assign add_ln252_1_fu_1606_p2 = (tmp_143_reg_3153 + zext_ln252_3_fu_1602_p1);

assign add_ln252_2_fu_1623_p2 = (tmp_142_reg_3141 + zext_ln252_4_fu_1619_p1);

assign add_ln252_3_fu_1640_p2 = (tmp_132_reg_3089 + zext_ln252_5_fu_1636_p1);

assign add_ln252_4_fu_1657_p2 = (tmp_131_reg_3077 + zext_ln252_6_fu_1653_p1);

assign add_ln252_5_fu_1674_p2 = (tmp_s_reg_3025 + zext_ln252_7_fu_1670_p1);

assign add_ln252_6_fu_1751_p2 = (tmp_157_cast_reg_3246 + zext_ln252_8_fu_1747_p1);

assign add_ln252_7_fu_1761_p2 = (tmp_159_cast_reg_3251 + zext_ln252_8_fu_1747_p1);

assign add_ln252_8_fu_1771_p2 = (tmp_161_cast_reg_3256 + zext_ln252_8_fu_1747_p1);

assign add_ln252_9_fu_1781_p2 = (tmp_163_cast_reg_3261 + zext_ln252_8_fu_1747_p1);

assign add_ln252_fu_1589_p2 = (tmp_153_reg_3205 + zext_ln252_2_fu_1585_p1);

assign add_ln357_fu_2735_p2 = (i_3_fu_180 + 4'd1);

assign add_ln358_1_fu_1999_p2 = (zext_ln376_2_reg_3160 + zext_ln358_fu_1888_p1);

assign add_ln358_2_fu_2544_p2 = (tmp_153_reg_3205 + tmp_161_fu_2534_p4);

assign add_ln358_3_fu_2557_p2 = (tmp_143_reg_3153 + tmp_161_fu_2534_p4);

assign add_ln358_4_fu_2629_p2 = (tmp_193_cast_reg_3327 + zext_ln358_3_fu_2625_p1);

assign add_ln358_5_fu_2639_p2 = (tmp_206_cast_reg_3587 + zext_ln358_3_fu_2625_p1);

assign add_ln358_6_fu_2649_p2 = (tmp_195_cast_reg_3372 + zext_ln358_3_fu_2625_p1);

assign add_ln358_7_fu_2659_p2 = (tmp_208_cast_reg_3592 + zext_ln358_3_fu_2625_p1);

assign add_ln358_fu_1892_p2 = (zext_ln244_reg_3212 + zext_ln358_fu_1888_p1);

assign add_ln361_1_fu_2213_p2 = (zext_ln376_1_reg_3096 + zext_ln358_fu_1888_p1);

assign add_ln361_2_fu_2570_p2 = (tmp_142_reg_3141 + tmp_161_fu_2534_p4);

assign add_ln361_3_fu_2583_p2 = (tmp_132_reg_3089 + tmp_161_fu_2534_p4);

assign add_ln361_4_fu_2669_p2 = (tmp_197_cast_reg_3417 + zext_ln358_3_fu_2625_p1);

assign add_ln361_5_fu_2679_p2 = (tmp_210_cast_reg_3597 + zext_ln358_3_fu_2625_p1);

assign add_ln361_6_fu_2689_p2 = (tmp_199_cast_reg_3462 + zext_ln358_3_fu_2625_p1);

assign add_ln361_7_fu_2699_p2 = (tmp_212_cast_reg_3602 + zext_ln358_3_fu_2625_p1);

assign add_ln361_fu_2106_p2 = (zext_ln252_1_reg_3148 + zext_ln358_fu_1888_p1);

assign add_ln364_1_fu_2609_p2 = (tmp_s_reg_3025 + tmp_161_fu_2534_p4);

assign add_ln364_2_fu_2709_p2 = (tmp_214_cast_reg_3607 + zext_ln358_3_fu_2625_p1);

assign add_ln364_3_fu_2719_p2 = (tmp_216_cast_reg_3612 + zext_ln358_3_fu_2625_p1);

assign add_ln364_fu_2596_p2 = (tmp_131_reg_3077 + tmp_161_fu_2534_p4);

assign add_ln376_1_fu_2427_p2 = (zext_ln376_reg_3032 + zext_ln358_fu_1888_p1);

assign add_ln376_fu_2320_p2 = (zext_ln252_reg_3084 + zext_ln358_fu_1888_p1);

assign add_ln76_fu_1555_p2 = (i_fu_172 + 4'd1);

assign add_ln885_fu_1848_p2 = (n_regions_read + 8'd1);

assign and_ln358_1_fu_2837_p2 = (grp_fu_1036_p2 & and_ln358_fu_2831_p2);

assign and_ln358_fu_2831_p2 = (or_ln358_fu_2807_p2 & or_ln358_1_fu_2825_p2);

assign and_ln361_1_fu_2939_p2 = (grp_fu_1036_p2 & and_ln361_fu_2933_p2);

assign and_ln361_fu_2933_p2 = (or_ln361_fu_2909_p2 & or_ln361_1_fu_2927_p2);

assign and_ln79_fu_1734_p2 = (or_ln79_fu_1724_p2 & or_ln79_2_fu_1728_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln358_1_fu_2778_p1 = tmp_72_reg_3687;

assign bitcast_ln358_fu_2761_p1 = tmp_71_reg_3678;

assign bitcast_ln361_1_fu_2880_p1 = tmp_74_reg_3706;

assign bitcast_ln361_fu_2863_p1 = tmp_73_reg_3697;

assign bitcast_ln79_fu_1695_p1 = p_x_assign_reg_3232;

assign bubble_read_read_fu_280_p2 = bubble;

assign empty_fu_1687_p1 = n_regions_read[0:0];

assign grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_start = grp_insert_point_Pipeline_VITIS_LOOP_271_1_fu_1001_ap_start_reg;

assign icmp_ln1064_fu_1853_p2 = ((add_ln885_fu_1848_p2 == 8'd16) ? 1'b1 : 1'b0);

assign icmp_ln251_fu_1811_p2 = ((i_2_fu_176 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln357_fu_2729_p2 = ((i_3_fu_180 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln358_1_fu_2801_p2 = ((trunc_ln358_2_fu_2774_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln358_2_fu_2813_p2 = ((tmp_117_fu_2781_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln358_3_fu_2819_p2 = ((trunc_ln358_3_fu_2791_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln358_fu_2795_p2 = ((tmp_116_fu_2764_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln361_1_fu_2903_p2 = ((trunc_ln361_2_fu_2876_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln361_2_fu_2915_p2 = ((tmp_120_fu_2883_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln361_3_fu_2921_p2 = ((trunc_ln361_3_fu_2893_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln361_fu_2897_p2 = ((tmp_119_fu_2866_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_1549_p2 = ((i_fu_172 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln79_2_fu_1718_p2 = ((trunc_ln79_fu_1708_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_1712_p2 = ((tmp_13_fu_1698_p4 != 8'd255) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_1878_p4 = {{merge_2_loc_fu_168[9:1]}};

assign or_ln358_1_fu_2825_p2 = (icmp_ln358_3_fu_2819_p2 | icmp_ln358_2_fu_2813_p2);

assign or_ln358_fu_2807_p2 = (icmp_ln358_fu_2795_p2 | icmp_ln358_1_fu_2801_p2);

assign or_ln361_1_fu_2927_p2 = (icmp_ln361_3_fu_2921_p2 | icmp_ln361_2_fu_2915_p2);

assign or_ln361_fu_2909_p2 = (icmp_ln361_fu_2897_p2 | icmp_ln361_1_fu_2903_p2);

assign or_ln376_10_fu_1287_p2 = (tmp_133_fu_1249_p3 | 12'd58);

assign or_ln376_11_fu_1302_p2 = (tmp_133_fu_1249_p3 | 12'd59);

assign or_ln376_12_fu_1317_p2 = (tmp_133_fu_1249_p3 | 12'd60);

assign or_ln376_13_fu_1332_p2 = (tmp_133_fu_1249_p3 | 12'd61);

assign or_ln376_14_fu_1347_p2 = (tmp_133_fu_1249_p3 | 12'd62);

assign or_ln376_15_fu_1362_p2 = (tmp_133_fu_1249_p3 | 12'd63);

assign or_ln376_16_fu_1409_p2 = (tmp_144_fu_1401_p3 | 12'd56);

assign or_ln376_17_fu_1424_p2 = (tmp_144_fu_1401_p3 | 12'd57);

assign or_ln376_18_fu_1439_p2 = (tmp_144_fu_1401_p3 | 12'd58);

assign or_ln376_19_fu_1454_p2 = (tmp_144_fu_1401_p3 | 12'd59);

assign or_ln376_1_fu_1120_p2 = (tmp_122_fu_1097_p3 | 12'd57);

assign or_ln376_20_fu_1469_p2 = (tmp_144_fu_1401_p3 | 12'd60);

assign or_ln376_21_fu_1484_p2 = (tmp_144_fu_1401_p3 | 12'd61);

assign or_ln376_22_fu_1499_p2 = (tmp_144_fu_1401_p3 | 12'd62);

assign or_ln376_23_fu_1514_p2 = (tmp_144_fu_1401_p3 | 12'd63);

assign or_ln376_24_fu_1922_p2 = (tmp_193_cast_fu_1914_p3 | 12'd1);

assign or_ln376_25_fu_1933_p2 = (tmp_193_cast_fu_1914_p3 | 12'd2);

assign or_ln376_26_fu_1944_p2 = (tmp_193_cast_fu_1914_p3 | 12'd3);

assign or_ln376_27_fu_1955_p2 = (tmp_193_cast_fu_1914_p3 | 12'd4);

assign or_ln376_28_fu_1966_p2 = (tmp_193_cast_fu_1914_p3 | 12'd5);

assign or_ln376_29_fu_1977_p2 = (tmp_193_cast_fu_1914_p3 | 12'd6);

assign or_ln376_2_fu_1135_p2 = (tmp_122_fu_1097_p3 | 12'd58);

assign or_ln376_30_fu_1988_p2 = (tmp_193_cast_fu_1914_p3 | 12'd7);

assign or_ln376_31_fu_2029_p2 = (tmp_195_cast_fu_2021_p3 | 12'd1);

assign or_ln376_32_fu_2040_p2 = (tmp_195_cast_fu_2021_p3 | 12'd2);

assign or_ln376_33_fu_2051_p2 = (tmp_195_cast_fu_2021_p3 | 12'd3);

assign or_ln376_34_fu_2062_p2 = (tmp_195_cast_fu_2021_p3 | 12'd4);

assign or_ln376_35_fu_2073_p2 = (tmp_195_cast_fu_2021_p3 | 12'd5);

assign or_ln376_36_fu_2084_p2 = (tmp_195_cast_fu_2021_p3 | 12'd6);

assign or_ln376_37_fu_2095_p2 = (tmp_195_cast_fu_2021_p3 | 12'd7);

assign or_ln376_38_fu_2136_p2 = (tmp_197_cast_fu_2128_p3 | 12'd1);

assign or_ln376_39_fu_2147_p2 = (tmp_197_cast_fu_2128_p3 | 12'd2);

assign or_ln376_3_fu_1150_p2 = (tmp_122_fu_1097_p3 | 12'd59);

assign or_ln376_40_fu_2158_p2 = (tmp_197_cast_fu_2128_p3 | 12'd3);

assign or_ln376_41_fu_2169_p2 = (tmp_197_cast_fu_2128_p3 | 12'd4);

assign or_ln376_42_fu_2180_p2 = (tmp_197_cast_fu_2128_p3 | 12'd5);

assign or_ln376_43_fu_2191_p2 = (tmp_197_cast_fu_2128_p3 | 12'd6);

assign or_ln376_44_fu_2202_p2 = (tmp_197_cast_fu_2128_p3 | 12'd7);

assign or_ln376_45_fu_2243_p2 = (tmp_199_cast_fu_2235_p3 | 12'd1);

assign or_ln376_46_fu_2254_p2 = (tmp_199_cast_fu_2235_p3 | 12'd2);

assign or_ln376_47_fu_2265_p2 = (tmp_199_cast_fu_2235_p3 | 12'd3);

assign or_ln376_48_fu_2276_p2 = (tmp_199_cast_fu_2235_p3 | 12'd4);

assign or_ln376_49_fu_2287_p2 = (tmp_199_cast_fu_2235_p3 | 12'd5);

assign or_ln376_4_fu_1165_p2 = (tmp_122_fu_1097_p3 | 12'd60);

assign or_ln376_50_fu_2298_p2 = (tmp_199_cast_fu_2235_p3 | 12'd6);

assign or_ln376_51_fu_2309_p2 = (tmp_199_cast_fu_2235_p3 | 12'd7);

assign or_ln376_52_fu_2350_p2 = (tmp_201_cast_fu_2342_p3 | 12'd1);

assign or_ln376_53_fu_2361_p2 = (tmp_201_cast_fu_2342_p3 | 12'd2);

assign or_ln376_54_fu_2372_p2 = (tmp_201_cast_fu_2342_p3 | 12'd3);

assign or_ln376_55_fu_2383_p2 = (tmp_201_cast_fu_2342_p3 | 12'd4);

assign or_ln376_56_fu_2394_p2 = (tmp_201_cast_fu_2342_p3 | 12'd5);

assign or_ln376_57_fu_2405_p2 = (tmp_201_cast_fu_2342_p3 | 12'd6);

assign or_ln376_58_fu_2416_p2 = (tmp_201_cast_fu_2342_p3 | 12'd7);

assign or_ln376_59_fu_2457_p2 = (tmp_203_cast_fu_2449_p3 | 12'd1);

assign or_ln376_5_fu_1180_p2 = (tmp_122_fu_1097_p3 | 12'd61);

assign or_ln376_60_fu_2468_p2 = (tmp_203_cast_fu_2449_p3 | 12'd2);

assign or_ln376_61_fu_2479_p2 = (tmp_203_cast_fu_2449_p3 | 12'd3);

assign or_ln376_62_fu_2490_p2 = (tmp_203_cast_fu_2449_p3 | 12'd4);

assign or_ln376_63_fu_2501_p2 = (tmp_203_cast_fu_2449_p3 | 12'd5);

assign or_ln376_64_fu_2512_p2 = (tmp_203_cast_fu_2449_p3 | 12'd6);

assign or_ln376_65_fu_2523_p2 = (tmp_203_cast_fu_2449_p3 | 12'd7);

assign or_ln376_6_fu_1195_p2 = (tmp_122_fu_1097_p3 | 12'd62);

assign or_ln376_7_fu_1210_p2 = (tmp_122_fu_1097_p3 | 12'd63);

assign or_ln376_8_fu_1257_p2 = (tmp_133_fu_1249_p3 | 12'd56);

assign or_ln376_9_fu_1272_p2 = (tmp_133_fu_1249_p3 | 12'd57);

assign or_ln376_fu_1105_p2 = (tmp_122_fu_1097_p3 | 12'd56);

assign or_ln79_2_fu_1728_p2 = (grp_fu_1042_p2 | grp_fu_1036_p2);

assign or_ln79_fu_1724_p2 = (icmp_ln79_reg_3284 | icmp_ln79_2_reg_3289);

assign tmp_116_fu_2764_p4 = {{bitcast_ln358_fu_2761_p1[30:23]}};

assign tmp_117_fu_2781_p4 = {{bitcast_ln358_1_fu_2778_p1[30:23]}};

assign tmp_119_fu_2866_p4 = {{bitcast_ln361_fu_2863_p1[30:23]}};

assign tmp_120_fu_2883_p4 = {{bitcast_ln361_1_fu_2880_p1[30:23]}};

assign tmp_122_fu_1097_p3 = {{regions_center_1_offset}, {6'd0}};

assign tmp_123_fu_1111_p3 = {{52'd0}, {or_ln376_fu_1105_p2}};

assign tmp_124_fu_1126_p3 = {{52'd0}, {or_ln376_1_fu_1120_p2}};

assign tmp_125_fu_1141_p3 = {{52'd0}, {or_ln376_2_fu_1135_p2}};

assign tmp_126_fu_1156_p3 = {{52'd0}, {or_ln376_3_fu_1150_p2}};

assign tmp_127_fu_1171_p3 = {{52'd0}, {or_ln376_4_fu_1165_p2}};

assign tmp_128_fu_1186_p3 = {{52'd0}, {or_ln376_5_fu_1180_p2}};

assign tmp_129_fu_1201_p3 = {{52'd0}, {or_ln376_6_fu_1195_p2}};

assign tmp_130_fu_1216_p3 = {{52'd0}, {or_ln376_7_fu_1210_p2}};

assign tmp_131_fu_1225_p3 = {{regions_center_0_offset}, {3'd0}};

assign tmp_132_fu_1237_p3 = {{regions_max_1_offset}, {3'd0}};

assign tmp_133_fu_1249_p3 = {{regions_max_1_offset}, {6'd0}};

assign tmp_134_fu_1263_p3 = {{52'd0}, {or_ln376_8_fu_1257_p2}};

assign tmp_135_fu_1278_p3 = {{52'd0}, {or_ln376_9_fu_1272_p2}};

assign tmp_136_fu_1293_p3 = {{52'd0}, {or_ln376_10_fu_1287_p2}};

assign tmp_137_fu_1308_p3 = {{52'd0}, {or_ln376_11_fu_1302_p2}};

assign tmp_138_fu_1323_p3 = {{52'd0}, {or_ln376_12_fu_1317_p2}};

assign tmp_139_fu_1338_p3 = {{52'd0}, {or_ln376_13_fu_1332_p2}};

assign tmp_13_fu_1698_p4 = {{bitcast_ln79_fu_1695_p1[30:23]}};

assign tmp_140_fu_1353_p3 = {{52'd0}, {or_ln376_14_fu_1347_p2}};

assign tmp_141_fu_1368_p3 = {{52'd0}, {or_ln376_15_fu_1362_p2}};

assign tmp_142_fu_1377_p3 = {{regions_max_0_offset}, {3'd0}};

assign tmp_143_fu_1389_p3 = {{regions_min_1_offset}, {3'd0}};

assign tmp_144_fu_1401_p3 = {{regions_min_1_offset}, {6'd0}};

assign tmp_145_fu_1415_p3 = {{52'd0}, {or_ln376_16_fu_1409_p2}};

assign tmp_146_fu_1430_p3 = {{52'd0}, {or_ln376_17_fu_1424_p2}};

assign tmp_147_fu_1445_p3 = {{52'd0}, {or_ln376_18_fu_1439_p2}};

assign tmp_148_fu_1460_p3 = {{52'd0}, {or_ln376_19_fu_1454_p2}};

assign tmp_149_fu_1475_p3 = {{52'd0}, {or_ln376_20_fu_1469_p2}};

assign tmp_150_fu_1490_p3 = {{52'd0}, {or_ln376_21_fu_1484_p2}};

assign tmp_151_fu_1505_p3 = {{52'd0}, {or_ln376_22_fu_1499_p2}};

assign tmp_152_fu_1520_p3 = {{52'd0}, {or_ln376_23_fu_1514_p2}};

assign tmp_153_fu_1529_p3 = {{regions_min_0_offset}, {3'd0}};

assign tmp_154_fu_1576_p4 = {{n_regions_read[7:1]}};

assign tmp_155_fu_1901_p3 = {{add_ln358_fu_1892_p2}, {3'd0}};

assign tmp_156_fu_2008_p3 = {{add_ln358_1_fu_1999_p2}, {3'd0}};

assign tmp_157_cast_fu_1594_p3 = {{add_ln252_fu_1589_p2}, {3'd0}};

assign tmp_157_fu_2115_p3 = {{add_ln361_fu_2106_p2}, {3'd0}};

assign tmp_158_fu_2222_p3 = {{add_ln361_1_fu_2213_p2}, {3'd0}};

assign tmp_159_cast_fu_1611_p3 = {{add_ln252_1_fu_1606_p2}, {3'd0}};

assign tmp_159_fu_2329_p3 = {{add_ln376_fu_2320_p2}, {3'd0}};

assign tmp_160_fu_2436_p3 = {{add_ln376_1_fu_2427_p2}, {3'd0}};

assign tmp_161_cast_fu_1628_p3 = {{add_ln252_2_fu_1623_p2}, {3'd0}};

assign tmp_161_fu_2534_p4 = {{merge_1_loc_fu_164[9:1]}};

assign tmp_163_cast_fu_1645_p3 = {{add_ln252_3_fu_1640_p2}, {3'd0}};

assign tmp_165_cast_fu_1662_p3 = {{add_ln252_4_fu_1657_p2}, {3'd0}};

assign tmp_167_cast_fu_1679_p3 = {{add_ln252_5_fu_1674_p2}, {3'd0}};

assign tmp_193_cast_fu_1914_p3 = {{trunc_ln358_fu_1897_p1}, {3'd0}};

assign tmp_195_cast_fu_2021_p3 = {{trunc_ln358_1_fu_2004_p1}, {3'd0}};

assign tmp_197_cast_fu_2128_p3 = {{trunc_ln361_fu_2111_p1}, {3'd0}};

assign tmp_199_cast_fu_2235_p3 = {{trunc_ln361_1_fu_2218_p1}, {3'd0}};

assign tmp_201_cast_fu_2342_p3 = {{trunc_ln376_fu_2325_p1}, {3'd0}};

assign tmp_203_cast_fu_2449_p3 = {{trunc_ln376_1_fu_2432_p1}, {3'd0}};

assign tmp_206_cast_fu_2549_p3 = {{add_ln358_2_fu_2544_p2}, {3'd0}};

assign tmp_208_cast_fu_2562_p3 = {{add_ln358_3_fu_2557_p2}, {3'd0}};

assign tmp_210_cast_fu_2575_p3 = {{add_ln361_2_fu_2570_p2}, {3'd0}};

assign tmp_212_cast_fu_2588_p3 = {{add_ln361_3_fu_2583_p2}, {3'd0}};

assign tmp_214_cast_fu_2601_p3 = {{add_ln364_fu_2596_p2}, {3'd0}};

assign tmp_216_cast_fu_2614_p3 = {{add_ln364_1_fu_2609_p2}, {3'd0}};

assign tmp_s_fu_1085_p3 = {{regions_center_1_offset}, {3'd0}};

assign trunc_ln260_2_fu_1874_p1 = merge_2_loc_fu_168[0:0];

assign trunc_ln260_fu_1870_p1 = merge_1_loc_fu_164[0:0];

assign trunc_ln358_1_fu_2004_p1 = add_ln358_1_fu_1999_p2[8:0];

assign trunc_ln358_2_fu_2774_p1 = bitcast_ln358_fu_2761_p1[22:0];

assign trunc_ln358_3_fu_2791_p1 = bitcast_ln358_1_fu_2778_p1[22:0];

assign trunc_ln358_fu_1897_p1 = add_ln358_fu_1892_p2[8:0];

assign trunc_ln361_1_fu_2218_p1 = add_ln361_1_fu_2213_p2[8:0];

assign trunc_ln361_2_fu_2876_p1 = bitcast_ln361_fu_2863_p1[22:0];

assign trunc_ln361_3_fu_2893_p1 = bitcast_ln361_1_fu_2880_p1[22:0];

assign trunc_ln361_fu_2111_p1 = add_ln361_fu_2106_p2[8:0];

assign trunc_ln376_1_fu_2432_p1 = add_ln376_1_fu_2427_p2[8:0];

assign trunc_ln376_fu_2325_p1 = add_ln376_fu_2320_p2[8:0];

assign trunc_ln79_fu_1708_p1 = bitcast_ln79_fu_1695_p1[22:0];

assign zext_ln244_fu_1537_p1 = tmp_153_fu_1529_p3;

assign zext_ln252_10_fu_1766_p1 = add_ln252_7_fu_1761_p2;

assign zext_ln252_11_fu_1776_p1 = add_ln252_8_fu_1771_p2;

assign zext_ln252_12_fu_1786_p1 = add_ln252_9_fu_1781_p2;

assign zext_ln252_13_fu_1796_p1 = add_ln252_10_fu_1791_p2;

assign zext_ln252_14_fu_1806_p1 = add_ln252_11_fu_1801_p2;

assign zext_ln252_1_fu_1385_p1 = tmp_142_fu_1377_p3;

assign zext_ln252_2_fu_1585_p1 = tmp_154_fu_1576_p4;

assign zext_ln252_3_fu_1602_p1 = tmp_154_fu_1576_p4;

assign zext_ln252_4_fu_1619_p1 = tmp_154_fu_1576_p4;

assign zext_ln252_5_fu_1636_p1 = tmp_154_fu_1576_p4;

assign zext_ln252_6_fu_1653_p1 = tmp_154_fu_1576_p4;

assign zext_ln252_7_fu_1670_p1 = tmp_154_fu_1576_p4;

assign zext_ln252_8_fu_1747_p1 = i_2_fu_176;

assign zext_ln252_9_fu_1756_p1 = add_ln252_6_fu_1751_p2;

assign zext_ln252_fu_1233_p1 = tmp_131_fu_1225_p3;

assign zext_ln358_1_fu_1909_p1 = tmp_155_fu_1901_p3;

assign zext_ln358_2_fu_2016_p1 = tmp_156_fu_2008_p3;

assign zext_ln358_3_fu_2625_p1 = i_3_fu_180;

assign zext_ln358_4_fu_2634_p1 = add_ln358_4_fu_2629_p2;

assign zext_ln358_5_fu_2644_p1 = add_ln358_5_fu_2639_p2;

assign zext_ln358_6_fu_2654_p1 = add_ln358_6_fu_2649_p2;

assign zext_ln358_7_fu_2664_p1 = add_ln358_7_fu_2659_p2;

assign zext_ln358_fu_1888_p1 = lshr_ln2_fu_1878_p4;

assign zext_ln361_1_fu_2230_p1 = tmp_158_fu_2222_p3;

assign zext_ln361_2_fu_2674_p1 = add_ln361_4_fu_2669_p2;

assign zext_ln361_3_fu_2684_p1 = add_ln361_5_fu_2679_p2;

assign zext_ln361_4_fu_2694_p1 = add_ln361_6_fu_2689_p2;

assign zext_ln361_5_fu_2704_p1 = add_ln361_7_fu_2699_p2;

assign zext_ln361_fu_2123_p1 = tmp_157_fu_2115_p3;

assign zext_ln364_1_fu_2724_p1 = add_ln364_3_fu_2719_p2;

assign zext_ln364_fu_2714_p1 = add_ln364_2_fu_2709_p2;

assign zext_ln376_10_fu_2035_p1 = or_ln376_31_fu_2029_p2;

assign zext_ln376_11_fu_2046_p1 = or_ln376_32_fu_2040_p2;

assign zext_ln376_12_fu_2057_p1 = or_ln376_33_fu_2051_p2;

assign zext_ln376_13_fu_2068_p1 = or_ln376_34_fu_2062_p2;

assign zext_ln376_14_fu_2079_p1 = or_ln376_35_fu_2073_p2;

assign zext_ln376_15_fu_2090_p1 = or_ln376_36_fu_2084_p2;

assign zext_ln376_16_fu_2101_p1 = or_ln376_37_fu_2095_p2;

assign zext_ln376_17_fu_2142_p1 = or_ln376_38_fu_2136_p2;

assign zext_ln376_18_fu_2153_p1 = or_ln376_39_fu_2147_p2;

assign zext_ln376_19_fu_2164_p1 = or_ln376_40_fu_2158_p2;

assign zext_ln376_1_fu_1245_p1 = tmp_132_fu_1237_p3;

assign zext_ln376_20_fu_2175_p1 = or_ln376_41_fu_2169_p2;

assign zext_ln376_21_fu_2186_p1 = or_ln376_42_fu_2180_p2;

assign zext_ln376_22_fu_2197_p1 = or_ln376_43_fu_2191_p2;

assign zext_ln376_23_fu_2208_p1 = or_ln376_44_fu_2202_p2;

assign zext_ln376_24_fu_2249_p1 = or_ln376_45_fu_2243_p2;

assign zext_ln376_25_fu_2260_p1 = or_ln376_46_fu_2254_p2;

assign zext_ln376_26_fu_2271_p1 = or_ln376_47_fu_2265_p2;

assign zext_ln376_27_fu_2282_p1 = or_ln376_48_fu_2276_p2;

assign zext_ln376_28_fu_2293_p1 = or_ln376_49_fu_2287_p2;

assign zext_ln376_29_fu_2304_p1 = or_ln376_50_fu_2298_p2;

assign zext_ln376_2_fu_1397_p1 = tmp_143_fu_1389_p3;

assign zext_ln376_30_fu_2315_p1 = or_ln376_51_fu_2309_p2;

assign zext_ln376_31_fu_2337_p1 = tmp_159_fu_2329_p3;

assign zext_ln376_32_fu_2356_p1 = or_ln376_52_fu_2350_p2;

assign zext_ln376_33_fu_2367_p1 = or_ln376_53_fu_2361_p2;

assign zext_ln376_34_fu_2378_p1 = or_ln376_54_fu_2372_p2;

assign zext_ln376_35_fu_2389_p1 = or_ln376_55_fu_2383_p2;

assign zext_ln376_36_fu_2400_p1 = or_ln376_56_fu_2394_p2;

assign zext_ln376_37_fu_2411_p1 = or_ln376_57_fu_2405_p2;

assign zext_ln376_38_fu_2422_p1 = or_ln376_58_fu_2416_p2;

assign zext_ln376_39_fu_2444_p1 = tmp_160_fu_2436_p3;

assign zext_ln376_3_fu_1928_p1 = or_ln376_24_fu_1922_p2;

assign zext_ln376_40_fu_2463_p1 = or_ln376_59_fu_2457_p2;

assign zext_ln376_41_fu_2474_p1 = or_ln376_60_fu_2468_p2;

assign zext_ln376_42_fu_2485_p1 = or_ln376_61_fu_2479_p2;

assign zext_ln376_43_fu_2496_p1 = or_ln376_62_fu_2490_p2;

assign zext_ln376_44_fu_2507_p1 = or_ln376_63_fu_2501_p2;

assign zext_ln376_45_fu_2518_p1 = or_ln376_64_fu_2512_p2;

assign zext_ln376_46_fu_2529_p1 = or_ln376_65_fu_2523_p2;

assign zext_ln376_4_fu_1939_p1 = or_ln376_25_fu_1933_p2;

assign zext_ln376_5_fu_1950_p1 = or_ln376_26_fu_1944_p2;

assign zext_ln376_6_fu_1961_p1 = or_ln376_27_fu_1955_p2;

assign zext_ln376_7_fu_1972_p1 = or_ln376_28_fu_1966_p2;

assign zext_ln376_8_fu_1983_p1 = or_ln376_29_fu_1977_p2;

assign zext_ln376_9_fu_1994_p1 = or_ln376_30_fu_1988_p2;

assign zext_ln376_fu_1093_p1 = tmp_s_fu_1085_p3;

always @ (posedge ap_clk) begin
    tmp_s_reg_3025[2:0] <= 3'b000;
    zext_ln376_reg_3032[2:0] <= 3'b000;
    zext_ln376_reg_3032[9] <= 1'b0;
    regions_center_1_addr_16_reg_3037[5:0] <= 6'b111000;
    regions_center_1_addr_17_reg_3042[5:0] <= 6'b111001;
    regions_center_1_addr_18_reg_3047[5:0] <= 6'b111010;
    regions_center_1_addr_19_reg_3052[5:0] <= 6'b111011;
    regions_center_1_addr_20_reg_3057[5:0] <= 6'b111100;
    regions_center_1_addr_21_reg_3062[5:0] <= 6'b111101;
    regions_center_1_addr_22_reg_3067[5:0] <= 6'b111110;
    regions_center_1_addr_23_reg_3072[5:0] <= 6'b111111;
    tmp_131_reg_3077[2:0] <= 3'b000;
    zext_ln252_reg_3084[2:0] <= 3'b000;
    zext_ln252_reg_3084[9] <= 1'b0;
    tmp_132_reg_3089[2:0] <= 3'b000;
    zext_ln376_1_reg_3096[2:0] <= 3'b000;
    zext_ln376_1_reg_3096[9] <= 1'b0;
    regions_max_1_addr_16_reg_3101[5:0] <= 6'b111000;
    regions_max_1_addr_17_reg_3106[5:0] <= 6'b111001;
    regions_max_1_addr_18_reg_3111[5:0] <= 6'b111010;
    regions_max_1_addr_19_reg_3116[5:0] <= 6'b111011;
    regions_max_1_addr_20_reg_3121[5:0] <= 6'b111100;
    regions_max_1_addr_21_reg_3126[5:0] <= 6'b111101;
    regions_max_1_addr_22_reg_3131[5:0] <= 6'b111110;
    regions_max_1_addr_23_reg_3136[5:0] <= 6'b111111;
    tmp_142_reg_3141[2:0] <= 3'b000;
    zext_ln252_1_reg_3148[2:0] <= 3'b000;
    zext_ln252_1_reg_3148[9] <= 1'b0;
    tmp_143_reg_3153[2:0] <= 3'b000;
    zext_ln376_2_reg_3160[2:0] <= 3'b000;
    zext_ln376_2_reg_3160[9] <= 1'b0;
    regions_min_1_addr_16_reg_3165[5:0] <= 6'b111000;
    regions_min_1_addr_17_reg_3170[5:0] <= 6'b111001;
    regions_min_1_addr_18_reg_3175[5:0] <= 6'b111010;
    regions_min_1_addr_19_reg_3180[5:0] <= 6'b111011;
    regions_min_1_addr_20_reg_3185[5:0] <= 6'b111100;
    regions_min_1_addr_21_reg_3190[5:0] <= 6'b111101;
    regions_min_1_addr_22_reg_3195[5:0] <= 6'b111110;
    regions_min_1_addr_23_reg_3200[5:0] <= 6'b111111;
    tmp_153_reg_3205[2:0] <= 3'b000;
    zext_ln244_reg_3212[2:0] <= 3'b000;
    zext_ln244_reg_3212[9] <= 1'b0;
    tmp_157_cast_reg_3246[2:0] <= 3'b000;
    tmp_159_cast_reg_3251[2:0] <= 3'b000;
    tmp_161_cast_reg_3256[2:0] <= 3'b000;
    tmp_163_cast_reg_3261[2:0] <= 3'b000;
    tmp_165_cast_reg_3266[2:0] <= 3'b000;
    tmp_167_cast_reg_3271[2:0] <= 3'b000;
    tmp_193_cast_reg_3327[2:0] <= 3'b000;
    regions_min_0_addr_16_reg_3332[2:0] <= 3'b000;
    regions_min_0_addr_17_reg_3337[2:0] <= 3'b001;
    regions_min_0_addr_18_reg_3342[2:0] <= 3'b010;
    regions_min_0_addr_19_reg_3347[2:0] <= 3'b011;
    regions_min_0_addr_20_reg_3352[2:0] <= 3'b100;
    regions_min_0_addr_21_reg_3357[2:0] <= 3'b101;
    regions_min_0_addr_22_reg_3362[2:0] <= 3'b110;
    regions_min_0_addr_23_reg_3367[2:0] <= 3'b111;
    tmp_195_cast_reg_3372[2:0] <= 3'b000;
    regions_min_1_addr_24_reg_3377[2:0] <= 3'b000;
    regions_min_1_addr_25_reg_3382[2:0] <= 3'b001;
    regions_min_1_addr_28_reg_3387[2:0] <= 3'b010;
    regions_min_1_addr_29_reg_3392[2:0] <= 3'b011;
    regions_min_1_addr_30_reg_3397[2:0] <= 3'b100;
    regions_min_1_addr_31_reg_3402[2:0] <= 3'b101;
    regions_min_1_addr_32_reg_3407[2:0] <= 3'b110;
    regions_min_1_addr_33_reg_3412[2:0] <= 3'b111;
    tmp_197_cast_reg_3417[2:0] <= 3'b000;
    regions_max_0_addr_16_reg_3422[2:0] <= 3'b000;
    regions_max_0_addr_17_reg_3427[2:0] <= 3'b001;
    regions_max_0_addr_18_reg_3432[2:0] <= 3'b010;
    regions_max_0_addr_19_reg_3437[2:0] <= 3'b011;
    regions_max_0_addr_20_reg_3442[2:0] <= 3'b100;
    regions_max_0_addr_21_reg_3447[2:0] <= 3'b101;
    regions_max_0_addr_22_reg_3452[2:0] <= 3'b110;
    regions_max_0_addr_23_reg_3457[2:0] <= 3'b111;
    tmp_199_cast_reg_3462[2:0] <= 3'b000;
    regions_max_1_addr_24_reg_3467[2:0] <= 3'b000;
    regions_max_1_addr_25_reg_3472[2:0] <= 3'b001;
    regions_max_1_addr_26_reg_3477[2:0] <= 3'b010;
    regions_max_1_addr_27_reg_3482[2:0] <= 3'b011;
    regions_max_1_addr_28_reg_3487[2:0] <= 3'b100;
    regions_max_1_addr_29_reg_3492[2:0] <= 3'b101;
    regions_max_1_addr_30_reg_3497[2:0] <= 3'b110;
    regions_max_1_addr_31_reg_3502[2:0] <= 3'b111;
    regions_center_0_addr_16_reg_3507[2:0] <= 3'b000;
    regions_center_0_addr_17_reg_3512[2:0] <= 3'b001;
    regions_center_0_addr_18_reg_3517[2:0] <= 3'b010;
    regions_center_0_addr_19_reg_3522[2:0] <= 3'b011;
    regions_center_0_addr_20_reg_3527[2:0] <= 3'b100;
    regions_center_0_addr_21_reg_3532[2:0] <= 3'b101;
    regions_center_0_addr_22_reg_3537[2:0] <= 3'b110;
    regions_center_0_addr_23_reg_3542[2:0] <= 3'b111;
    regions_center_1_addr_24_reg_3547[2:0] <= 3'b000;
    regions_center_1_addr_25_reg_3552[2:0] <= 3'b001;
    regions_center_1_addr_26_reg_3557[2:0] <= 3'b010;
    regions_center_1_addr_27_reg_3562[2:0] <= 3'b011;
    regions_center_1_addr_28_reg_3567[2:0] <= 3'b100;
    regions_center_1_addr_29_reg_3572[2:0] <= 3'b101;
    regions_center_1_addr_30_reg_3577[2:0] <= 3'b110;
    regions_center_1_addr_31_reg_3582[2:0] <= 3'b111;
    tmp_206_cast_reg_3587[2:0] <= 3'b000;
    tmp_208_cast_reg_3592[2:0] <= 3'b000;
    tmp_210_cast_reg_3597[2:0] <= 3'b000;
    tmp_212_cast_reg_3602[2:0] <= 3'b000;
    tmp_214_cast_reg_3607[2:0] <= 3'b000;
    tmp_216_cast_reg_3612[2:0] <= 3'b000;
end

endmodule //run_insert_point
