#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct  5 17:51:23 2021
# Process ID: 3881
# Current directory: /home/brandon/Documentos/p6/p6.runs/synth_1
# Command line: vivado -log alu4bits.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu4bits.tcl
# Log file: /home/brandon/Documentos/p6/p6.runs/synth_1/alu4bits.vds
# Journal file: /home/brandon/Documentos/p6/p6.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source alu4bits.tcl -notrace
Command: synth_design -top alu4bits -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3924
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2284.945 ; gain = 0.000 ; free physical = 494 ; free virtual = 4309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu4bits' [/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu4bits.vhd:13]
INFO: [Synth 8-3491] module 'alu1' declared at '/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu1.vhd:4' bound to instance 'element' of component 'alu1' [/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu4bits.vhd:25]
INFO: [Synth 8-638] synthesizing module 'alu1' [/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu1.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'alu1' (1#1) [/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu1.vhd:15]
INFO: [Synth 8-3491] module 'alu1' declared at '/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu1.vhd:4' bound to instance 'element' of component 'alu1' [/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu4bits.vhd:25]
INFO: [Synth 8-3491] module 'alu1' declared at '/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu1.vhd:4' bound to instance 'element' of component 'alu1' [/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu4bits.vhd:25]
INFO: [Synth 8-3491] module 'alu1' declared at '/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu1.vhd:4' bound to instance 'element' of component 'alu1' [/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu4bits.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'alu4bits' (2#1) [/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu4bits.vhd:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2284.945 ; gain = 0.000 ; free physical = 514 ; free virtual = 4347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2284.945 ; gain = 0.000 ; free physical = 504 ; free virtual = 4337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2292.883 ; gain = 7.938 ; free physical = 504 ; free virtual = 4337
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2292.883 ; gain = 7.938 ; free physical = 488 ; free virtual = 4321
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2292.883 ; gain = 7.938 ; free physical = 722 ; free virtual = 4045
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2292.883 ; gain = 7.938 ; free physical = 720 ; free virtual = 4044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2292.883 ; gain = 7.938 ; free physical = 718 ; free virtual = 4044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6030] Inout pin 'res[3]' is read and/or written without using tristate logic. Proper direction of connection may be wrongly inferred. Please use specific direction to avoid any incorrect logic issue [/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu4bits.vhd:6]
CRITICAL WARNING: [Synth 8-6030] Inout pin 'salida' is read and/or written without using tristate logic. Proper direction of connection may be wrongly inferred. Please use specific direction to avoid any incorrect logic issue [/home/brandon/Documentos/p6/p6.srcs/sources_1/new/alu4bits.vhd:6]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2292.883 ; gain = 7.938 ; free physical = 717 ; free virtual = 4050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2292.883 ; gain = 7.938 ; free physical = 717 ; free virtual = 4050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2292.883 ; gain = 7.938 ; free physical = 717 ; free virtual = 4050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2292.883 ; gain = 7.938 ; free physical = 717 ; free virtual = 4050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2292.883 ; gain = 7.938 ; free physical = 717 ; free virtual = 4050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2292.883 ; gain = 7.938 ; free physical = 717 ; free virtual = 4050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     9|
|2     |LUT4 |     4|
|3     |LUT6 |    12|
|4     |IBUF |    12|
|5     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    46|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2292.883 ; gain = 7.938 ; free physical = 717 ; free virtual = 4050
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2292.883 ; gain = 7.938 ; free physical = 718 ; free virtual = 4050
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2292.891 ; gain = 7.938 ; free physical = 719 ; free virtual = 4051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.891 ; gain = 0.000 ; free physical = 794 ; free virtual = 4130
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.891 ; gain = 0.000 ; free physical = 709 ; free virtual = 4055
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2292.891 ; gain = 8.012 ; free physical = 854 ; free virtual = 4201
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/brandon/Documentos/p6/p6.runs/synth_1/alu4bits.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu4bits_utilization_synth.rpt -pb alu4bits_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  5 17:52:26 2021...
