LIBRARY ieee;
USE std_logic_1164.all;

ENTITY part2 IS
	PORT(EN,CLK,CLR	: IN STD_LOGIC;
			NUM: BUFFER LOGIC_VECTOR);
END part2;

ARCHITECTURE Behavior of part2 IS
	SIGNAL COUNT: STD_LOGIC;
BEGIN 
	PROCESS(CLK)
	BEGIN
		IF CLR = '0' THEN
			Q <= 0;
		ELSIF CLK'EVENT AND CLK = '1' THEN
			IF  