Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov 30 15:46:08 2023
| Host         : Acer running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ModuleTop_timing_summary_routed.rpt -pb ModuleTop_timing_summary_routed.pb -rpx ModuleTop_timing_summary_routed.rpx -warn_on_violation
| Design       : ModuleTop
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   9           
TIMING-20  Warning   Non-clocked latch               1000        
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4800)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4800)
5. checking no_input_delay (8)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4800)
---------------------------
 There are 4800 register/latch pins with no clock driven by root clock pin: Team_valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4800)
---------------------------------------------------
 There are 4800 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.347      -15.765                    152                32665        0.028        0.000                      0                32665        2.750        0.000                       0                 13644  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.347      -15.765                    152                32665        0.028        0.000                      0                32665        2.750        0.000                       0                 13644  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          152  Failing Endpoints,  Worst Slack       -0.347ns,  Total Violation      -15.765ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 team_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DataInputBuffer_reg[84][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 1.850ns (22.871%)  route 6.239ns (77.129%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 10.720 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.643     2.937    clk
    SLICE_X53Y29         FDRE                                         r  team_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  team_index_reg[1]_rep__1/Q
                         net (fo=150, routed)         1.380     4.773    TradeHandler_inst/DataInputBuffer[0][4]_i_14_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.897 r  TradeHandler_inst/DataInputBuffer[0][6]_i_129/O
                         net (fo=1, routed)           0.498     5.394    TradeHandler_inst/DataInputBuffer[0][6]_i_129_n_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.518 r  TradeHandler_inst/DataInputBuffer[0][6]_i_83/O
                         net (fo=1, routed)           0.000     5.518    TradeHandler_inst/Team[0][42][6]
    SLICE_X40Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     5.730 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44/O
                         net (fo=2, routed)           1.411     7.141    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.299     7.440 r  TradeHandler_inst/DataInputBuffer[0][6]_i_19/O
                         net (fo=1, routed)           0.000     7.440    TradeHandler_inst/DataInputBuffer[0][6]_i_19_n_0
    SLICE_X54Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     7.654 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8/O
                         net (fo=1, routed)           0.942     8.596    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.297     8.893 r  TradeHandler_inst/DataInputBuffer[0][6]_i_3/O
                         net (fo=1, routed)           0.795     9.688    TradeHandler_inst/DataInputBuffer[0][6]_i_3_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.812 r  TradeHandler_inst/DataInputBuffer[0][6]_i_1/O
                         net (fo=110, routed)         1.214    11.026    TradeHandler_inst_n_145
    SLICE_X66Y53         FDRE                                         r  DataInputBuffer_reg[84][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.541    10.720    clk
    SLICE_X66Y53         FDRE                                         r  DataInputBuffer_reg[84][6]/C
                         clock pessimism              0.115    10.835    
                         clock uncertainty           -0.125    10.710    
    SLICE_X66Y53         FDRE (Setup_fdre_C_D)       -0.031    10.679    DataInputBuffer_reg[84][6]
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                 -0.347    

Slack (VIOLATED) :        -0.327ns  (required time - arrival time)
  Source:                 team_index_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DataInputBuffer_reg[75][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 1.855ns (23.325%)  route 6.098ns (76.675%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.711     3.005    clk
    SLICE_X57Y23         FDRE                                         r  team_index_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  team_index_reg[0]_rep__3/Q
                         net (fo=100, routed)         1.315     4.776    TradeHandler_inst/team_index_reg[1]_rep__2
    SLICE_X66Y13         LUT6 (Prop_lut6_I4_O)        0.124     4.900 r  TradeHandler_inst/DataInputBuffer[0][1]_i_124/O
                         net (fo=1, routed)           0.599     5.499    TradeHandler_inst/DataInputBuffer[0][1]_i_124_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.623 r  TradeHandler_inst/DataInputBuffer[0][1]_i_76/O
                         net (fo=1, routed)           0.000     5.623    TradeHandler_inst/Team[0][17][1]
    SLICE_X61Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     5.840 r  TradeHandler_inst/DataInputBuffer_reg[0][1]_i_40/O
                         net (fo=2, routed)           1.033     6.873    TradeHandler_inst/DataInputBuffer_reg[0][1]_i_40_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.299     7.172 r  TradeHandler_inst/DataInputBuffer[0][1]_i_17/O
                         net (fo=1, routed)           0.000     7.172    TradeHandler_inst/DataInputBuffer[0][1]_i_17_n_0
    SLICE_X51Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     7.384 r  TradeHandler_inst/DataInputBuffer_reg[0][1]_i_7/O
                         net (fo=1, routed)           1.023     8.407    TradeHandler_inst/DataInputBuffer_reg[0][1]_i_7_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.299     8.706 r  TradeHandler_inst/DataInputBuffer[0][1]_i_2/O
                         net (fo=1, routed)           0.839     9.545    TradeHandler_inst/DataInputBuffer[0][1]_i_2_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.669 r  TradeHandler_inst/DataInputBuffer[0][1]_i_1/O
                         net (fo=110, routed)         1.289    10.958    TradeHandler_inst_n_150
    SLICE_X47Y47         FDRE                                         r  DataInputBuffer_reg[75][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.495    10.675    clk
    SLICE_X47Y47         FDRE                                         r  DataInputBuffer_reg[75][1]/C
                         clock pessimism              0.129    10.803    
                         clock uncertainty           -0.125    10.678    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.047    10.631    DataInputBuffer_reg[75][1]
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                 -0.327    

Slack (VIOLATED) :        -0.321ns  (required time - arrival time)
  Source:                 team_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DataInputBuffer_reg[42][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 1.850ns (22.960%)  route 6.207ns (77.040%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 10.715 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.643     2.937    clk
    SLICE_X53Y29         FDRE                                         r  team_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  team_index_reg[1]_rep__1/Q
                         net (fo=150, routed)         1.380     4.773    TradeHandler_inst/DataInputBuffer[0][4]_i_14_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.897 r  TradeHandler_inst/DataInputBuffer[0][6]_i_129/O
                         net (fo=1, routed)           0.498     5.394    TradeHandler_inst/DataInputBuffer[0][6]_i_129_n_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.518 r  TradeHandler_inst/DataInputBuffer[0][6]_i_83/O
                         net (fo=1, routed)           0.000     5.518    TradeHandler_inst/Team[0][42][6]
    SLICE_X40Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     5.730 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44/O
                         net (fo=2, routed)           1.411     7.141    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.299     7.440 r  TradeHandler_inst/DataInputBuffer[0][6]_i_19/O
                         net (fo=1, routed)           0.000     7.440    TradeHandler_inst/DataInputBuffer[0][6]_i_19_n_0
    SLICE_X54Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     7.654 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8/O
                         net (fo=1, routed)           0.942     8.596    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.297     8.893 r  TradeHandler_inst/DataInputBuffer[0][6]_i_3/O
                         net (fo=1, routed)           0.795     9.688    TradeHandler_inst/DataInputBuffer[0][6]_i_3_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.812 r  TradeHandler_inst/DataInputBuffer[0][6]_i_1/O
                         net (fo=110, routed)         1.182    10.994    TradeHandler_inst_n_145
    SLICE_X54Y56         FDRE                                         r  DataInputBuffer_reg[42][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.536    10.715    clk
    SLICE_X54Y56         FDRE                                         r  DataInputBuffer_reg[42][6]/C
                         clock pessimism              0.115    10.830    
                         clock uncertainty           -0.125    10.705    
    SLICE_X54Y56         FDRE (Setup_fdre_C_D)       -0.031    10.674    DataInputBuffer_reg[42][6]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                 -0.321    

Slack (VIOLATED) :        -0.303ns  (required time - arrival time)
  Source:                 team_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DataInputBuffer_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 1.850ns (23.152%)  route 6.141ns (76.848%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.643     2.937    clk
    SLICE_X53Y29         FDRE                                         r  team_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  team_index_reg[1]_rep__1/Q
                         net (fo=150, routed)         1.380     4.773    TradeHandler_inst/DataInputBuffer[0][4]_i_14_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.897 r  TradeHandler_inst/DataInputBuffer[0][6]_i_129/O
                         net (fo=1, routed)           0.498     5.394    TradeHandler_inst/DataInputBuffer[0][6]_i_129_n_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.518 r  TradeHandler_inst/DataInputBuffer[0][6]_i_83/O
                         net (fo=1, routed)           0.000     5.518    TradeHandler_inst/Team[0][42][6]
    SLICE_X40Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     5.730 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44/O
                         net (fo=2, routed)           1.411     7.141    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.299     7.440 r  TradeHandler_inst/DataInputBuffer[0][6]_i_19/O
                         net (fo=1, routed)           0.000     7.440    TradeHandler_inst/DataInputBuffer[0][6]_i_19_n_0
    SLICE_X54Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     7.654 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8/O
                         net (fo=1, routed)           0.942     8.596    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.297     8.893 r  TradeHandler_inst/DataInputBuffer[0][6]_i_3/O
                         net (fo=1, routed)           0.795     9.688    TradeHandler_inst/DataInputBuffer[0][6]_i_3_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.812 r  TradeHandler_inst/DataInputBuffer[0][6]_i_1/O
                         net (fo=110, routed)         1.116    10.928    TradeHandler_inst_n_145
    SLICE_X59Y55         FDRE                                         r  DataInputBuffer_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.537    10.716    clk
    SLICE_X59Y55         FDRE                                         r  DataInputBuffer_reg[4][6]/C
                         clock pessimism              0.115    10.831    
                         clock uncertainty           -0.125    10.706    
    SLICE_X59Y55         FDRE (Setup_fdre_C_D)       -0.081    10.625    DataInputBuffer_reg[4][6]
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                 -0.303    

Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 team_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DataInputBuffer_reg[13][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 1.850ns (23.153%)  route 6.140ns (76.847%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 10.718 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.643     2.937    clk
    SLICE_X53Y29         FDRE                                         r  team_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  team_index_reg[1]_rep__1/Q
                         net (fo=150, routed)         1.380     4.773    TradeHandler_inst/DataInputBuffer[0][4]_i_14_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.897 r  TradeHandler_inst/DataInputBuffer[0][6]_i_129/O
                         net (fo=1, routed)           0.498     5.394    TradeHandler_inst/DataInputBuffer[0][6]_i_129_n_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.518 r  TradeHandler_inst/DataInputBuffer[0][6]_i_83/O
                         net (fo=1, routed)           0.000     5.518    TradeHandler_inst/Team[0][42][6]
    SLICE_X40Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     5.730 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44/O
                         net (fo=2, routed)           1.411     7.141    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.299     7.440 r  TradeHandler_inst/DataInputBuffer[0][6]_i_19/O
                         net (fo=1, routed)           0.000     7.440    TradeHandler_inst/DataInputBuffer[0][6]_i_19_n_0
    SLICE_X54Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     7.654 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8/O
                         net (fo=1, routed)           0.942     8.596    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.297     8.893 r  TradeHandler_inst/DataInputBuffer[0][6]_i_3/O
                         net (fo=1, routed)           0.795     9.688    TradeHandler_inst/DataInputBuffer[0][6]_i_3_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.812 r  TradeHandler_inst/DataInputBuffer[0][6]_i_1/O
                         net (fo=110, routed)         1.115    10.927    TradeHandler_inst_n_145
    SLICE_X60Y57         FDRE                                         r  DataInputBuffer_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.539    10.718    clk
    SLICE_X60Y57         FDRE                                         r  DataInputBuffer_reg[13][6]/C
                         clock pessimism              0.115    10.833    
                         clock uncertainty           -0.125    10.708    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)       -0.067    10.641    DataInputBuffer_reg[13][6]
  -------------------------------------------------------------------
                         required time                         10.641    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                 -0.287    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 team_index_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DataInputBuffer_reg[108][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 1.855ns (23.188%)  route 6.145ns (76.812%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 10.661 - 8.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.711     3.005    clk
    SLICE_X57Y23         FDRE                                         r  team_index_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  team_index_reg[0]_rep__3/Q
                         net (fo=100, routed)         1.315     4.776    TradeHandler_inst/team_index_reg[1]_rep__2
    SLICE_X66Y13         LUT6 (Prop_lut6_I4_O)        0.124     4.900 r  TradeHandler_inst/DataInputBuffer[0][1]_i_124/O
                         net (fo=1, routed)           0.599     5.499    TradeHandler_inst/DataInputBuffer[0][1]_i_124_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.623 r  TradeHandler_inst/DataInputBuffer[0][1]_i_76/O
                         net (fo=1, routed)           0.000     5.623    TradeHandler_inst/Team[0][17][1]
    SLICE_X61Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     5.840 r  TradeHandler_inst/DataInputBuffer_reg[0][1]_i_40/O
                         net (fo=2, routed)           1.033     6.873    TradeHandler_inst/DataInputBuffer_reg[0][1]_i_40_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.299     7.172 r  TradeHandler_inst/DataInputBuffer[0][1]_i_17/O
                         net (fo=1, routed)           0.000     7.172    TradeHandler_inst/DataInputBuffer[0][1]_i_17_n_0
    SLICE_X51Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     7.384 r  TradeHandler_inst/DataInputBuffer_reg[0][1]_i_7/O
                         net (fo=1, routed)           1.023     8.407    TradeHandler_inst/DataInputBuffer_reg[0][1]_i_7_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.299     8.706 r  TradeHandler_inst/DataInputBuffer[0][1]_i_2/O
                         net (fo=1, routed)           0.839     9.545    TradeHandler_inst/DataInputBuffer[0][1]_i_2_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.669 r  TradeHandler_inst/DataInputBuffer[0][1]_i_1/O
                         net (fo=110, routed)         1.336    11.005    TradeHandler_inst_n_150
    SLICE_X50Y46         FDRE                                         r  DataInputBuffer_reg[108][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.482    10.661    clk
    SLICE_X50Y46         FDRE                                         r  DataInputBuffer_reg[108][1]/C
                         clock pessimism              0.230    10.891    
                         clock uncertainty           -0.125    10.766    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)       -0.045    10.721    DataInputBuffer_reg[108][1]
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.278ns  (required time - arrival time)
  Source:                 team_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DataInputBuffer_reg[61][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 1.850ns (23.176%)  route 6.132ns (76.824%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 10.719 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.643     2.937    clk
    SLICE_X53Y29         FDRE                                         r  team_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  team_index_reg[1]_rep__1/Q
                         net (fo=150, routed)         1.380     4.773    TradeHandler_inst/DataInputBuffer[0][4]_i_14_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.897 r  TradeHandler_inst/DataInputBuffer[0][6]_i_129/O
                         net (fo=1, routed)           0.498     5.394    TradeHandler_inst/DataInputBuffer[0][6]_i_129_n_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.518 r  TradeHandler_inst/DataInputBuffer[0][6]_i_83/O
                         net (fo=1, routed)           0.000     5.518    TradeHandler_inst/Team[0][42][6]
    SLICE_X40Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     5.730 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44/O
                         net (fo=2, routed)           1.411     7.141    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.299     7.440 r  TradeHandler_inst/DataInputBuffer[0][6]_i_19/O
                         net (fo=1, routed)           0.000     7.440    TradeHandler_inst/DataInputBuffer[0][6]_i_19_n_0
    SLICE_X54Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     7.654 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8/O
                         net (fo=1, routed)           0.942     8.596    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.297     8.893 r  TradeHandler_inst/DataInputBuffer[0][6]_i_3/O
                         net (fo=1, routed)           0.795     9.688    TradeHandler_inst/DataInputBuffer[0][6]_i_3_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.812 r  TradeHandler_inst/DataInputBuffer[0][6]_i_1/O
                         net (fo=110, routed)         1.107    10.919    TradeHandler_inst_n_145
    SLICE_X61Y56         FDRE                                         r  DataInputBuffer_reg[61][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.540    10.719    clk
    SLICE_X61Y56         FDRE                                         r  DataInputBuffer_reg[61][6]/C
                         clock pessimism              0.115    10.834    
                         clock uncertainty           -0.125    10.709    
    SLICE_X61Y56         FDRE (Setup_fdre_C_D)       -0.067    10.642    DataInputBuffer_reg[61][6]
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                 -0.278    

Slack (VIOLATED) :        -0.272ns  (required time - arrival time)
  Source:                 team_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DataInputBuffer_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 1.850ns (23.193%)  route 6.126ns (76.807%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 10.719 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.643     2.937    clk
    SLICE_X53Y29         FDRE                                         r  team_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  team_index_reg[1]_rep__1/Q
                         net (fo=150, routed)         1.380     4.773    TradeHandler_inst/DataInputBuffer[0][4]_i_14_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.897 r  TradeHandler_inst/DataInputBuffer[0][6]_i_129/O
                         net (fo=1, routed)           0.498     5.394    TradeHandler_inst/DataInputBuffer[0][6]_i_129_n_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.518 r  TradeHandler_inst/DataInputBuffer[0][6]_i_83/O
                         net (fo=1, routed)           0.000     5.518    TradeHandler_inst/Team[0][42][6]
    SLICE_X40Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     5.730 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44/O
                         net (fo=2, routed)           1.411     7.141    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.299     7.440 r  TradeHandler_inst/DataInputBuffer[0][6]_i_19/O
                         net (fo=1, routed)           0.000     7.440    TradeHandler_inst/DataInputBuffer[0][6]_i_19_n_0
    SLICE_X54Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     7.654 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8/O
                         net (fo=1, routed)           0.942     8.596    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.297     8.893 r  TradeHandler_inst/DataInputBuffer[0][6]_i_3/O
                         net (fo=1, routed)           0.795     9.688    TradeHandler_inst/DataInputBuffer[0][6]_i_3_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.812 r  TradeHandler_inst/DataInputBuffer[0][6]_i_1/O
                         net (fo=110, routed)         1.101    10.913    TradeHandler_inst_n_145
    SLICE_X63Y55         FDRE                                         r  DataInputBuffer_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.540    10.719    clk
    SLICE_X63Y55         FDRE                                         r  DataInputBuffer_reg[6][6]/C
                         clock pessimism              0.115    10.834    
                         clock uncertainty           -0.125    10.709    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)       -0.067    10.642    DataInputBuffer_reg[6][6]
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                 -0.272    

Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 team_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DataInputBuffer_reg[41][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 1.850ns (22.860%)  route 6.243ns (77.140%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.643     2.937    clk
    SLICE_X53Y29         FDRE                                         r  team_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  team_index_reg[1]_rep__1/Q
                         net (fo=150, routed)         1.380     4.773    TradeHandler_inst/DataInputBuffer[0][4]_i_14_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.897 r  TradeHandler_inst/DataInputBuffer[0][6]_i_129/O
                         net (fo=1, routed)           0.498     5.394    TradeHandler_inst/DataInputBuffer[0][6]_i_129_n_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.518 r  TradeHandler_inst/DataInputBuffer[0][6]_i_83/O
                         net (fo=1, routed)           0.000     5.518    TradeHandler_inst/Team[0][42][6]
    SLICE_X40Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     5.730 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44/O
                         net (fo=2, routed)           1.411     7.141    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_44_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.299     7.440 r  TradeHandler_inst/DataInputBuffer[0][6]_i_19/O
                         net (fo=1, routed)           0.000     7.440    TradeHandler_inst/DataInputBuffer[0][6]_i_19_n_0
    SLICE_X54Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     7.654 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8/O
                         net (fo=1, routed)           0.942     8.596    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_8_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.297     8.893 r  TradeHandler_inst/DataInputBuffer[0][6]_i_3/O
                         net (fo=1, routed)           0.795     9.688    TradeHandler_inst/DataInputBuffer[0][6]_i_3_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.812 r  TradeHandler_inst/DataInputBuffer[0][6]_i_1/O
                         net (fo=110, routed)         1.217    11.030    TradeHandler_inst_n_145
    SLICE_X61Y49         FDRE                                         r  DataInputBuffer_reg[41][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.557    10.736    clk
    SLICE_X61Y49         FDRE                                         r  DataInputBuffer_reg[41][6]/C
                         clock pessimism              0.230    10.966    
                         clock uncertainty           -0.125    10.841    
    SLICE_X61Y49         FDRE (Setup_fdre_C_D)       -0.081    10.760    DataInputBuffer_reg[41][6]
  -------------------------------------------------------------------
                         required time                         10.760    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 team_index_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DataInputBuffer_reg[44][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 1.855ns (23.560%)  route 6.019ns (76.440%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.711     3.005    clk
    SLICE_X57Y23         FDRE                                         r  team_index_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  team_index_reg[0]_rep__3/Q
                         net (fo=100, routed)         1.315     4.776    TradeHandler_inst/team_index_reg[1]_rep__2
    SLICE_X66Y13         LUT6 (Prop_lut6_I4_O)        0.124     4.900 r  TradeHandler_inst/DataInputBuffer[0][1]_i_124/O
                         net (fo=1, routed)           0.599     5.499    TradeHandler_inst/DataInputBuffer[0][1]_i_124_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     5.623 r  TradeHandler_inst/DataInputBuffer[0][1]_i_76/O
                         net (fo=1, routed)           0.000     5.623    TradeHandler_inst/Team[0][17][1]
    SLICE_X61Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     5.840 r  TradeHandler_inst/DataInputBuffer_reg[0][1]_i_40/O
                         net (fo=2, routed)           1.033     6.873    TradeHandler_inst/DataInputBuffer_reg[0][1]_i_40_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.299     7.172 r  TradeHandler_inst/DataInputBuffer[0][1]_i_17/O
                         net (fo=1, routed)           0.000     7.172    TradeHandler_inst/DataInputBuffer[0][1]_i_17_n_0
    SLICE_X51Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     7.384 r  TradeHandler_inst/DataInputBuffer_reg[0][1]_i_7/O
                         net (fo=1, routed)           1.023     8.407    TradeHandler_inst/DataInputBuffer_reg[0][1]_i_7_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.299     8.706 r  TradeHandler_inst/DataInputBuffer[0][1]_i_2/O
                         net (fo=1, routed)           0.839     9.545    TradeHandler_inst/DataInputBuffer[0][1]_i_2_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.669 r  TradeHandler_inst/DataInputBuffer[0][1]_i_1/O
                         net (fo=110, routed)         1.210    10.879    TradeHandler_inst_n_150
    SLICE_X48Y49         FDRE                                         r  DataInputBuffer_reg[44][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.494    10.674    clk
    SLICE_X48Y49         FDRE                                         r  DataInputBuffer_reg[44][1]/C
                         clock pessimism              0.129    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)       -0.067    10.610    DataInputBuffer_reg[44][1]
  -------------------------------------------------------------------
                         required time                         10.610    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                 -0.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.383%)  route 0.217ns (60.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.554     0.890    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/Q
                         net (fo=2, routed)           0.217     1.248    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1090]_0[29]
    SLICE_X51Y88         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.818     1.184    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/aclk
    SLICE_X51Y88         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1086]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.071     1.220    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1086]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.212%)  route 0.216ns (62.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.551     0.887    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X48Y84         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1068]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1068]/Q
                         net (fo=1, routed)           0.216     1.231    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIC1
    SLICE_X50Y80         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.810     1.176    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X50Y80         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.201    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.612%)  route 0.224ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.554     0.890    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/Q
                         net (fo=2, routed)           0.224     1.255    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1090]_0[28]
    SLICE_X51Y88         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.818     1.184    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/aclk
    SLICE_X51Y88         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1085]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.075     1.224    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1085]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1035]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.947%)  route 0.167ns (53.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.552     0.888    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y93         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[30]/Q
                         net (fo=2, routed)           0.167     1.203    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[11]
    SLICE_X49Y92         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1035]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.823     1.189    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X49Y92         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1035]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.018     1.172    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1035]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.575     0.911    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y86         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.145     1.197    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD3
    SLICE_X66Y86         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.843     1.209    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X66Y86         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X66Y86         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.164    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.575     0.911    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y86         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.145     1.197    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD3
    SLICE_X66Y86         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.843     1.209    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X66Y86         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X66Y86         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.164    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.575     0.911    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y86         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.145     1.197    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD3
    SLICE_X66Y86         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.843     1.209    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X66Y86         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X66Y86         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.164    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.575     0.911    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y86         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.145     1.197    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD3
    SLICE_X66Y86         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.843     1.209    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X66Y86         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X66Y86         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.164    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.575     0.911    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y86         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.145     1.197    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD3
    SLICE_X66Y86         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.843     1.209    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X66Y86         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X66Y86         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.164    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.575     0.911    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y86         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.145     1.197    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD3
    SLICE_X66Y86         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.843     1.209    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X66Y86         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X66Y86         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.164    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y16    ringbuffer_inst/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y15    ringbuffer_inst/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y16    ringbuffer_inst/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y15    ringbuffer_inst/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X49Y39    DataInputBuffer_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X82Y44    DataInputBuffer_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X88Y55    DataInputBuffer_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X61Y48    DataInputBuffer_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X60Y42    DataInputBuffer_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y91    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch1
                            (input port)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 1.480ns (30.497%)  route 3.372ns (69.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch1 (IN)
                         net (fo=0)                   0.000     0.000    switch1
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switch1_IBUF_inst/O
                         net (fo=1, routed)           3.372     4.852    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X67Y98         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.542     2.721    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X67Y98         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.332ns  (logic 1.530ns (35.323%)  route 2.802ns (64.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  switch3_IBUF_inst/O
                         net (fo=1, routed)           2.802     4.332    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X66Y97         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.542     2.721    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y97         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 switch0
                            (input port)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.707ns  (logic 1.468ns (39.584%)  route 2.240ns (60.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  switch0 (IN)
                         net (fo=0)                   0.000     0.000    switch0
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  switch0_IBUF_inst/O
                         net (fo=1, routed)           2.240     3.707    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X67Y103        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.715     2.894    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X67Y103        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 switch2
                            (input port)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.673ns  (logic 1.531ns (41.694%)  route 2.142ns (58.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switch2 (IN)
                         net (fo=0)                   0.000     0.000    switch2
    W13                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  switch2_IBUF_inst/O
                         net (fo=1, routed)           2.142     3.673    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X80Y96         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.545     2.724    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X80Y96         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 0.124ns (5.905%)  route 1.976ns (94.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.976     1.976    zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.124     2.100 r  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.100    zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X66Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.526     2.705    zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X66Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.045ns (4.819%)  route 0.889ns (95.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.889     0.889    zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045     0.934 r  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.934    zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X66Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.833     1.199    zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X66Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 switch0
                            (input port)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.236ns (18.761%)  route 1.020ns (81.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  switch0 (IN)
                         net (fo=0)                   0.000     0.000    switch0
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  switch0_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.255    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X67Y103        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.934     1.300    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X67Y103        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 switch2
                            (input port)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.299ns (23.518%)  route 0.972ns (76.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switch2 (IN)
                         net (fo=0)                   0.000     0.000    switch2
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  switch2_IBUF_inst/O
                         net (fo=1, routed)           0.972     1.270    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X80Y96         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.852     1.218    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X80Y96         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.297ns (18.305%)  route 1.328ns (81.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  switch3_IBUF_inst/O
                         net (fo=1, routed)           1.328     1.625    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X66Y97         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.849     1.215    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y97         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 switch1
                            (input port)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.843ns  (logic 0.248ns (13.434%)  route 1.595ns (86.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch1 (IN)
                         net (fo=0)                   0.000     0.000    switch1
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  switch1_IBUF_inst/O
                         net (fo=1, routed)           1.595     1.843    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X67Y98         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.849     1.215    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X67Y98         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.611ns  (logic 0.671ns (10.150%)  route 5.940ns (89.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.893     3.187    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.518     3.705 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          5.408     9.113    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.153     9.266 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     9.798    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X82Y89         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.544     2.723    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X82Y89         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.611ns  (logic 0.671ns (10.150%)  route 5.940ns (89.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.893     3.187    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.518     3.705 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          5.408     9.113    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.153     9.266 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     9.798    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X82Y89         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.544     2.723    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X82Y89         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.611ns  (logic 0.671ns (10.150%)  route 5.940ns (89.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.893     3.187    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.518     3.705 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          5.408     9.113    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.153     9.266 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     9.798    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X82Y89         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.544     2.723    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X82Y89         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.530ns  (logic 0.642ns (9.831%)  route 5.888ns (90.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.893     3.187    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.518     3.705 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          5.408     9.113    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.237 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.480     9.717    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X83Y88         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.543     2.722    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X83Y88         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.530ns  (logic 0.642ns (9.831%)  route 5.888ns (90.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.893     3.187    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.518     3.705 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          5.408     9.113    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.237 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.480     9.717    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X83Y88         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.543     2.722    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X83Y88         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.530ns  (logic 0.642ns (9.831%)  route 5.888ns (90.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.893     3.187    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.518     3.705 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          5.408     9.113    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.237 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.480     9.717    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X83Y88         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.543     2.722    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X83Y88         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.079ns  (logic 0.642ns (10.560%)  route 5.437ns (89.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.893     3.187    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.518     3.705 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.909     8.614    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X82Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.738 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.529     9.266    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X82Y86         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.541     2.720    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X82Y86         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.079ns  (logic 0.642ns (10.560%)  route 5.437ns (89.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.893     3.187    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.518     3.705 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.909     8.614    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X82Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.738 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.529     9.266    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X82Y86         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.541     2.720    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X82Y86         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.079ns  (logic 0.642ns (10.560%)  route 5.437ns (89.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.893     3.187    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.518     3.705 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.909     8.614    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X82Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.738 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.529     9.266    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X82Y86         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.541     2.720    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X82Y86         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.585ns  (logic 0.672ns (12.033%)  route 4.913ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.893     3.187    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.518     3.705 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.277     7.982    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y75         LUT1 (Prop_lut1_I0_O)        0.154     8.136 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.636     8.772    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X67Y75         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.524     2.703    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X67Y75         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.406%)  route 0.527ns (71.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.651     0.987    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.347     1.498    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y121        LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.180     1.723    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y121        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.919     1.285    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y121        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.406%)  route 0.527ns (71.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.651     0.987    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.347     1.498    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y121        LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.180     1.723    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y121        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.919     1.285    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y121        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.406%)  route 0.527ns (71.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.651     0.987    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.347     1.498    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y121        LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.180     1.723    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y121        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.919     1.285    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y121        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.360%)  route 0.528ns (71.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.651     0.987    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.347     1.498    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y121        LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.181     1.724    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X56Y121        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.921     1.287    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X56Y121        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.360%)  route 0.528ns (71.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.651     0.987    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.347     1.498    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y121        LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.181     1.724    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X56Y121        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.921     1.287    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X56Y121        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.360%)  route 0.528ns (71.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.651     0.987    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.347     1.498    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y121        LUT1 (Prop_lut1_I0_O)        0.045     1.543 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.181     1.724    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X56Y121        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.921     1.287    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X56Y121        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.208ns (25.967%)  route 0.593ns (74.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.651     0.987    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.416     1.567    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.044     1.611 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.788    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X67Y115        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.928     1.294    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X67Y115        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.208ns (25.967%)  route 0.593ns (74.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.651     0.987    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.416     1.567    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.044     1.611 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.788    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X67Y115        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.928     1.294    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X67Y115        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.208ns (25.967%)  route 0.593ns (74.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.651     0.987    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.416     1.567    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.044     1.611 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.788    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X67Y115        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.928     1.294    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X67Y115        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.240%)  route 0.653ns (75.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.651     0.987    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y121        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.416     1.567    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y115        LUT1 (Prop_lut1_I0_O)        0.045     1.612 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.237     1.849    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X63Y114        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.929     1.295    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y114        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_MS_SLV
                            (input port)
  Destination:            io_Serial
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.940ns  (logic 5.242ns (43.903%)  route 6.698ns (56.097%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  i_MS_SLV (IN)
                         net (fo=0)                   0.000     0.000    i_MS_SLV
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  i_MS_SLV_IBUF_inst/O
                         net (fo=6, routed)           3.175     4.676    zynq_ps_interface_inst/i_MS_SLV_IBUF
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     4.800 f  zynq_ps_interface_inst/io_Serial_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.523     8.324    io_Serial_IOBUF_inst/T
    V12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.616    11.940 r  io_Serial_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.940    io_Serial
    V12                                                               r  io_Serial (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_MS_SLV
                            (input port)
  Destination:            io_Serial
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.158ns  (logic 1.138ns (27.372%)  route 3.020ns (72.628%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_MS_SLV (IN)
                         net (fo=0)                   0.000     0.000    i_MS_SLV
    J15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_MS_SLV_IBUF_inst/O
                         net (fo=6, routed)           1.474     1.743    zynq_ps_interface_inst/i_MS_SLV_IBUF
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.788 r  zynq_ps_interface_inst/io_Serial_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.546     3.334    io_Serial_IOBUF_inst/T
    V12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.158 r  io_Serial_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.158    io_Serial
    V12                                                               r  io_Serial (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay          4801 Endpoints
Min Delay          4801 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            io_Serial
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.907ns  (logic 4.390ns (49.295%)  route 4.516ns (50.705%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.650     2.944    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y92         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.478     3.422 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=7, routed)           0.993     4.415    zynq_ps_interface_inst/PS_to_PL_buffer[0]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.296     4.711 f  zynq_ps_interface_inst/io_Serial_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.523     8.234    io_Serial_IOBUF_inst/T
    V12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.616    11.851 r  io_Serial_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.851    io_Serial
    V12                                                               r  io_Serial (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[1][33][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[1][33][13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.102ns  (logic 0.456ns (21.690%)  route 1.646ns (78.310%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.731     3.025    clk
    SLICE_X88Y33         FDRE                                         r  Team_new_reg[1][33][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Team_new_reg[1][33][13]/Q
                         net (fo=1, routed)           1.646     5.127    Team_new_reg_n_0_[1][33][13]
    SLICE_X71Y33         LDCE                                         r  Team_reg[1][33][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[2][11][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[2][11][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.960ns  (logic 0.456ns (23.268%)  route 1.504ns (76.732%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.736     3.030    clk
    SLICE_X28Y31         FDRE                                         r  Team_new_reg[2][11][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  Team_new_reg[2][11][12]/Q
                         net (fo=1, routed)           1.504     4.990    Team_new_reg_n_0_[2][11][12]
    SLICE_X48Y28         LDCE                                         r  Team_reg[2][11][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[0][11][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[0][11][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.858ns  (logic 0.456ns (24.543%)  route 1.402ns (75.457%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.738     3.032    clk
    SLICE_X31Y32         FDRE                                         r  Team_new_reg[0][11][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.456     3.488 r  Team_new_reg[0][11][12]/Q
                         net (fo=1, routed)           1.402     4.890    Team_new_reg_n_0_[0][11][12]
    SLICE_X52Y28         LDCE                                         r  Team_reg[0][11][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[1][11][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[1][11][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.777ns  (logic 0.456ns (25.668%)  route 1.321ns (74.332%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.735     3.029    clk
    SLICE_X25Y21         FDRE                                         r  Team_new_reg[1][11][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  Team_new_reg[1][11][12]/Q
                         net (fo=1, routed)           1.321     4.806    Team_new_reg_n_0_[1][11][12]
    SLICE_X44Y22         LDCE                                         r  Team_reg[1][11][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[3][11][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[3][11][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.731ns  (logic 0.456ns (26.348%)  route 1.275ns (73.652%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.746     3.040    clk
    SLICE_X27Y11         FDRE                                         r  Team_new_reg[3][11][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y11         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  Team_new_reg[3][11][1]/Q
                         net (fo=1, routed)           1.275     4.771    Team_new_reg_n_0_[3][11][1]
    SLICE_X46Y11         LDCE                                         r  Team_reg[3][11][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[2][44][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[2][44][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.754ns  (logic 0.456ns (25.991%)  route 1.298ns (74.009%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.715     3.009    clk
    SLICE_X63Y52         FDRE                                         r  Team_new_reg[2][44][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  Team_new_reg[2][44][0]/Q
                         net (fo=1, routed)           1.298     4.763    Team_new_reg_n_0_[2][44][0]
    SLICE_X39Y46         LDCE                                         r  Team_reg[2][44][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[3][12][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[3][12][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.691ns  (logic 0.518ns (30.641%)  route 1.173ns (69.359%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.663     2.957    clk
    SLICE_X42Y13         FDRE                                         r  Team_new_reg[3][12][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518     3.475 r  Team_new_reg[3][12][0]/Q
                         net (fo=1, routed)           1.173     4.648    Team_new_reg_n_0_[3][12][0]
    SLICE_X42Y27         LDCE                                         r  Team_reg[3][12][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[4][11][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[4][11][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.685ns  (logic 0.518ns (30.744%)  route 1.167ns (69.256%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.656     2.950    clk
    SLICE_X34Y20         FDRE                                         r  Team_new_reg[4][11][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     3.468 r  Team_new_reg[4][11][12]/Q
                         net (fo=1, routed)           1.167     4.635    Team_new_reg_n_0_[4][11][12]
    SLICE_X50Y25         LDCE                                         r  Team_reg[4][11][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[4][26][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[4][26][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.668ns  (logic 0.456ns (27.346%)  route 1.212ns (72.654%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.648     2.942    clk
    SLICE_X52Y16         FDRE                                         r  Team_new_reg[4][26][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  Team_new_reg[4][26][0]/Q
                         net (fo=1, routed)           1.212     4.610    Team_new_reg_n_0_[4][26][0]
    SLICE_X51Y25         LDCE                                         r  Team_reg[4][26][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Team_new_reg[0][8][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[0][8][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.552     0.888    clk
    SLICE_X40Y21         FDRE                                         r  Team_new_reg[0][8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  Team_new_reg[0][8][9]/Q
                         net (fo=1, routed)           0.059     1.075    Team_new_reg_n_0_[0][8][9]
    SLICE_X41Y21         LDCE                                         r  Team_reg[0][8][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[4][39][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[4][39][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.558     0.894    clk
    SLICE_X41Y35         FDRE                                         r  Team_new_reg[4][39][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  Team_new_reg[4][39][8]/Q
                         net (fo=1, routed)           0.059     1.081    Team_new_reg_n_0_[4][39][8]
    SLICE_X40Y35         LDCE                                         r  Team_reg[4][39][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[0][6][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[0][6][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.559     0.895    clk
    SLICE_X40Y12         FDRE                                         r  Team_new_reg[0][6][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  Team_new_reg[0][6][15]/Q
                         net (fo=1, routed)           0.059     1.082    Team_new_reg_n_0_[0][6][15]
    SLICE_X41Y12         LDCE                                         r  Team_reg[0][6][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[1][7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[1][7][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.561     0.897    clk
    SLICE_X46Y8          FDRE                                         r  Team_new_reg[1][7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.148     1.045 r  Team_new_reg[1][7][3]/Q
                         net (fo=1, routed)           0.059     1.103    Team_new_reg_n_0_[1][7][3]
    SLICE_X47Y8          LDCE                                         r  Team_reg[1][7][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[1][5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[1][5][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.581     0.917    clk
    SLICE_X72Y18         FDRE                                         r  Team_new_reg[1][5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y18         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  Team_new_reg[1][5][3]/Q
                         net (fo=1, routed)           0.059     1.104    Team_new_reg_n_0_[1][5][3]
    SLICE_X73Y18         LDCE                                         r  Team_reg[1][5][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[4][0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[4][0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.583     0.919    clk
    SLICE_X61Y10         FDRE                                         r  Team_new_reg[4][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  Team_new_reg[4][0][3]/Q
                         net (fo=1, routed)           0.059     1.106    Team_new_reg_n_0_[4][0][3]
    SLICE_X60Y10         LDCE                                         r  Team_reg[4][0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[5][25][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[5][25][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.580     0.916    clk
    SLICE_X88Y28         FDRE                                         r  Team_new_reg[5][25][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y28         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  Team_new_reg[5][25][7]/Q
                         net (fo=1, routed)           0.064     1.107    Team_new_reg_n_0_[5][25][7]
    SLICE_X89Y28         LDCE                                         r  Team_reg[5][25][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[4][20][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[4][20][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.585     0.921    clk
    SLICE_X63Y4          FDRE                                         r  Team_new_reg[4][20][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDRE (Prop_fdre_C_Q)         0.128     1.049 r  Team_new_reg[4][20][6]/Q
                         net (fo=1, routed)           0.059     1.108    Team_new_reg_n_0_[4][20][6]
    SLICE_X62Y4          LDCE                                         r  Team_reg[4][20][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[4][0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[4][0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.583     0.919    clk
    SLICE_X61Y10         FDRE                                         r  Team_new_reg[4][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  Team_new_reg[4][0][4]/Q
                         net (fo=1, routed)           0.062     1.109    Team_new_reg_n_0_[4][0][4]
    SLICE_X60Y10         LDCE                                         r  Team_reg[4][0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Team_new_reg[5][34][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Team_reg[5][34][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.582     0.918    clk
    SLICE_X64Y37         FDRE                                         r  Team_new_reg[5][34][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  Team_new_reg[5][34][7]/Q
                         net (fo=1, routed)           0.064     1.109    Team_new_reg_n_0_[5][34][7]
    SLICE_X65Y37         LDCE                                         r  Team_reg[5][34][7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          6619 Endpoints
Min Delay          6619 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            Team_new_reg[1][35][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.770ns  (logic 1.489ns (3.652%)  route 39.281ns (96.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  resetbutton_IBUF_inst/O
                         net (fo=4805, routed)       39.281    40.770    resetbutton_IBUF
    SLICE_X86Y37         FDRE                                         r  Team_new_reg[1][35][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.559     2.738    clk
    SLICE_X86Y37         FDRE                                         r  Team_new_reg[1][35][10]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            Team_new_reg[1][35][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.770ns  (logic 1.489ns (3.652%)  route 39.281ns (96.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  resetbutton_IBUF_inst/O
                         net (fo=4805, routed)       39.281    40.770    resetbutton_IBUF
    SLICE_X86Y37         FDRE                                         r  Team_new_reg[1][35][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.559     2.738    clk
    SLICE_X86Y37         FDRE                                         r  Team_new_reg[1][35][3]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            Team_new_reg[2][32][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.770ns  (logic 1.489ns (3.652%)  route 39.281ns (96.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  resetbutton_IBUF_inst/O
                         net (fo=4805, routed)       39.281    40.770    resetbutton_IBUF
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.559     2.738    clk
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][10]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            Team_new_reg[2][32][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.770ns  (logic 1.489ns (3.652%)  route 39.281ns (96.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  resetbutton_IBUF_inst/O
                         net (fo=4805, routed)       39.281    40.770    resetbutton_IBUF
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.559     2.738    clk
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][13]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            Team_new_reg[2][32][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.770ns  (logic 1.489ns (3.652%)  route 39.281ns (96.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  resetbutton_IBUF_inst/O
                         net (fo=4805, routed)       39.281    40.770    resetbutton_IBUF
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.559     2.738    clk
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][14]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            Team_new_reg[2][32][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.770ns  (logic 1.489ns (3.652%)  route 39.281ns (96.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  resetbutton_IBUF_inst/O
                         net (fo=4805, routed)       39.281    40.770    resetbutton_IBUF
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.559     2.738    clk
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][15]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            Team_new_reg[2][32][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.770ns  (logic 1.489ns (3.652%)  route 39.281ns (96.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  resetbutton_IBUF_inst/O
                         net (fo=4805, routed)       39.281    40.770    resetbutton_IBUF
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.559     2.738    clk
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][2]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            Team_new_reg[2][32][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.770ns  (logic 1.489ns (3.652%)  route 39.281ns (96.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  resetbutton_IBUF_inst/O
                         net (fo=4805, routed)       39.281    40.770    resetbutton_IBUF
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.559     2.738    clk
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][3]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            Team_new_reg[2][32][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.770ns  (logic 1.489ns (3.652%)  route 39.281ns (96.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  resetbutton_IBUF_inst/O
                         net (fo=4805, routed)       39.281    40.770    resetbutton_IBUF
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.559     2.738    clk
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][7]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            Team_new_reg[2][32][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.770ns  (logic 1.489ns (3.652%)  route 39.281ns (96.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  resetbutton_IBUF_inst/O
                         net (fo=4805, routed)       39.281    40.770    resetbutton_IBUF
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       1.559     2.738    clk
    SLICE_X87Y37         FDRE                                         r  Team_new_reg[2][32][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Team_reg[4][35][11]/G
                            (positive level-sensitive latch)
  Destination:            DataInputBuffer_reg[40][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.600ns (42.446%)  route 0.814ns (57.554%))
  Logic Levels:           7  (LDCE=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y37         LDCE                         0.000     0.000 r  Team_reg[4][35][11]/G
    SLICE_X74Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Team_reg[4][35][11]/Q
                         net (fo=1, routed)           0.209     0.367    TradeHandler_inst/DataInputBuffer_reg[0][15]_i_55_3[11]
    SLICE_X74Y37         LUT5 (Prop_lut5_I2_O)        0.045     0.412 r  TradeHandler_inst/DataInputBuffer[0][11]_i_76/O
                         net (fo=1, routed)           0.000     0.412    TradeHandler_inst/Team[0][35][11]
    SLICE_X74Y37         MUXF7 (Prop_muxf7_I1_O)      0.065     0.477 r  TradeHandler_inst/DataInputBuffer_reg[0][11]_i_40/O
                         net (fo=2, routed)           0.175     0.652    TradeHandler_inst/DataInputBuffer_reg[0][11]_i_40_n_0
    SLICE_X75Y39         LUT6 (Prop_lut6_I3_O)        0.108     0.760 r  TradeHandler_inst/DataInputBuffer[0][11]_i_24/O
                         net (fo=1, routed)           0.000     0.760    TradeHandler_inst/DataInputBuffer[0][11]_i_24_n_0
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I0_O)      0.071     0.831 r  TradeHandler_inst/DataInputBuffer_reg[0][11]_i_11/O
                         net (fo=1, routed)           0.244     1.075    TradeHandler_inst/DataInputBuffer_reg[0][11]_i_11_n_0
    SLICE_X77Y39         LUT6 (Prop_lut6_I1_O)        0.108     1.183 r  TradeHandler_inst/DataInputBuffer[0][11]_i_4/O
                         net (fo=1, routed)           0.186     1.369    TradeHandler_inst/DataInputBuffer[0][11]_i_4_n_0
    SLICE_X77Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.414 r  TradeHandler_inst/DataInputBuffer[0][11]_i_1/O
                         net (fo=110, routed)         0.000     1.414    TradeHandler_inst_n_140
    SLICE_X77Y45         FDRE                                         r  DataInputBuffer_reg[40][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.857     1.223    clk
    SLICE_X77Y45         FDRE                                         r  DataInputBuffer_reg[40][11]/C

Slack:                    inf
  Source:                 Team_reg[5][49][7]/G
                            (positive level-sensitive latch)
  Destination:            DataInputBuffer_reg[50][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.421ns (27.005%)  route 1.138ns (72.995%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y42         LDCE                         0.000     0.000 r  Team_reg[5][49][7]/G
    SLICE_X95Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Team_reg[5][49][7]/Q
                         net (fo=1, routed)           0.670     0.828    TradeHandler_inst/DataInputBuffer_reg[0][15]_i_20_3[7]
    SLICE_X61Y43         LUT5 (Prop_lut5_I0_O)        0.045     0.873 r  TradeHandler_inst/DataInputBuffer[0][7]_i_14/O
                         net (fo=1, routed)           0.000     0.873    TradeHandler_inst/Team[0][49][7]
    SLICE_X61Y43         MUXF7 (Prop_muxf7_I1_O)      0.065     0.938 r  TradeHandler_inst/DataInputBuffer_reg[0][7]_i_5/O
                         net (fo=2, routed)           0.258     1.196    TradeHandler_inst/DataInputBuffer_reg[0][7]_i_5_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.108     1.304 r  TradeHandler_inst/DataInputBuffer[0][7]_i_2/O
                         net (fo=1, routed)           0.210     1.514    TradeHandler_inst/DataInputBuffer[0][7]_i_2_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.559 r  TradeHandler_inst/DataInputBuffer[0][7]_i_1/O
                         net (fo=110, routed)         0.000     1.559    TradeHandler_inst_n_144
    SLICE_X57Y46         FDRE                                         r  DataInputBuffer_reg[50][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.852     1.218    clk
    SLICE_X57Y46         FDRE                                         r  DataInputBuffer_reg[50][7]/C

Slack:                    inf
  Source:                 Team_reg[4][48][6]/G
                            (positive level-sensitive latch)
  Destination:            DataInputBuffer_reg[73][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.418ns (26.730%)  route 1.146ns (73.270%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         LDCE                         0.000     0.000 r  Team_reg[4][48][6]/G
    SLICE_X75Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Team_reg[4][48][6]/Q
                         net (fo=1, routed)           0.262     0.420    TradeHandler_inst/DataInputBuffer_reg[0][15]_i_20_2[6]
    SLICE_X71Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.465 r  TradeHandler_inst/DataInputBuffer[0][6]_i_22/O
                         net (fo=1, routed)           0.000     0.465    TradeHandler_inst/Team[0][48][6]
    SLICE_X71Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.527 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_10/O
                         net (fo=2, routed)           0.295     0.822    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_10_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.108     0.930 r  TradeHandler_inst/DataInputBuffer[0][6]_i_4/O
                         net (fo=1, routed)           0.274     1.205    TradeHandler_inst/DataInputBuffer[0][6]_i_4_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.250 r  TradeHandler_inst/DataInputBuffer[0][6]_i_1/O
                         net (fo=110, routed)         0.314     1.564    TradeHandler_inst_n_145
    SLICE_X56Y52         FDRE                                         r  DataInputBuffer_reg[73][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.848     1.214    clk
    SLICE_X56Y52         FDRE                                         r  DataInputBuffer_reg[73][6]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            Team_new_reg[3][48][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.257ns (16.286%)  route 1.319ns (83.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  resetbutton_IBUF_inst/O
                         net (fo=4805, routed)        1.319     1.576    resetbutton_IBUF
    SLICE_X102Y47        FDRE                                         r  Team_new_reg[3][48][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.885     1.251    clk
    SLICE_X102Y47        FDRE                                         r  Team_new_reg[3][48][5]/C

Slack:                    inf
  Source:                 Team_reg[4][48][6]/G
                            (positive level-sensitive latch)
  Destination:            DataInputBuffer_reg[76][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.418ns (26.438%)  route 1.163ns (73.562%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         LDCE                         0.000     0.000 r  Team_reg[4][48][6]/G
    SLICE_X75Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Team_reg[4][48][6]/Q
                         net (fo=1, routed)           0.262     0.420    TradeHandler_inst/DataInputBuffer_reg[0][15]_i_20_2[6]
    SLICE_X71Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.465 r  TradeHandler_inst/DataInputBuffer[0][6]_i_22/O
                         net (fo=1, routed)           0.000     0.465    TradeHandler_inst/Team[0][48][6]
    SLICE_X71Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.527 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_10/O
                         net (fo=2, routed)           0.295     0.822    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_10_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.108     0.930 r  TradeHandler_inst/DataInputBuffer[0][6]_i_4/O
                         net (fo=1, routed)           0.274     1.205    TradeHandler_inst/DataInputBuffer[0][6]_i_4_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.250 r  TradeHandler_inst/DataInputBuffer[0][6]_i_1/O
                         net (fo=110, routed)         0.331     1.581    TradeHandler_inst_n_145
    SLICE_X55Y52         FDRE                                         r  DataInputBuffer_reg[76][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.846     1.212    clk
    SLICE_X55Y52         FDRE                                         r  DataInputBuffer_reg[76][6]/C

Slack:                    inf
  Source:                 Team_reg[4][48][6]/G
                            (positive level-sensitive latch)
  Destination:            DataInputBuffer_reg[74][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.418ns (26.438%)  route 1.163ns (73.562%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         LDCE                         0.000     0.000 r  Team_reg[4][48][6]/G
    SLICE_X75Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Team_reg[4][48][6]/Q
                         net (fo=1, routed)           0.262     0.420    TradeHandler_inst/DataInputBuffer_reg[0][15]_i_20_2[6]
    SLICE_X71Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.465 r  TradeHandler_inst/DataInputBuffer[0][6]_i_22/O
                         net (fo=1, routed)           0.000     0.465    TradeHandler_inst/Team[0][48][6]
    SLICE_X71Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.527 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_10/O
                         net (fo=2, routed)           0.295     0.822    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_10_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.108     0.930 r  TradeHandler_inst/DataInputBuffer[0][6]_i_4/O
                         net (fo=1, routed)           0.274     1.205    TradeHandler_inst/DataInputBuffer[0][6]_i_4_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.250 r  TradeHandler_inst/DataInputBuffer[0][6]_i_1/O
                         net (fo=110, routed)         0.331     1.581    TradeHandler_inst_n_145
    SLICE_X59Y52         FDRE                                         r  DataInputBuffer_reg[74][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.848     1.214    clk
    SLICE_X59Y52         FDRE                                         r  DataInputBuffer_reg[74][6]/C

Slack:                    inf
  Source:                 Team_reg[4][48][6]/G
                            (positive level-sensitive latch)
  Destination:            DataInputBuffer_reg[91][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.418ns (26.438%)  route 1.163ns (73.562%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         LDCE                         0.000     0.000 r  Team_reg[4][48][6]/G
    SLICE_X75Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Team_reg[4][48][6]/Q
                         net (fo=1, routed)           0.262     0.420    TradeHandler_inst/DataInputBuffer_reg[0][15]_i_20_2[6]
    SLICE_X71Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.465 r  TradeHandler_inst/DataInputBuffer[0][6]_i_22/O
                         net (fo=1, routed)           0.000     0.465    TradeHandler_inst/Team[0][48][6]
    SLICE_X71Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     0.527 r  TradeHandler_inst/DataInputBuffer_reg[0][6]_i_10/O
                         net (fo=2, routed)           0.295     0.822    TradeHandler_inst/DataInputBuffer_reg[0][6]_i_10_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.108     0.930 r  TradeHandler_inst/DataInputBuffer[0][6]_i_4/O
                         net (fo=1, routed)           0.274     1.205    TradeHandler_inst/DataInputBuffer[0][6]_i_4_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.250 r  TradeHandler_inst/DataInputBuffer[0][6]_i_1/O
                         net (fo=110, routed)         0.331     1.581    TradeHandler_inst_n_145
    SLICE_X58Y52         FDRE                                         r  DataInputBuffer_reg[91][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.848     1.214    clk
    SLICE_X58Y52         FDRE                                         r  DataInputBuffer_reg[91][6]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            Team_new_reg[1][33][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.257ns (16.203%)  route 1.327ns (83.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  resetbutton_IBUF_inst/O
                         net (fo=4805, routed)        1.327     1.584    resetbutton_IBUF
    SLICE_X94Y49         FDRE                                         r  Team_new_reg[1][33][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.884     1.250    clk
    SLICE_X94Y49         FDRE                                         r  Team_new_reg[1][33][11]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            Team_new_reg[1][33][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.257ns (16.203%)  route 1.327ns (83.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  resetbutton_IBUF_inst/O
                         net (fo=4805, routed)        1.327     1.584    resetbutton_IBUF
    SLICE_X94Y49         FDRE                                         r  Team_new_reg[1][33][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.884     1.250    clk
    SLICE_X94Y49         FDRE                                         r  Team_new_reg[1][33][5]/C

Slack:                    inf
  Source:                 Team_reg[4][35][11]/G
                            (positive level-sensitive latch)
  Destination:            DataInputBuffer_reg[33][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.600ns (37.086%)  route 1.018ns (62.914%))
  Logic Levels:           7  (LDCE=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y37         LDCE                         0.000     0.000 r  Team_reg[4][35][11]/G
    SLICE_X74Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Team_reg[4][35][11]/Q
                         net (fo=1, routed)           0.209     0.367    TradeHandler_inst/DataInputBuffer_reg[0][15]_i_55_3[11]
    SLICE_X74Y37         LUT5 (Prop_lut5_I2_O)        0.045     0.412 r  TradeHandler_inst/DataInputBuffer[0][11]_i_76/O
                         net (fo=1, routed)           0.000     0.412    TradeHandler_inst/Team[0][35][11]
    SLICE_X74Y37         MUXF7 (Prop_muxf7_I1_O)      0.065     0.477 r  TradeHandler_inst/DataInputBuffer_reg[0][11]_i_40/O
                         net (fo=2, routed)           0.175     0.652    TradeHandler_inst/DataInputBuffer_reg[0][11]_i_40_n_0
    SLICE_X75Y39         LUT6 (Prop_lut6_I3_O)        0.108     0.760 r  TradeHandler_inst/DataInputBuffer[0][11]_i_24/O
                         net (fo=1, routed)           0.000     0.760    TradeHandler_inst/DataInputBuffer[0][11]_i_24_n_0
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I0_O)      0.071     0.831 r  TradeHandler_inst/DataInputBuffer_reg[0][11]_i_11/O
                         net (fo=1, routed)           0.244     1.075    TradeHandler_inst/DataInputBuffer_reg[0][11]_i_11_n_0
    SLICE_X77Y39         LUT6 (Prop_lut6_I1_O)        0.108     1.183 r  TradeHandler_inst/DataInputBuffer[0][11]_i_4/O
                         net (fo=1, routed)           0.186     1.369    TradeHandler_inst/DataInputBuffer[0][11]_i_4_n_0
    SLICE_X77Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.414 r  TradeHandler_inst/DataInputBuffer[0][11]_i_1/O
                         net (fo=110, routed)         0.204     1.618    TradeHandler_inst_n_140
    SLICE_X76Y45         FDRE                                         r  DataInputBuffer_reg[33][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13644, routed)       0.857     1.223    clk
    SLICE_X76Y45         FDRE                                         r  DataInputBuffer_reg[33][11]/C





