// Seed: 3015908230
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    output wire id_3,
    output supply1 id_4,
    input uwire id_5
);
  assign id_0 = 1;
  assign id_0 = 1;
  wire id_7;
  wire id_8;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input  tri  id_2,
    input  wor  id_3,
    output wand id_4
);
  supply1 id_6;
  xor primCall (id_1, id_11, id_6, id_2, id_9, id_8, id_10, id_7, id_3);
  supply1 id_7;
  wire id_8;
  tri1 id_9 = 1;
  assign id_7 = (1'h0 & 0);
  assign id_6 = 1'b0;
  wire id_10;
  assign id_4 = 1;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_1,
      id_4,
      id_2
  );
endmodule
