module mux_2x1(
  input a,b,
  input sel,
  output out);
  
   wire sel_not;
  wire a_and, b_and;
   not u1(sel_not, sel);
    and u2(a_and, a, sel_not);
      and u3(b_and, b, sel);
    or  u4(out, a_and, b_and);
endmodule