

================================================================
== Vivado HLS Report for 'getConvolutionResult'
================================================================
* Date:           Thu Apr  5 19:05:14 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        SobelMatrixMultiplier
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020iclg400-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Vert   |    5|    5|         4|          1|          1|     3|    yes   |
        |- Row_Horiz  |    8|    8|         5|          2|          1|     3|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     12|       0|    429|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     60|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    164|
|Register         |        0|      -|     509|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|     509|    685|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |getConvolutionResbkb_U1  |getConvolutionResbkb  |        0|      0|  0|  15|
    |getConvolutionResbkb_U2  |getConvolutionResbkb  |        0|      0|  0|  15|
    |getConvolutionResbkb_U3  |getConvolutionResbkb  |        0|      0|  0|  15|
    |getConvolutionResbkb_U4  |getConvolutionResbkb  |        0|      0|  0|  15|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  60|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_155_p2              |     *    |      3|  0|  20|          32|          32|
    |tmp_3_2_i_fu_239_p2        |     *    |      3|  0|  20|          32|          32|
    |tmp_3_i_fu_234_p2          |     *    |      3|  0|  20|          32|          32|
    |tmp_8_1_i_fu_338_p2        |     *    |      3|  0|  20|          32|          32|
    |ap_return                  |     +    |      0|  0|  39|          32|          32|
    |row_1_fu_260_p2            |     +    |      0|  0|  10|           2|           1|
    |row_fu_166_p2              |     +    |      0|  0|  10|           2|           1|
    |summation_2_2_i_fu_248_p2  |     +    |      0|  0|  32|          32|          32|
    |summation_3_2_i_fu_352_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp_11_fu_293_p2           |     +    |      0|  0|  15|           5|           1|
    |tmp_12_fu_304_p2           |     +    |      0|  0|  15|           5|           2|
    |tmp_3_fu_244_p2            |     +    |      0|  0|  32|          32|          32|
    |tmp_6_fu_347_p2            |     +    |      0|  0|  32|          32|          32|
    |tmp_9_fu_199_p2            |     +    |      0|  0|  15|           5|           2|
    |tmp_fu_343_p2              |     +    |      0|  0|  39|          32|          32|
    |tmp_10_fu_282_p2           |     -    |      0|  0|  15|           5|           5|
    |tmp_8_fu_188_p2            |     -    |      0|  0|  15|           5|           5|
    |exitcond1_i3_fu_254_p2     |   icmp   |      0|  0|   8|           2|           2|
    |exitcond1_i_fu_160_p2      |   icmp   |      0|  0|   8|           2|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp1_iter1    |    xor   |      0|  0|   8|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     12|  0| 429|         359|         347|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2          |   9|          2|    1|          2|
    |ap_phi_mux_row_i1_phi_fu_127_p4  |   9|          2|    2|          4|
    |ap_phi_mux_row_i_phi_fu_103_p4   |   9|          2|    2|          4|
    |array_r_address0                 |  21|          4|    4|         16|
    |array_r_address1                 |  15|          3|    4|         12|
    |horizontalResult_ass_reg_135     |   9|          2|   32|         64|
    |row_i1_reg_123                   |   9|          2|    2|          4|
    |row_i_reg_99                     |   9|          2|    2|          4|
    |verticalResult_assig_reg_111     |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 164|         34|   85|        187|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_exitcond1_i3_reg_408  |   1|   0|    1|          0|
    |exitcond1_i3_reg_408                   |   1|   0|    1|          0|
    |exitcond1_i_reg_364                    |   1|   0|    1|          0|
    |horizontalResult_ass_reg_135           |  32|   0|   32|          0|
    |reg_147                                |  32|   0|   32|          0|
    |reg_151                                |  32|   0|   32|          0|
    |row_1_reg_412                          |   2|   0|    2|          0|
    |row_i1_reg_123                         |   2|   0|    2|          0|
    |row_i_reg_99                           |   2|   0|    2|          0|
    |row_reg_368                            |   2|   0|    2|          0|
    |tmp_10_reg_417                         |   5|   0|    5|          0|
    |tmp_1_reg_383                          |  32|   0|   32|          0|
    |tmp_2_reg_388                          |  32|   0|   32|          0|
    |tmp_3_2_i_reg_398                      |  32|   0|   32|          0|
    |tmp_3_i_reg_393                        |  32|   0|   32|          0|
    |tmp_4_reg_437                          |  32|   0|   32|          0|
    |tmp_5_reg_442                          |  32|   0|   32|          0|
    |tmp_8_1_i_reg_452                      |  32|   0|   32|          0|
    |tmp_8_2_i_reg_457                      |  32|   0|   32|          0|
    |tmp_8_i_reg_447                        |  32|   0|   32|          0|
    |verticalResult_assig_reg_111           |  32|   0|   32|          0|
    |exitcond1_i_reg_364                    |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 509|  32|  446|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_start          |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_done           | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_idle           | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_ready          | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_return         | out |   32| ap_ctrl_hs | getConvolutionResult | return value |
|array_r_address0  | out |    4|  ap_memory |        array_r       |     array    |
|array_r_ce0       | out |    1|  ap_memory |        array_r       |     array    |
|array_r_q0        |  in |   32|  ap_memory |        array_r       |     array    |
|array_r_address1  | out |    4|  ap_memory |        array_r       |     array    |
|array_r_ce1       | out |    1|  ap_memory |        array_r       |     array    |
|array_r_q1        |  in |   32|  ap_memory |        array_r       |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

