of_clk_add_provider	,	F_43
clk_register	,	F_27
"sys3pll_clk1"	,	L_47
shift	,	V_103
SIRFSOC_CLKC_MEMPLL_AB_FREQ	,	V_14
fin	,	V_7
SIRFSOC_CLKC_SYS3PLL_AB_CTRL1	,	V_93
dev	,	V_45
SIRFSOC_CLKC_SYS1PLL_AB_CTRL1	,	V_89
dto_clk_recalc_rate	,	F_13
SIRFSOC_CLKC_SYS2PLL_AB_CTRL1	,	V_91
"sys1pll_div1"	,	L_15
regofs	,	V_12
ARRAY_SIZE	,	F_40
clk_cpupll	,	V_75
clk_dto	,	V_25
ssmod	,	V_22
atlas7_reset_module	,	F_30
dto_clk_get_parent	,	F_16
clk_mempll	,	V_76
mempll_ctrl1_lock	,	V_85
dto_clk_set_parent	,	F_17
panic	,	F_34
do_div	,	F_8
rcdev	,	V_58
clk_pll	,	V_8
of_node	,	V_122
GFP_KERNEL	,	V_51
device	,	V_44
clk_sys2pll	,	V_79
dto_clk_disable	,	F_12
device_node	,	V_67
SIRFSOC_CLKC_ROOT_CLK_EN0_CLR	,	V_43
div_name	,	V_100
inc_offset	,	V_30
gate_flags	,	V_106
dividend	,	V_35
"sys3pll_vco"	,	L_26
clk_hw	,	V_4
u8	,	T_3
clk_disp1_dto	,	V_98
i	,	V_73
rst_bit	,	V_65
SIRFSOC_CLKC_MEMPLL_AB_SSC	,	V_17
of_iomap	,	F_33
divider_flags	,	V_101
SIRFSOC_CLKC_ROOT_CLK_EN0_STAT	,	V_38
of_clk_src_onecell_get	,	V_120
of_node_put	,	F_35
ERR_PTR	,	F_26
"sys0pll_clk1"	,	L_38
gate_name	,	V_105
dto_clk_is_enabled	,	F_9
atlas7_reset_unit	,	V_62
"cpupll_div3"	,	L_5
reg	,	V_1
"sys0pll_vco"	,	L_11
"cpupll_clk1"	,	L_32
dto_clk_round_rate	,	F_14
SIRFSOC_ABPLL_CTRL0_SSEN	,	V_24
ret	,	V_74
SIRFSOC_CLKC_MEMPLL_AB_CTRL1	,	V_84
"sys0pll_clk2"	,	L_39
"sys0pll_div3"	,	L_13
clk_sys1pll	,	V_78
clkc_readl	,	F_1
regssc	,	V_16
clk_audio_dto	,	V_96
"sys3pll_div1"	,	L_25
spin_unlock_irqrestore	,	F_22
ops	,	V_55
nr_resets	,	V_123
"cpupll_clk2"	,	L_33
clk_register_mux	,	F_42
name	,	V_46
CLK_IGNORE_UNUSED	,	V_95
atlas7_clk_init	,	F_32
ssdiv	,	V_20
SIRFSOC_CLKC_MEMPLL_AB_CTRL0	,	V_13
"sys0pll_clk3"	,	L_40
"sys3pll_clk3"	,	L_49
rst_ofs	,	V_66
BUG_ON	,	F_36
atlas7_rst_ctlr	,	V_121
unit_clk_enable	,	F_20
clk_register_divider	,	F_41
"sys3pll_div2"	,	L_27
rate	,	V_10
kzalloc	,	F_25
clk_register_gate	,	F_39
"xinw"	,	L_31
"cpupll_clk3"	,	L_34
pll_clk_recalc_rate	,	F_5
"sys1pll_fixdiv"	,	L_19
"sys3pll_fixdiv"	,	L_29
atlas7_div_init_data	,	V_69
"sys3pll_clk2"	,	L_48
"cpupll_vco"	,	L_3
BIT	,	F_7
"sys3pll_div3"	,	L_28
dto_clk_enable	,	F_11
spinlock_t	,	T_5
parent_names	,	V_53
SIRFSOC_CLKC_AUDIO_DTO_ENA	,	V_27
unit_clk_disable	,	F_23
ENOMEM	,	V_52
sys1pll_ctrl1_lock	,	V_90
bit	,	V_40
"sys2pll_fixdiv"	,	L_24
hw	,	V_5
SIRFSOC_CLKC_ROOT_CLK_EN0_SET	,	V_39
SIRFSOC_CLKC_AUDIO_DTO_DROFF	,	V_32
"sys2pll_div2"	,	L_22
clk_bit	,	V_64
"mempll_vco"	,	L_7
"mempll_div3"	,	L_9
lock	,	V_42
clk_sys0pll	,	V_77
gate_bit	,	V_108
SIRFSOC_CLKC_CPUPLL_AB_CTRL1	,	V_81
"sys2pll_vco"	,	L_21
parent_num	,	V_111
val	,	V_3
init	,	V_50
"unable to map clkc registers\n"	,	L_1
mux_offset	,	V_112
clk	,	V_9
index	,	V_36
"mempll_div1"	,	L_6
sirfsoc_clk_vbase	,	V_2
to_pllclk	,	F_6
div_offset	,	V_102
atlas7_clks	,	V_114
to_unitclk	,	F_19
"mempll_div2"	,	L_8
"sys2pll_div1"	,	L_20
cpupll_ctrl1_lock	,	V_83
ssdepth	,	V_21
reset	,	V_61
kfree	,	F_29
"sys0pll_div2"	,	L_12
flags	,	V_41
"sys2pll_clk2"	,	L_45
"cpupll_div1"	,	L_2
clk_register_fixed_factor	,	F_38
DTO_RESL_DOUBLE	,	V_34
sys0pll_ctrl1_lock	,	V_87
"sys0pll_div1"	,	L_10
to_dtoclk	,	F_10
reset_idx	,	V_59
num_parents	,	V_54
"sys2pll_div3"	,	L_23
"sys2pll_clk1"	,	L_44
"cpupll_div2"	,	L_4
CLK_SET_RATE_PARENT	,	V_88
__init	,	T_4
width	,	V_104
udelay	,	F_31
src_offset	,	V_26
parent_name	,	V_47
clk_register_divider_table	,	F_37
clk_init_data	,	V_49
clk_num	,	V_119
clk_data	,	V_117
"mempll_clk3"	,	L_37
u32	,	T_1
atlas7_reset_desc	,	V_60
finc	,	V_29
droff	,	V_31
atlas7_unit_init_data	,	V_72
regctrl0	,	V_11
"sys1pll_clk3"	,	L_43
atlas7_mux_init_data	,	V_70
"sys0pll_fixdiv"	,	L_14
unit_list	,	V_115
dto_clk_set_rate	,	F_15
unit_name	,	V_116
unit	,	V_48
DTO_RESL_NORMAL	,	V_33
spin_lock_irqsave	,	F_21
sys2pll_ctrl1_lock	,	V_92
"sys2pll_clk3"	,	L_46
regfreq	,	V_15
nf	,	V_19
"xinw_fixdiv_btslow"	,	L_30
"sys1pll_clk2"	,	L_42
clk_ofs	,	V_63
clk_unit	,	V_37
mux_flags	,	V_113
clks	,	V_118
np	,	V_68
nr	,	V_18
"mempll_clk1"	,	L_35
"sys1pll_vco"	,	L_16
sys3pll_ctrl1_lock	,	V_94
unit_clk_ops	,	V_56
mux	,	V_71
parent_rate	,	V_6
reset_controller_dev	,	V_57
mux_name	,	V_110
"sys1pll_div3"	,	L_18
divider_list	,	V_99
"sys1pll_clk1"	,	L_41
gate_offset	,	V_107
unit_clk_is_enabled	,	F_18
mux_list	,	V_109
readl	,	F_2
writel	,	F_4
clk_sys3pll	,	V_80
SIRFSOC_CLKC_SYS0PLL_AB_CTRL1	,	V_86
"mempll_clk2"	,	L_36
u64	,	T_2
pll_div_table	,	V_82
atlas7_unit_clk_register	,	F_24
SIRFSOC_CLKC_AUDIO_DTO_SRC	,	V_28
clk_disp0_dto	,	V_97
SIRFSOC_ABPLL_CTRL0_BYPASS	,	V_23
reset_controller_register	,	F_44
"sys1pll_div2"	,	L_17
clkc_writel	,	F_3
IS_ERR	,	F_28
