
rfid_module_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074fc  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  080075bc  080075bc  000175bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007708  08007708  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08007708  08007708  00017708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007710  08007710  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007710  08007710  00017710  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007714  08007714  00017714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08007718  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d00  20000060  08007778  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d60  08007778  00021d60  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d218  00000000  00000000  000200cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e06  00000000  00000000  0003d2e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001888  00000000  00000000  000410f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001315  00000000  00000000  00042978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003d88  00000000  00000000  00043c8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bd03  00000000  00000000  00047a15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b0482  00000000  00000000  00063718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005c20  00000000  00000000  00113b9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  001197bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080075a4 	.word	0x080075a4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	080075a4 	.word	0x080075a4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	0008      	movs	r0, r1
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	; (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f806 	bl	8000434 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__udivmoddi4>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	4657      	mov	r7, sl
 8000438:	464e      	mov	r6, r9
 800043a:	4645      	mov	r5, r8
 800043c:	46de      	mov	lr, fp
 800043e:	b5e0      	push	{r5, r6, r7, lr}
 8000440:	0004      	movs	r4, r0
 8000442:	000d      	movs	r5, r1
 8000444:	4692      	mov	sl, r2
 8000446:	4699      	mov	r9, r3
 8000448:	b083      	sub	sp, #12
 800044a:	428b      	cmp	r3, r1
 800044c:	d830      	bhi.n	80004b0 <__udivmoddi4+0x7c>
 800044e:	d02d      	beq.n	80004ac <__udivmoddi4+0x78>
 8000450:	4649      	mov	r1, r9
 8000452:	4650      	mov	r0, sl
 8000454:	f000 f8ba 	bl	80005cc <__clzdi2>
 8000458:	0029      	movs	r1, r5
 800045a:	0006      	movs	r6, r0
 800045c:	0020      	movs	r0, r4
 800045e:	f000 f8b5 	bl	80005cc <__clzdi2>
 8000462:	1a33      	subs	r3, r6, r0
 8000464:	4698      	mov	r8, r3
 8000466:	3b20      	subs	r3, #32
 8000468:	d434      	bmi.n	80004d4 <__udivmoddi4+0xa0>
 800046a:	469b      	mov	fp, r3
 800046c:	4653      	mov	r3, sl
 800046e:	465a      	mov	r2, fp
 8000470:	4093      	lsls	r3, r2
 8000472:	4642      	mov	r2, r8
 8000474:	001f      	movs	r7, r3
 8000476:	4653      	mov	r3, sl
 8000478:	4093      	lsls	r3, r2
 800047a:	001e      	movs	r6, r3
 800047c:	42af      	cmp	r7, r5
 800047e:	d83b      	bhi.n	80004f8 <__udivmoddi4+0xc4>
 8000480:	42af      	cmp	r7, r5
 8000482:	d100      	bne.n	8000486 <__udivmoddi4+0x52>
 8000484:	e079      	b.n	800057a <__udivmoddi4+0x146>
 8000486:	465b      	mov	r3, fp
 8000488:	1ba4      	subs	r4, r4, r6
 800048a:	41bd      	sbcs	r5, r7
 800048c:	2b00      	cmp	r3, #0
 800048e:	da00      	bge.n	8000492 <__udivmoddi4+0x5e>
 8000490:	e076      	b.n	8000580 <__udivmoddi4+0x14c>
 8000492:	2200      	movs	r2, #0
 8000494:	2300      	movs	r3, #0
 8000496:	9200      	str	r2, [sp, #0]
 8000498:	9301      	str	r3, [sp, #4]
 800049a:	2301      	movs	r3, #1
 800049c:	465a      	mov	r2, fp
 800049e:	4093      	lsls	r3, r2
 80004a0:	9301      	str	r3, [sp, #4]
 80004a2:	2301      	movs	r3, #1
 80004a4:	4642      	mov	r2, r8
 80004a6:	4093      	lsls	r3, r2
 80004a8:	9300      	str	r3, [sp, #0]
 80004aa:	e029      	b.n	8000500 <__udivmoddi4+0xcc>
 80004ac:	4282      	cmp	r2, r0
 80004ae:	d9cf      	bls.n	8000450 <__udivmoddi4+0x1c>
 80004b0:	2200      	movs	r2, #0
 80004b2:	2300      	movs	r3, #0
 80004b4:	9200      	str	r2, [sp, #0]
 80004b6:	9301      	str	r3, [sp, #4]
 80004b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d001      	beq.n	80004c2 <__udivmoddi4+0x8e>
 80004be:	601c      	str	r4, [r3, #0]
 80004c0:	605d      	str	r5, [r3, #4]
 80004c2:	9800      	ldr	r0, [sp, #0]
 80004c4:	9901      	ldr	r1, [sp, #4]
 80004c6:	b003      	add	sp, #12
 80004c8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ca:	46bb      	mov	fp, r7
 80004cc:	46b2      	mov	sl, r6
 80004ce:	46a9      	mov	r9, r5
 80004d0:	46a0      	mov	r8, r4
 80004d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d4:	4642      	mov	r2, r8
 80004d6:	469b      	mov	fp, r3
 80004d8:	2320      	movs	r3, #32
 80004da:	1a9b      	subs	r3, r3, r2
 80004dc:	4652      	mov	r2, sl
 80004de:	40da      	lsrs	r2, r3
 80004e0:	4641      	mov	r1, r8
 80004e2:	0013      	movs	r3, r2
 80004e4:	464a      	mov	r2, r9
 80004e6:	408a      	lsls	r2, r1
 80004e8:	0017      	movs	r7, r2
 80004ea:	4642      	mov	r2, r8
 80004ec:	431f      	orrs	r7, r3
 80004ee:	4653      	mov	r3, sl
 80004f0:	4093      	lsls	r3, r2
 80004f2:	001e      	movs	r6, r3
 80004f4:	42af      	cmp	r7, r5
 80004f6:	d9c3      	bls.n	8000480 <__udivmoddi4+0x4c>
 80004f8:	2200      	movs	r2, #0
 80004fa:	2300      	movs	r3, #0
 80004fc:	9200      	str	r2, [sp, #0]
 80004fe:	9301      	str	r3, [sp, #4]
 8000500:	4643      	mov	r3, r8
 8000502:	2b00      	cmp	r3, #0
 8000504:	d0d8      	beq.n	80004b8 <__udivmoddi4+0x84>
 8000506:	07fb      	lsls	r3, r7, #31
 8000508:	0872      	lsrs	r2, r6, #1
 800050a:	431a      	orrs	r2, r3
 800050c:	4646      	mov	r6, r8
 800050e:	087b      	lsrs	r3, r7, #1
 8000510:	e00e      	b.n	8000530 <__udivmoddi4+0xfc>
 8000512:	42ab      	cmp	r3, r5
 8000514:	d101      	bne.n	800051a <__udivmoddi4+0xe6>
 8000516:	42a2      	cmp	r2, r4
 8000518:	d80c      	bhi.n	8000534 <__udivmoddi4+0x100>
 800051a:	1aa4      	subs	r4, r4, r2
 800051c:	419d      	sbcs	r5, r3
 800051e:	2001      	movs	r0, #1
 8000520:	1924      	adds	r4, r4, r4
 8000522:	416d      	adcs	r5, r5
 8000524:	2100      	movs	r1, #0
 8000526:	3e01      	subs	r6, #1
 8000528:	1824      	adds	r4, r4, r0
 800052a:	414d      	adcs	r5, r1
 800052c:	2e00      	cmp	r6, #0
 800052e:	d006      	beq.n	800053e <__udivmoddi4+0x10a>
 8000530:	42ab      	cmp	r3, r5
 8000532:	d9ee      	bls.n	8000512 <__udivmoddi4+0xde>
 8000534:	3e01      	subs	r6, #1
 8000536:	1924      	adds	r4, r4, r4
 8000538:	416d      	adcs	r5, r5
 800053a:	2e00      	cmp	r6, #0
 800053c:	d1f8      	bne.n	8000530 <__udivmoddi4+0xfc>
 800053e:	9800      	ldr	r0, [sp, #0]
 8000540:	9901      	ldr	r1, [sp, #4]
 8000542:	465b      	mov	r3, fp
 8000544:	1900      	adds	r0, r0, r4
 8000546:	4169      	adcs	r1, r5
 8000548:	2b00      	cmp	r3, #0
 800054a:	db24      	blt.n	8000596 <__udivmoddi4+0x162>
 800054c:	002b      	movs	r3, r5
 800054e:	465a      	mov	r2, fp
 8000550:	4644      	mov	r4, r8
 8000552:	40d3      	lsrs	r3, r2
 8000554:	002a      	movs	r2, r5
 8000556:	40e2      	lsrs	r2, r4
 8000558:	001c      	movs	r4, r3
 800055a:	465b      	mov	r3, fp
 800055c:	0015      	movs	r5, r2
 800055e:	2b00      	cmp	r3, #0
 8000560:	db2a      	blt.n	80005b8 <__udivmoddi4+0x184>
 8000562:	0026      	movs	r6, r4
 8000564:	409e      	lsls	r6, r3
 8000566:	0033      	movs	r3, r6
 8000568:	0026      	movs	r6, r4
 800056a:	4647      	mov	r7, r8
 800056c:	40be      	lsls	r6, r7
 800056e:	0032      	movs	r2, r6
 8000570:	1a80      	subs	r0, r0, r2
 8000572:	4199      	sbcs	r1, r3
 8000574:	9000      	str	r0, [sp, #0]
 8000576:	9101      	str	r1, [sp, #4]
 8000578:	e79e      	b.n	80004b8 <__udivmoddi4+0x84>
 800057a:	42a3      	cmp	r3, r4
 800057c:	d8bc      	bhi.n	80004f8 <__udivmoddi4+0xc4>
 800057e:	e782      	b.n	8000486 <__udivmoddi4+0x52>
 8000580:	4642      	mov	r2, r8
 8000582:	2320      	movs	r3, #32
 8000584:	2100      	movs	r1, #0
 8000586:	1a9b      	subs	r3, r3, r2
 8000588:	2200      	movs	r2, #0
 800058a:	9100      	str	r1, [sp, #0]
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	2201      	movs	r2, #1
 8000590:	40da      	lsrs	r2, r3
 8000592:	9201      	str	r2, [sp, #4]
 8000594:	e785      	b.n	80004a2 <__udivmoddi4+0x6e>
 8000596:	4642      	mov	r2, r8
 8000598:	2320      	movs	r3, #32
 800059a:	1a9b      	subs	r3, r3, r2
 800059c:	002a      	movs	r2, r5
 800059e:	4646      	mov	r6, r8
 80005a0:	409a      	lsls	r2, r3
 80005a2:	0023      	movs	r3, r4
 80005a4:	40f3      	lsrs	r3, r6
 80005a6:	4644      	mov	r4, r8
 80005a8:	4313      	orrs	r3, r2
 80005aa:	002a      	movs	r2, r5
 80005ac:	40e2      	lsrs	r2, r4
 80005ae:	001c      	movs	r4, r3
 80005b0:	465b      	mov	r3, fp
 80005b2:	0015      	movs	r5, r2
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	dad4      	bge.n	8000562 <__udivmoddi4+0x12e>
 80005b8:	4642      	mov	r2, r8
 80005ba:	002f      	movs	r7, r5
 80005bc:	2320      	movs	r3, #32
 80005be:	0026      	movs	r6, r4
 80005c0:	4097      	lsls	r7, r2
 80005c2:	1a9b      	subs	r3, r3, r2
 80005c4:	40de      	lsrs	r6, r3
 80005c6:	003b      	movs	r3, r7
 80005c8:	4333      	orrs	r3, r6
 80005ca:	e7cd      	b.n	8000568 <__udivmoddi4+0x134>

080005cc <__clzdi2>:
 80005cc:	b510      	push	{r4, lr}
 80005ce:	2900      	cmp	r1, #0
 80005d0:	d103      	bne.n	80005da <__clzdi2+0xe>
 80005d2:	f000 f807 	bl	80005e4 <__clzsi2>
 80005d6:	3020      	adds	r0, #32
 80005d8:	e002      	b.n	80005e0 <__clzdi2+0x14>
 80005da:	0008      	movs	r0, r1
 80005dc:	f000 f802 	bl	80005e4 <__clzsi2>
 80005e0:	bd10      	pop	{r4, pc}
 80005e2:	46c0      	nop			; (mov r8, r8)

080005e4 <__clzsi2>:
 80005e4:	211c      	movs	r1, #28
 80005e6:	2301      	movs	r3, #1
 80005e8:	041b      	lsls	r3, r3, #16
 80005ea:	4298      	cmp	r0, r3
 80005ec:	d301      	bcc.n	80005f2 <__clzsi2+0xe>
 80005ee:	0c00      	lsrs	r0, r0, #16
 80005f0:	3910      	subs	r1, #16
 80005f2:	0a1b      	lsrs	r3, r3, #8
 80005f4:	4298      	cmp	r0, r3
 80005f6:	d301      	bcc.n	80005fc <__clzsi2+0x18>
 80005f8:	0a00      	lsrs	r0, r0, #8
 80005fa:	3908      	subs	r1, #8
 80005fc:	091b      	lsrs	r3, r3, #4
 80005fe:	4298      	cmp	r0, r3
 8000600:	d301      	bcc.n	8000606 <__clzsi2+0x22>
 8000602:	0900      	lsrs	r0, r0, #4
 8000604:	3904      	subs	r1, #4
 8000606:	a202      	add	r2, pc, #8	; (adr r2, 8000610 <__clzsi2+0x2c>)
 8000608:	5c10      	ldrb	r0, [r2, r0]
 800060a:	1840      	adds	r0, r0, r1
 800060c:	4770      	bx	lr
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	02020304 	.word	0x02020304
 8000614:	01010101 	.word	0x01010101
	...

08000620 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000624:	f000 fd98 	bl	8001158 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000628:	f000 f820 	bl	800066c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062c:	f000 fa68 	bl	8000b00 <MX_GPIO_Init>
  MX_DAC1_Init();
 8000630:	f000 f8aa 	bl	8000788 <MX_DAC1_Init>
  MX_LPUART1_UART_Init();
 8000634:	f000 f8ee 	bl	8000814 <MX_LPUART1_UART_Init>
  MX_COMP2_Init();
 8000638:	f000 f876 	bl	8000728 <MX_COMP2_Init>
  MX_TIM1_Init();
 800063c:	f000 f938 	bl	80008b0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000640:	f000 fa02 	bl	8000a48 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000644:	f004 fc56 	bl	8004ef4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000648:	4a05      	ldr	r2, [pc, #20]	; (8000660 <main+0x40>)
 800064a:	4b06      	ldr	r3, [pc, #24]	; (8000664 <main+0x44>)
 800064c:	2100      	movs	r1, #0
 800064e:	0018      	movs	r0, r3
 8000650:	f004 fc98 	bl	8004f84 <osThreadNew>
 8000654:	0002      	movs	r2, r0
 8000656:	4b04      	ldr	r3, [pc, #16]	; (8000668 <main+0x48>)
 8000658:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800065a:	f004 fc6d 	bl	8004f38 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800065e:	e7fe      	b.n	800065e <main+0x3e>
 8000660:	080075e0 	.word	0x080075e0
 8000664:	08000be5 	.word	0x08000be5
 8000668:	200001ec 	.word	0x200001ec

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b590      	push	{r4, r7, lr}
 800066e:	b093      	sub	sp, #76	; 0x4c
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	2410      	movs	r4, #16
 8000674:	193b      	adds	r3, r7, r4
 8000676:	0018      	movs	r0, r3
 8000678:	2338      	movs	r3, #56	; 0x38
 800067a:	001a      	movs	r2, r3
 800067c:	2100      	movs	r1, #0
 800067e:	f006 fea1 	bl	80073c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000682:	003b      	movs	r3, r7
 8000684:	0018      	movs	r0, r3
 8000686:	2310      	movs	r3, #16
 8000688:	001a      	movs	r2, r3
 800068a:	2100      	movs	r1, #0
 800068c:	f006 fe9a 	bl	80073c4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000690:	2380      	movs	r3, #128	; 0x80
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	0018      	movs	r0, r3
 8000696:	f001 fbad 	bl	8001df4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800069a:	193b      	adds	r3, r7, r4
 800069c:	2202      	movs	r2, #2
 800069e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a0:	193b      	adds	r3, r7, r4
 80006a2:	2280      	movs	r2, #128	; 0x80
 80006a4:	0052      	lsls	r2, r2, #1
 80006a6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006a8:	0021      	movs	r1, r4
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2200      	movs	r2, #0
 80006ae:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	2240      	movs	r2, #64	; 0x40
 80006b4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	2202      	movs	r2, #2
 80006ba:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	2202      	movs	r2, #2
 80006c0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	2200      	movs	r2, #0
 80006c6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	2208      	movs	r2, #8
 80006cc:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	2280      	movs	r2, #128	; 0x80
 80006d2:	0292      	lsls	r2, r2, #10
 80006d4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	2280      	movs	r2, #128	; 0x80
 80006da:	0492      	lsls	r2, r2, #18
 80006dc:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006de:	187b      	adds	r3, r7, r1
 80006e0:	2280      	movs	r2, #128	; 0x80
 80006e2:	0592      	lsls	r2, r2, #22
 80006e4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	0018      	movs	r0, r3
 80006ea:	f001 fbcf 	bl	8001e8c <HAL_RCC_OscConfig>
 80006ee:	1e03      	subs	r3, r0, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80006f2:	f000 fa91 	bl	8000c18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f6:	003b      	movs	r3, r7
 80006f8:	2207      	movs	r2, #7
 80006fa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fc:	003b      	movs	r3, r7
 80006fe:	2202      	movs	r2, #2
 8000700:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000702:	003b      	movs	r3, r7
 8000704:	2200      	movs	r2, #0
 8000706:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000708:	003b      	movs	r3, r7
 800070a:	2200      	movs	r2, #0
 800070c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800070e:	003b      	movs	r3, r7
 8000710:	2102      	movs	r1, #2
 8000712:	0018      	movs	r0, r3
 8000714:	f001 fed4 	bl	80024c0 <HAL_RCC_ClockConfig>
 8000718:	1e03      	subs	r3, r0, #0
 800071a:	d001      	beq.n	8000720 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800071c:	f000 fa7c 	bl	8000c18 <Error_Handler>
  }
}
 8000720:	46c0      	nop			; (mov r8, r8)
 8000722:	46bd      	mov	sp, r7
 8000724:	b013      	add	sp, #76	; 0x4c
 8000726:	bd90      	pop	{r4, r7, pc}

08000728 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
void MX_COMP2_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 800072c:	4b14      	ldr	r3, [pc, #80]	; (8000780 <MX_COMP2_Init+0x58>)
 800072e:	4a15      	ldr	r2, [pc, #84]	; (8000784 <MX_COMP2_Init+0x5c>)
 8000730:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000732:	4b13      	ldr	r3, [pc, #76]	; (8000780 <MX_COMP2_Init+0x58>)
 8000734:	2200      	movs	r2, #0
 8000736:	611a      	str	r2, [r3, #16]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8000738:	4b11      	ldr	r3, [pc, #68]	; (8000780 <MX_COMP2_Init+0x58>)
 800073a:	2240      	movs	r2, #64	; 0x40
 800073c:	615a      	str	r2, [r3, #20]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800073e:	4b10      	ldr	r3, [pc, #64]	; (8000780 <MX_COMP2_Init+0x58>)
 8000740:	2200      	movs	r2, #0
 8000742:	61da      	str	r2, [r3, #28]
  hcomp2.Init.WindowOutput = COMP_WINDOWOUTPUT_EACH_COMP;
 8000744:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <MX_COMP2_Init+0x58>)
 8000746:	2200      	movs	r2, #0
 8000748:	609a      	str	r2, [r3, #8]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800074a:	4b0d      	ldr	r3, [pc, #52]	; (8000780 <MX_COMP2_Init+0x58>)
 800074c:	2200      	movs	r2, #0
 800074e:	619a      	str	r2, [r3, #24]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000750:	4b0b      	ldr	r3, [pc, #44]	; (8000780 <MX_COMP2_Init+0x58>)
 8000752:	2200      	movs	r2, #0
 8000754:	621a      	str	r2, [r3, #32]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8000756:	4b0a      	ldr	r3, [pc, #40]	; (8000780 <MX_COMP2_Init+0x58>)
 8000758:	2200      	movs	r2, #0
 800075a:	60da      	str	r2, [r3, #12]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 800075c:	4b08      	ldr	r3, [pc, #32]	; (8000780 <MX_COMP2_Init+0x58>)
 800075e:	2200      	movs	r2, #0
 8000760:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000762:	4b07      	ldr	r3, [pc, #28]	; (8000780 <MX_COMP2_Init+0x58>)
 8000764:	2200      	movs	r2, #0
 8000766:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000768:	4b05      	ldr	r3, [pc, #20]	; (8000780 <MX_COMP2_Init+0x58>)
 800076a:	0018      	movs	r0, r3
 800076c:	f000 fdf2 	bl	8001354 <HAL_COMP_Init>
 8000770:	1e03      	subs	r3, r0, #0
 8000772:	d001      	beq.n	8000778 <MX_COMP2_Init+0x50>
  {
    Error_Handler();
 8000774:	f000 fa50 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000778:	46c0      	nop			; (mov r8, r8)
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	2000007c 	.word	0x2000007c
 8000784:	40010204 	.word	0x40010204

08000788 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
void MX_DAC1_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b08a      	sub	sp, #40	; 0x28
 800078c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800078e:	1d3b      	adds	r3, r7, #4
 8000790:	0018      	movs	r0, r3
 8000792:	2324      	movs	r3, #36	; 0x24
 8000794:	001a      	movs	r2, r3
 8000796:	2100      	movs	r1, #0
 8000798:	f006 fe14 	bl	80073c4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800079c:	4b1b      	ldr	r3, [pc, #108]	; (800080c <MX_DAC1_Init+0x84>)
 800079e:	4a1c      	ldr	r2, [pc, #112]	; (8000810 <MX_DAC1_Init+0x88>)
 80007a0:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80007a2:	4b1a      	ldr	r3, [pc, #104]	; (800080c <MX_DAC1_Init+0x84>)
 80007a4:	0018      	movs	r0, r3
 80007a6:	f000 ffe4 	bl	8001772 <HAL_DAC_Init>
 80007aa:	1e03      	subs	r3, r0, #0
 80007ac:	d001      	beq.n	80007b2 <MX_DAC1_Init+0x2a>
  {
    Error_Handler();
 80007ae:	f000 fa33 	bl	8000c18 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80007b8:	1d3b      	adds	r3, r7, #4
 80007ba:	2200      	movs	r2, #0
 80007bc:	605a      	str	r2, [r3, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80007be:	1d3b      	adds	r3, r7, #4
 80007c0:	2202      	movs	r2, #2
 80007c2:	609a      	str	r2, [r3, #8]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 80007c4:	1d3b      	adds	r3, r7, #4
 80007c6:	2201      	movs	r2, #1
 80007c8:	60da      	str	r2, [r3, #12]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80007ca:	1d3b      	adds	r3, r7, #4
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007d0:	1d39      	adds	r1, r7, #4
 80007d2:	4b0e      	ldr	r3, [pc, #56]	; (800080c <MX_DAC1_Init+0x84>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	0018      	movs	r0, r3
 80007d8:	f001 f852 	bl	8001880 <HAL_DAC_ConfigChannel>
 80007dc:	1e03      	subs	r3, r0, #0
 80007de:	d001      	beq.n	80007e4 <MX_DAC1_Init+0x5c>
  {
    Error_Handler();
 80007e0:	f000 fa1a 	bl	8000c18 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007e4:	1d3b      	adds	r3, r7, #4
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80007ea:	1d3b      	adds	r3, r7, #4
 80007ec:	2200      	movs	r2, #0
 80007ee:	60da      	str	r2, [r3, #12]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80007f0:	1d39      	adds	r1, r7, #4
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <MX_DAC1_Init+0x84>)
 80007f4:	2210      	movs	r2, #16
 80007f6:	0018      	movs	r0, r3
 80007f8:	f001 f842 	bl	8001880 <HAL_DAC_ConfigChannel>
 80007fc:	1e03      	subs	r3, r0, #0
 80007fe:	d001      	beq.n	8000804 <MX_DAC1_Init+0x7c>
  {
    Error_Handler();
 8000800:	f000 fa0a 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000804:	46c0      	nop			; (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	b00a      	add	sp, #40	; 0x28
 800080a:	bd80      	pop	{r7, pc}
 800080c:	200000ac 	.word	0x200000ac
 8000810:	40007400 	.word	0x40007400

08000814 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_LPUART1_UART_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000818:	4b23      	ldr	r3, [pc, #140]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 800081a:	4a24      	ldr	r2, [pc, #144]	; (80008ac <MX_LPUART1_UART_Init+0x98>)
 800081c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800081e:	4b22      	ldr	r3, [pc, #136]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 8000820:	22e1      	movs	r2, #225	; 0xe1
 8000822:	0252      	lsls	r2, r2, #9
 8000824:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000826:	4b20      	ldr	r3, [pc, #128]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 8000828:	2280      	movs	r2, #128	; 0x80
 800082a:	0552      	lsls	r2, r2, #21
 800082c:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800082e:	4b1e      	ldr	r3, [pc, #120]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 8000830:	2200      	movs	r2, #0
 8000832:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000834:	4b1c      	ldr	r3, [pc, #112]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 8000836:	2200      	movs	r2, #0
 8000838:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800083a:	4b1b      	ldr	r3, [pc, #108]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 800083c:	220c      	movs	r2, #12
 800083e:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000840:	4b19      	ldr	r3, [pc, #100]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 8000842:	2200      	movs	r2, #0
 8000844:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000846:	4b18      	ldr	r3, [pc, #96]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 8000848:	2200      	movs	r2, #0
 800084a:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800084c:	4b16      	ldr	r3, [pc, #88]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 800084e:	2200      	movs	r2, #0
 8000850:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000852:	4b15      	ldr	r3, [pc, #84]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 8000854:	2200      	movs	r2, #0
 8000856:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000858:	4b13      	ldr	r3, [pc, #76]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 800085a:	2200      	movs	r2, #0
 800085c:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800085e:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 8000860:	0018      	movs	r0, r3
 8000862:	f003 fc5b 	bl	800411c <HAL_UART_Init>
 8000866:	1e03      	subs	r3, r0, #0
 8000868:	d001      	beq.n	800086e <MX_LPUART1_UART_Init+0x5a>
  {
    Error_Handler();
 800086a:	f000 f9d5 	bl	8000c18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800086e:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 8000870:	2100      	movs	r1, #0
 8000872:	0018      	movs	r0, r3
 8000874:	f004 f9d4 	bl	8004c20 <HAL_UARTEx_SetTxFifoThreshold>
 8000878:	1e03      	subs	r3, r0, #0
 800087a:	d001      	beq.n	8000880 <MX_LPUART1_UART_Init+0x6c>
  {
    Error_Handler();
 800087c:	f000 f9cc 	bl	8000c18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000880:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 8000882:	2100      	movs	r1, #0
 8000884:	0018      	movs	r0, r3
 8000886:	f004 fa0b 	bl	8004ca0 <HAL_UARTEx_SetRxFifoThreshold>
 800088a:	1e03      	subs	r3, r0, #0
 800088c:	d001      	beq.n	8000892 <MX_LPUART1_UART_Init+0x7e>
  {
    Error_Handler();
 800088e:	f000 f9c3 	bl	8000c18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000892:	4b05      	ldr	r3, [pc, #20]	; (80008a8 <MX_LPUART1_UART_Init+0x94>)
 8000894:	0018      	movs	r0, r3
 8000896:	f004 f989 	bl	8004bac <HAL_UARTEx_DisableFifoMode>
 800089a:	1e03      	subs	r3, r0, #0
 800089c:	d001      	beq.n	80008a2 <MX_LPUART1_UART_Init+0x8e>
  {
    Error_Handler();
 800089e:	f000 f9bb 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	200000c0 	.word	0x200000c0
 80008ac:	40008000 	.word	0x40008000

080008b0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM1_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b09c      	sub	sp, #112	; 0x70
 80008b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008b6:	2360      	movs	r3, #96	; 0x60
 80008b8:	18fb      	adds	r3, r7, r3
 80008ba:	0018      	movs	r0, r3
 80008bc:	2310      	movs	r3, #16
 80008be:	001a      	movs	r2, r3
 80008c0:	2100      	movs	r1, #0
 80008c2:	f006 fd7f 	bl	80073c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008c6:	2354      	movs	r3, #84	; 0x54
 80008c8:	18fb      	adds	r3, r7, r3
 80008ca:	0018      	movs	r0, r3
 80008cc:	230c      	movs	r3, #12
 80008ce:	001a      	movs	r2, r3
 80008d0:	2100      	movs	r1, #0
 80008d2:	f006 fd77 	bl	80073c4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008d6:	2338      	movs	r3, #56	; 0x38
 80008d8:	18fb      	adds	r3, r7, r3
 80008da:	0018      	movs	r0, r3
 80008dc:	231c      	movs	r3, #28
 80008de:	001a      	movs	r2, r3
 80008e0:	2100      	movs	r1, #0
 80008e2:	f006 fd6f 	bl	80073c4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80008e6:	1d3b      	adds	r3, r7, #4
 80008e8:	0018      	movs	r0, r3
 80008ea:	2334      	movs	r3, #52	; 0x34
 80008ec:	001a      	movs	r2, r3
 80008ee:	2100      	movs	r1, #0
 80008f0:	f006 fd68 	bl	80073c4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80008f4:	4b51      	ldr	r3, [pc, #324]	; (8000a3c <MX_TIM1_Init+0x18c>)
 80008f6:	4a52      	ldr	r2, [pc, #328]	; (8000a40 <MX_TIM1_Init+0x190>)
 80008f8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 511;
 80008fa:	4b50      	ldr	r3, [pc, #320]	; (8000a3c <MX_TIM1_Init+0x18c>)
 80008fc:	4a51      	ldr	r2, [pc, #324]	; (8000a44 <MX_TIM1_Init+0x194>)
 80008fe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000900:	4b4e      	ldr	r3, [pc, #312]	; (8000a3c <MX_TIM1_Init+0x18c>)
 8000902:	2200      	movs	r2, #0
 8000904:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8000906:	4b4d      	ldr	r3, [pc, #308]	; (8000a3c <MX_TIM1_Init+0x18c>)
 8000908:	2200      	movs	r2, #0
 800090a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800090c:	4b4b      	ldr	r3, [pc, #300]	; (8000a3c <MX_TIM1_Init+0x18c>)
 800090e:	2200      	movs	r2, #0
 8000910:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000912:	4b4a      	ldr	r3, [pc, #296]	; (8000a3c <MX_TIM1_Init+0x18c>)
 8000914:	2200      	movs	r2, #0
 8000916:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000918:	4b48      	ldr	r3, [pc, #288]	; (8000a3c <MX_TIM1_Init+0x18c>)
 800091a:	2200      	movs	r2, #0
 800091c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800091e:	4b47      	ldr	r3, [pc, #284]	; (8000a3c <MX_TIM1_Init+0x18c>)
 8000920:	0018      	movs	r0, r3
 8000922:	f002 f959 	bl	8002bd8 <HAL_TIM_Base_Init>
 8000926:	1e03      	subs	r3, r0, #0
 8000928:	d001      	beq.n	800092e <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800092a:	f000 f975 	bl	8000c18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800092e:	2160      	movs	r1, #96	; 0x60
 8000930:	187b      	adds	r3, r7, r1
 8000932:	2280      	movs	r2, #128	; 0x80
 8000934:	0152      	lsls	r2, r2, #5
 8000936:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000938:	187a      	adds	r2, r7, r1
 800093a:	4b40      	ldr	r3, [pc, #256]	; (8000a3c <MX_TIM1_Init+0x18c>)
 800093c:	0011      	movs	r1, r2
 800093e:	0018      	movs	r0, r3
 8000940:	f002 fcc2 	bl	80032c8 <HAL_TIM_ConfigClockSource>
 8000944:	1e03      	subs	r3, r0, #0
 8000946:	d001      	beq.n	800094c <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000948:	f000 f966 	bl	8000c18 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800094c:	4b3b      	ldr	r3, [pc, #236]	; (8000a3c <MX_TIM1_Init+0x18c>)
 800094e:	0018      	movs	r0, r3
 8000950:	f002 f9f6 	bl	8002d40 <HAL_TIM_OC_Init>
 8000954:	1e03      	subs	r3, r0, #0
 8000956:	d001      	beq.n	800095c <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000958:	f000 f95e 	bl	8000c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800095c:	2154      	movs	r1, #84	; 0x54
 800095e:	187b      	adds	r3, r7, r1
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000964:	187b      	adds	r3, r7, r1
 8000966:	2200      	movs	r2, #0
 8000968:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800096a:	187b      	adds	r3, r7, r1
 800096c:	2200      	movs	r2, #0
 800096e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000970:	187a      	adds	r2, r7, r1
 8000972:	4b32      	ldr	r3, [pc, #200]	; (8000a3c <MX_TIM1_Init+0x18c>)
 8000974:	0011      	movs	r1, r2
 8000976:	0018      	movs	r0, r3
 8000978:	f003 faae 	bl	8003ed8 <HAL_TIMEx_MasterConfigSynchronization>
 800097c:	1e03      	subs	r3, r0, #0
 800097e:	d001      	beq.n	8000984 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000980:	f000 f94a 	bl	8000c18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000984:	2138      	movs	r1, #56	; 0x38
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800098c:	187b      	adds	r3, r7, r1
 800098e:	2200      	movs	r2, #0
 8000990:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000992:	187b      	adds	r3, r7, r1
 8000994:	2200      	movs	r2, #0
 8000996:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000998:	187b      	adds	r3, r7, r1
 800099a:	2200      	movs	r2, #0
 800099c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800099e:	187b      	adds	r3, r7, r1
 80009a0:	2200      	movs	r2, #0
 80009a2:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80009a4:	187b      	adds	r3, r7, r1
 80009a6:	2200      	movs	r2, #0
 80009a8:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80009aa:	187b      	adds	r3, r7, r1
 80009ac:	2200      	movs	r2, #0
 80009ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009b0:	1879      	adds	r1, r7, r1
 80009b2:	4b22      	ldr	r3, [pc, #136]	; (8000a3c <MX_TIM1_Init+0x18c>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	0018      	movs	r0, r3
 80009b8:	f002 fb82 	bl	80030c0 <HAL_TIM_OC_ConfigChannel>
 80009bc:	1e03      	subs	r3, r0, #0
 80009be:	d001      	beq.n	80009c4 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 80009c0:	f000 f92a 	bl	8000c18 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80009c4:	1d3b      	adds	r3, r7, #4
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	2200      	movs	r2, #0
 80009ce:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80009d0:	1d3b      	adds	r3, r7, #4
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80009d6:	1d3b      	adds	r3, r7, #4
 80009d8:	2200      	movs	r2, #0
 80009da:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80009dc:	1d3b      	adds	r3, r7, #4
 80009de:	2200      	movs	r2, #0
 80009e0:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80009e2:	1d3b      	adds	r3, r7, #4
 80009e4:	2280      	movs	r2, #128	; 0x80
 80009e6:	0192      	lsls	r2, r2, #6
 80009e8:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80009f0:	1d3b      	adds	r3, r7, #4
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80009f6:	1d3b      	adds	r3, r7, #4
 80009f8:	2200      	movs	r2, #0
 80009fa:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80009fc:	1d3b      	adds	r3, r7, #4
 80009fe:	2280      	movs	r2, #128	; 0x80
 8000a00:	0492      	lsls	r2, r2, #18
 8000a02:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000a04:	1d3b      	adds	r3, r7, #4
 8000a06:	2200      	movs	r2, #0
 8000a08:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000a0a:	1d3b      	adds	r3, r7, #4
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	2200      	movs	r2, #0
 8000a14:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000a16:	1d3a      	adds	r2, r7, #4
 8000a18:	4b08      	ldr	r3, [pc, #32]	; (8000a3c <MX_TIM1_Init+0x18c>)
 8000a1a:	0011      	movs	r1, r2
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	f003 fac9 	bl	8003fb4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000a22:	1e03      	subs	r3, r0, #0
 8000a24:	d001      	beq.n	8000a2a <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8000a26:	f000 f8f7 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000a2a:	4b04      	ldr	r3, [pc, #16]	; (8000a3c <MX_TIM1_Init+0x18c>)
 8000a2c:	0018      	movs	r0, r3
 8000a2e:	f000 fa89 	bl	8000f44 <HAL_TIM_MspPostInit>

}
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	46bd      	mov	sp, r7
 8000a36:	b01c      	add	sp, #112	; 0x70
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	20000154 	.word	0x20000154
 8000a40:	40012c00 	.word	0x40012c00
 8000a44:	000001ff 	.word	0x000001ff

08000a48 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM2_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b088      	sub	sp, #32
 8000a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a4e:	2314      	movs	r3, #20
 8000a50:	18fb      	adds	r3, r7, r3
 8000a52:	0018      	movs	r0, r3
 8000a54:	230c      	movs	r3, #12
 8000a56:	001a      	movs	r2, r3
 8000a58:	2100      	movs	r1, #0
 8000a5a:	f006 fcb3 	bl	80073c4 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000a5e:	1d3b      	adds	r3, r7, #4
 8000a60:	0018      	movs	r0, r3
 8000a62:	2310      	movs	r3, #16
 8000a64:	001a      	movs	r2, r3
 8000a66:	2100      	movs	r1, #0
 8000a68:	f006 fcac 	bl	80073c4 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a6c:	4b23      	ldr	r3, [pc, #140]	; (8000afc <MX_TIM2_Init+0xb4>)
 8000a6e:	2280      	movs	r2, #128	; 0x80
 8000a70:	05d2      	lsls	r2, r2, #23
 8000a72:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000a74:	4b21      	ldr	r3, [pc, #132]	; (8000afc <MX_TIM2_Init+0xb4>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a7a:	4b20      	ldr	r3, [pc, #128]	; (8000afc <MX_TIM2_Init+0xb4>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000a80:	4b1e      	ldr	r3, [pc, #120]	; (8000afc <MX_TIM2_Init+0xb4>)
 8000a82:	2201      	movs	r2, #1
 8000a84:	4252      	negs	r2, r2
 8000a86:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a88:	4b1c      	ldr	r3, [pc, #112]	; (8000afc <MX_TIM2_Init+0xb4>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a8e:	4b1b      	ldr	r3, [pc, #108]	; (8000afc <MX_TIM2_Init+0xb4>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000a94:	4b19      	ldr	r3, [pc, #100]	; (8000afc <MX_TIM2_Init+0xb4>)
 8000a96:	0018      	movs	r0, r3
 8000a98:	f002 f9b2 	bl	8002e00 <HAL_TIM_IC_Init>
 8000a9c:	1e03      	subs	r3, r0, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000aa0:	f000 f8ba 	bl	8000c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa4:	2114      	movs	r1, #20
 8000aa6:	187b      	adds	r3, r7, r1
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	2200      	movs	r2, #0
 8000ab0:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ab2:	187a      	adds	r2, r7, r1
 8000ab4:	4b11      	ldr	r3, [pc, #68]	; (8000afc <MX_TIM2_Init+0xb4>)
 8000ab6:	0011      	movs	r1, r2
 8000ab8:	0018      	movs	r0, r3
 8000aba:	f003 fa0d 	bl	8003ed8 <HAL_TIMEx_MasterConfigSynchronization>
 8000abe:	1e03      	subs	r3, r0, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000ac2:	f000 f8a9 	bl	8000c18 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000acc:	1d3b      	adds	r3, r7, #4
 8000ace:	2201      	movs	r2, #1
 8000ad0:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000ad2:	1d3b      	adds	r3, r7, #4
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8000ad8:	1d3b      	adds	r3, r7, #4
 8000ada:	2200      	movs	r2, #0
 8000adc:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000ade:	1d39      	adds	r1, r7, #4
 8000ae0:	4b06      	ldr	r3, [pc, #24]	; (8000afc <MX_TIM2_Init+0xb4>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	f002 fb4b 	bl	8003180 <HAL_TIM_IC_ConfigChannel>
 8000aea:	1e03      	subs	r3, r0, #0
 8000aec:	d001      	beq.n	8000af2 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8000aee:	f000 f893 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	46bd      	mov	sp, r7
 8000af6:	b008      	add	sp, #32
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	200001a0 	.word	0x200001a0

08000b00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b00:	b590      	push	{r4, r7, lr}
 8000b02:	b089      	sub	sp, #36	; 0x24
 8000b04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b06:	240c      	movs	r4, #12
 8000b08:	193b      	adds	r3, r7, r4
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	2314      	movs	r3, #20
 8000b0e:	001a      	movs	r2, r3
 8000b10:	2100      	movs	r1, #0
 8000b12:	f006 fc57 	bl	80073c4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b16:	4b31      	ldr	r3, [pc, #196]	; (8000bdc <MX_GPIO_Init+0xdc>)
 8000b18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b1a:	4b30      	ldr	r3, [pc, #192]	; (8000bdc <MX_GPIO_Init+0xdc>)
 8000b1c:	2101      	movs	r1, #1
 8000b1e:	430a      	orrs	r2, r1
 8000b20:	635a      	str	r2, [r3, #52]	; 0x34
 8000b22:	4b2e      	ldr	r3, [pc, #184]	; (8000bdc <MX_GPIO_Init+0xdc>)
 8000b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b26:	2201      	movs	r2, #1
 8000b28:	4013      	ands	r3, r2
 8000b2a:	60bb      	str	r3, [r7, #8]
 8000b2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b2e:	4b2b      	ldr	r3, [pc, #172]	; (8000bdc <MX_GPIO_Init+0xdc>)
 8000b30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b32:	4b2a      	ldr	r3, [pc, #168]	; (8000bdc <MX_GPIO_Init+0xdc>)
 8000b34:	2102      	movs	r1, #2
 8000b36:	430a      	orrs	r2, r1
 8000b38:	635a      	str	r2, [r3, #52]	; 0x34
 8000b3a:	4b28      	ldr	r3, [pc, #160]	; (8000bdc <MX_GPIO_Init+0xdc>)
 8000b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b3e:	2202      	movs	r2, #2
 8000b40:	4013      	ands	r3, r2
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BOOST_EN_Pin|OPAMP_SHDN_Pin, GPIO_PIN_RESET);
 8000b46:	2381      	movs	r3, #129	; 0x81
 8000b48:	0119      	lsls	r1, r3, #4
 8000b4a:	23a0      	movs	r3, #160	; 0xa0
 8000b4c:	05db      	lsls	r3, r3, #23
 8000b4e:	2200      	movs	r2, #0
 8000b50:	0018      	movs	r0, r3
 8000b52:	f001 f931 	bl	8001db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PULL_GPIO_Port, PULL_Pin, GPIO_PIN_RESET);
 8000b56:	4b22      	ldr	r3, [pc, #136]	; (8000be0 <MX_GPIO_Init+0xe0>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	2140      	movs	r1, #64	; 0x40
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f001 f92b 	bl	8001db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BOOST_EN_Pin OPAMP_SHDN_Pin */
  GPIO_InitStruct.Pin = BOOST_EN_Pin|OPAMP_SHDN_Pin;
 8000b62:	193b      	adds	r3, r7, r4
 8000b64:	2281      	movs	r2, #129	; 0x81
 8000b66:	0112      	lsls	r2, r2, #4
 8000b68:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6a:	193b      	adds	r3, r7, r4
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b70:	193b      	adds	r3, r7, r4
 8000b72:	2202      	movs	r2, #2
 8000b74:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b76:	193b      	adds	r3, r7, r4
 8000b78:	2200      	movs	r2, #0
 8000b7a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b7c:	193a      	adds	r2, r7, r4
 8000b7e:	23a0      	movs	r3, #160	; 0xa0
 8000b80:	05db      	lsls	r3, r3, #23
 8000b82:	0011      	movs	r1, r2
 8000b84:	0018      	movs	r0, r3
 8000b86:	f000 ffb3 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQN_Pin */
  GPIO_InitStruct.Pin = IRQN_Pin;
 8000b8a:	0021      	movs	r1, r4
 8000b8c:	187b      	adds	r3, r7, r1
 8000b8e:	2208      	movs	r2, #8
 8000b90:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b92:	187b      	adds	r3, r7, r1
 8000b94:	2288      	movs	r2, #136	; 0x88
 8000b96:	0352      	lsls	r2, r2, #13
 8000b98:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b9a:	187b      	adds	r3, r7, r1
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(IRQN_GPIO_Port, &GPIO_InitStruct);
 8000ba0:	000c      	movs	r4, r1
 8000ba2:	187b      	adds	r3, r7, r1
 8000ba4:	4a0e      	ldr	r2, [pc, #56]	; (8000be0 <MX_GPIO_Init+0xe0>)
 8000ba6:	0019      	movs	r1, r3
 8000ba8:	0010      	movs	r0, r2
 8000baa:	f000 ffa1 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PULL_Pin */
  GPIO_InitStruct.Pin = PULL_Pin;
 8000bae:	0021      	movs	r1, r4
 8000bb0:	187b      	adds	r3, r7, r1
 8000bb2:	2240      	movs	r2, #64	; 0x40
 8000bb4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb6:	187b      	adds	r3, r7, r1
 8000bb8:	2201      	movs	r2, #1
 8000bba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	2202      	movs	r2, #2
 8000bc0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(PULL_GPIO_Port, &GPIO_InitStruct);
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	4a05      	ldr	r2, [pc, #20]	; (8000be0 <MX_GPIO_Init+0xe0>)
 8000bcc:	0019      	movs	r1, r3
 8000bce:	0010      	movs	r0, r2
 8000bd0:	f000 ff8e 	bl	8001af0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bd4:	46c0      	nop			; (mov r8, r8)
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	b009      	add	sp, #36	; 0x24
 8000bda:	bd90      	pop	{r4, r7, pc}
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	50000400 	.word	0x50000400

08000be4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000bec:	2001      	movs	r0, #1
 8000bee:	f004 fa5f 	bl	80050b0 <osDelay>
 8000bf2:	e7fb      	b.n	8000bec <StartDefaultTask+0x8>

08000bf4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a04      	ldr	r2, [pc, #16]	; (8000c14 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d101      	bne.n	8000c0a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c06:	f000 fac7 	bl	8001198 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	b002      	add	sp, #8
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	46c0      	nop			; (mov r8, r8)
 8000c14:	40001000 	.word	0x40001000

08000c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c1c:	b672      	cpsid	i
}
 8000c1e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c20:	e7fe      	b.n	8000c20 <Error_Handler+0x8>
	...

08000c24 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c2a:	4b15      	ldr	r3, [pc, #84]	; (8000c80 <HAL_MspInit+0x5c>)
 8000c2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c2e:	4b14      	ldr	r3, [pc, #80]	; (8000c80 <HAL_MspInit+0x5c>)
 8000c30:	2101      	movs	r1, #1
 8000c32:	430a      	orrs	r2, r1
 8000c34:	641a      	str	r2, [r3, #64]	; 0x40
 8000c36:	4b12      	ldr	r3, [pc, #72]	; (8000c80 <HAL_MspInit+0x5c>)
 8000c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	607b      	str	r3, [r7, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c42:	4b0f      	ldr	r3, [pc, #60]	; (8000c80 <HAL_MspInit+0x5c>)
 8000c44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c46:	4b0e      	ldr	r3, [pc, #56]	; (8000c80 <HAL_MspInit+0x5c>)
 8000c48:	2180      	movs	r1, #128	; 0x80
 8000c4a:	0549      	lsls	r1, r1, #21
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c50:	4b0b      	ldr	r3, [pc, #44]	; (8000c80 <HAL_MspInit+0x5c>)
 8000c52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c54:	2380      	movs	r3, #128	; 0x80
 8000c56:	055b      	lsls	r3, r3, #21
 8000c58:	4013      	ands	r3, r2
 8000c5a:	603b      	str	r3, [r7, #0]
 8000c5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000c5e:	2302      	movs	r3, #2
 8000c60:	425b      	negs	r3, r3
 8000c62:	2200      	movs	r2, #0
 8000c64:	2103      	movs	r1, #3
 8000c66:	0018      	movs	r0, r3
 8000c68:	f000 fd5e 	bl	8001728 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE);
 8000c6c:	2380      	movs	r3, #128	; 0x80
 8000c6e:	009b      	lsls	r3, r3, #2
 8000c70:	0018      	movs	r0, r3
 8000c72:	f000 faad 	bl	80011d0 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c76:	46c0      	nop			; (mov r8, r8)
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b002      	add	sp, #8
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	46c0      	nop			; (mov r8, r8)
 8000c80:	40021000 	.word	0x40021000

08000c84 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8000c84:	b590      	push	{r4, r7, lr}
 8000c86:	b089      	sub	sp, #36	; 0x24
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8c:	240c      	movs	r4, #12
 8000c8e:	193b      	adds	r3, r7, r4
 8000c90:	0018      	movs	r0, r3
 8000c92:	2314      	movs	r3, #20
 8000c94:	001a      	movs	r2, r3
 8000c96:	2100      	movs	r1, #0
 8000c98:	f006 fb94 	bl	80073c4 <memset>
  if(hcomp->Instance==COMP2)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a10      	ldr	r2, [pc, #64]	; (8000ce4 <HAL_COMP_MspInit+0x60>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d11a      	bne.n	8000cdc <HAL_COMP_MspInit+0x58>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca6:	4b10      	ldr	r3, [pc, #64]	; (8000ce8 <HAL_COMP_MspInit+0x64>)
 8000ca8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000caa:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <HAL_COMP_MspInit+0x64>)
 8000cac:	2102      	movs	r1, #2
 8000cae:	430a      	orrs	r2, r1
 8000cb0:	635a      	str	r2, [r3, #52]	; 0x34
 8000cb2:	4b0d      	ldr	r3, [pc, #52]	; (8000ce8 <HAL_COMP_MspInit+0x64>)
 8000cb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cb6:	2202      	movs	r2, #2
 8000cb8:	4013      	ands	r3, r2
 8000cba:	60bb      	str	r3, [r7, #8]
 8000cbc:	68bb      	ldr	r3, [r7, #8]
    /**COMP2 GPIO Configuration
    PB4     ------> COMP2_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000cbe:	193b      	adds	r3, r7, r4
 8000cc0:	2210      	movs	r2, #16
 8000cc2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cc4:	193b      	adds	r3, r7, r4
 8000cc6:	2203      	movs	r2, #3
 8000cc8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	193b      	adds	r3, r7, r4
 8000ccc:	2200      	movs	r2, #0
 8000cce:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cd0:	193b      	adds	r3, r7, r4
 8000cd2:	4a06      	ldr	r2, [pc, #24]	; (8000cec <HAL_COMP_MspInit+0x68>)
 8000cd4:	0019      	movs	r1, r3
 8000cd6:	0010      	movs	r0, r2
 8000cd8:	f000 ff0a 	bl	8001af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }

}
 8000cdc:	46c0      	nop			; (mov r8, r8)
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	b009      	add	sp, #36	; 0x24
 8000ce2:	bd90      	pop	{r4, r7, pc}
 8000ce4:	40010204 	.word	0x40010204
 8000ce8:	40021000 	.word	0x40021000
 8000cec:	50000400 	.word	0x50000400

08000cf0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000cf0:	b590      	push	{r4, r7, lr}
 8000cf2:	b08b      	sub	sp, #44	; 0x2c
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf8:	2414      	movs	r4, #20
 8000cfa:	193b      	adds	r3, r7, r4
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	2314      	movs	r3, #20
 8000d00:	001a      	movs	r2, r3
 8000d02:	2100      	movs	r1, #0
 8000d04:	f006 fb5e 	bl	80073c4 <memset>
  if(hdac->Instance==DAC1)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a1c      	ldr	r2, [pc, #112]	; (8000d80 <HAL_DAC_MspInit+0x90>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d131      	bne.n	8000d76 <HAL_DAC_MspInit+0x86>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000d12:	4b1c      	ldr	r3, [pc, #112]	; (8000d84 <HAL_DAC_MspInit+0x94>)
 8000d14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d16:	4b1b      	ldr	r3, [pc, #108]	; (8000d84 <HAL_DAC_MspInit+0x94>)
 8000d18:	2180      	movs	r1, #128	; 0x80
 8000d1a:	0589      	lsls	r1, r1, #22
 8000d1c:	430a      	orrs	r2, r1
 8000d1e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d20:	4b18      	ldr	r3, [pc, #96]	; (8000d84 <HAL_DAC_MspInit+0x94>)
 8000d22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d24:	2380      	movs	r3, #128	; 0x80
 8000d26:	059b      	lsls	r3, r3, #22
 8000d28:	4013      	ands	r3, r2
 8000d2a:	613b      	str	r3, [r7, #16]
 8000d2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d2e:	4b15      	ldr	r3, [pc, #84]	; (8000d84 <HAL_DAC_MspInit+0x94>)
 8000d30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d32:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <HAL_DAC_MspInit+0x94>)
 8000d34:	2101      	movs	r1, #1
 8000d36:	430a      	orrs	r2, r1
 8000d38:	635a      	str	r2, [r3, #52]	; 0x34
 8000d3a:	4b12      	ldr	r3, [pc, #72]	; (8000d84 <HAL_DAC_MspInit+0x94>)
 8000d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d3e:	2201      	movs	r2, #1
 8000d40:	4013      	ands	r3, r2
 8000d42:	60fb      	str	r3, [r7, #12]
 8000d44:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d46:	193b      	adds	r3, r7, r4
 8000d48:	2220      	movs	r2, #32
 8000d4a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d4c:	193b      	adds	r3, r7, r4
 8000d4e:	2203      	movs	r2, #3
 8000d50:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	193b      	adds	r3, r7, r4
 8000d54:	2200      	movs	r2, #0
 8000d56:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d58:	193a      	adds	r2, r7, r4
 8000d5a:	23a0      	movs	r3, #160	; 0xa0
 8000d5c:	05db      	lsls	r3, r3, #23
 8000d5e:	0011      	movs	r1, r2
 8000d60:	0018      	movs	r0, r3
 8000d62:	f000 fec5 	bl	8001af0 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 3, 0);
 8000d66:	2200      	movs	r2, #0
 8000d68:	2103      	movs	r1, #3
 8000d6a:	2011      	movs	r0, #17
 8000d6c:	f000 fcdc 	bl	8001728 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8000d70:	2011      	movs	r0, #17
 8000d72:	f000 fcee 	bl	8001752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8000d76:	46c0      	nop			; (mov r8, r8)
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	b00b      	add	sp, #44	; 0x2c
 8000d7c:	bd90      	pop	{r4, r7, pc}
 8000d7e:	46c0      	nop			; (mov r8, r8)
 8000d80:	40007400 	.word	0x40007400
 8000d84:	40021000 	.word	0x40021000

08000d88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d88:	b590      	push	{r4, r7, lr}
 8000d8a:	b097      	sub	sp, #92	; 0x5c
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d90:	2344      	movs	r3, #68	; 0x44
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	0018      	movs	r0, r3
 8000d96:	2314      	movs	r3, #20
 8000d98:	001a      	movs	r2, r3
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	f006 fb12 	bl	80073c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000da0:	2410      	movs	r4, #16
 8000da2:	193b      	adds	r3, r7, r4
 8000da4:	0018      	movs	r0, r3
 8000da6:	2334      	movs	r3, #52	; 0x34
 8000da8:	001a      	movs	r2, r3
 8000daa:	2100      	movs	r1, #0
 8000dac:	f006 fb0a 	bl	80073c4 <memset>
  if(huart->Instance==LPUART1)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a22      	ldr	r2, [pc, #136]	; (8000e40 <HAL_UART_MspInit+0xb8>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d13e      	bne.n	8000e38 <HAL_UART_MspInit+0xb0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000dba:	193b      	adds	r3, r7, r4
 8000dbc:	2210      	movs	r2, #16
 8000dbe:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000dc0:	193b      	adds	r3, r7, r4
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dc6:	193b      	adds	r3, r7, r4
 8000dc8:	0018      	movs	r0, r3
 8000dca:	f001 fd4d 	bl	8002868 <HAL_RCCEx_PeriphCLKConfig>
 8000dce:	1e03      	subs	r3, r0, #0
 8000dd0:	d001      	beq.n	8000dd6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000dd2:	f7ff ff21 	bl	8000c18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000dd6:	4b1b      	ldr	r3, [pc, #108]	; (8000e44 <HAL_UART_MspInit+0xbc>)
 8000dd8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000dda:	4b1a      	ldr	r3, [pc, #104]	; (8000e44 <HAL_UART_MspInit+0xbc>)
 8000ddc:	2180      	movs	r1, #128	; 0x80
 8000dde:	0349      	lsls	r1, r1, #13
 8000de0:	430a      	orrs	r2, r1
 8000de2:	63da      	str	r2, [r3, #60]	; 0x3c
 8000de4:	4b17      	ldr	r3, [pc, #92]	; (8000e44 <HAL_UART_MspInit+0xbc>)
 8000de6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000de8:	2380      	movs	r3, #128	; 0x80
 8000dea:	035b      	lsls	r3, r3, #13
 8000dec:	4013      	ands	r3, r2
 8000dee:	60fb      	str	r3, [r7, #12]
 8000df0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df2:	4b14      	ldr	r3, [pc, #80]	; (8000e44 <HAL_UART_MspInit+0xbc>)
 8000df4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000df6:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <HAL_UART_MspInit+0xbc>)
 8000df8:	2101      	movs	r1, #1
 8000dfa:	430a      	orrs	r2, r1
 8000dfc:	635a      	str	r2, [r3, #52]	; 0x34
 8000dfe:	4b11      	ldr	r3, [pc, #68]	; (8000e44 <HAL_UART_MspInit+0xbc>)
 8000e00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e02:	2201      	movs	r2, #1
 8000e04:	4013      	ands	r3, r2
 8000e06:	60bb      	str	r3, [r7, #8]
 8000e08:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e0a:	2144      	movs	r1, #68	; 0x44
 8000e0c:	187b      	adds	r3, r7, r1
 8000e0e:	220c      	movs	r2, #12
 8000e10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e12:	187b      	adds	r3, r7, r1
 8000e14:	2202      	movs	r2, #2
 8000e16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	187b      	adds	r3, r7, r1
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1e:	187b      	adds	r3, r7, r1
 8000e20:	2200      	movs	r2, #0
 8000e22:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8000e24:	187b      	adds	r3, r7, r1
 8000e26:	2206      	movs	r2, #6
 8000e28:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2a:	187a      	adds	r2, r7, r1
 8000e2c:	23a0      	movs	r3, #160	; 0xa0
 8000e2e:	05db      	lsls	r3, r3, #23
 8000e30:	0011      	movs	r1, r2
 8000e32:	0018      	movs	r0, r3
 8000e34:	f000 fe5c 	bl	8001af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000e38:	46c0      	nop			; (mov r8, r8)
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	b017      	add	sp, #92	; 0x5c
 8000e3e:	bd90      	pop	{r4, r7, pc}
 8000e40:	40008000 	.word	0x40008000
 8000e44:	40021000 	.word	0x40021000

08000e48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e48:	b590      	push	{r4, r7, lr}
 8000e4a:	b091      	sub	sp, #68	; 0x44
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e50:	240c      	movs	r4, #12
 8000e52:	193b      	adds	r3, r7, r4
 8000e54:	0018      	movs	r0, r3
 8000e56:	2334      	movs	r3, #52	; 0x34
 8000e58:	001a      	movs	r2, r3
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	f006 fab2 	bl	80073c4 <memset>
  if(htim_base->Instance==TIM1)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a11      	ldr	r2, [pc, #68]	; (8000eac <HAL_TIM_Base_MspInit+0x64>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d11c      	bne.n	8000ea4 <HAL_TIM_Base_MspInit+0x5c>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000e6a:	193b      	adds	r3, r7, r4
 8000e6c:	2280      	movs	r2, #128	; 0x80
 8000e6e:	0392      	lsls	r2, r2, #14
 8000e70:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8000e72:	193b      	adds	r3, r7, r4
 8000e74:	2200      	movs	r2, #0
 8000e76:	629a      	str	r2, [r3, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e78:	193b      	adds	r3, r7, r4
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	f001 fcf4 	bl	8002868 <HAL_RCCEx_PeriphCLKConfig>
 8000e80:	1e03      	subs	r3, r0, #0
 8000e82:	d001      	beq.n	8000e88 <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 8000e84:	f7ff fec8 	bl	8000c18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e88:	4b09      	ldr	r3, [pc, #36]	; (8000eb0 <HAL_TIM_Base_MspInit+0x68>)
 8000e8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e8c:	4b08      	ldr	r3, [pc, #32]	; (8000eb0 <HAL_TIM_Base_MspInit+0x68>)
 8000e8e:	2180      	movs	r1, #128	; 0x80
 8000e90:	0109      	lsls	r1, r1, #4
 8000e92:	430a      	orrs	r2, r1
 8000e94:	641a      	str	r2, [r3, #64]	; 0x40
 8000e96:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <HAL_TIM_Base_MspInit+0x68>)
 8000e98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e9a:	2380      	movs	r3, #128	; 0x80
 8000e9c:	011b      	lsls	r3, r3, #4
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	60bb      	str	r3, [r7, #8]
 8000ea2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000ea4:	46c0      	nop			; (mov r8, r8)
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	b011      	add	sp, #68	; 0x44
 8000eaa:	bd90      	pop	{r4, r7, pc}
 8000eac:	40012c00 	.word	0x40012c00
 8000eb0:	40021000 	.word	0x40021000

08000eb4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8000eb4:	b590      	push	{r4, r7, lr}
 8000eb6:	b08b      	sub	sp, #44	; 0x2c
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebc:	2414      	movs	r4, #20
 8000ebe:	193b      	adds	r3, r7, r4
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	2314      	movs	r3, #20
 8000ec4:	001a      	movs	r2, r3
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	f006 fa7c 	bl	80073c4 <memset>
  if(htim_ic->Instance==TIM2)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	2380      	movs	r3, #128	; 0x80
 8000ed2:	05db      	lsls	r3, r3, #23
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	d12f      	bne.n	8000f38 <HAL_TIM_IC_MspInit+0x84>
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ed8:	4b19      	ldr	r3, [pc, #100]	; (8000f40 <HAL_TIM_IC_MspInit+0x8c>)
 8000eda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000edc:	4b18      	ldr	r3, [pc, #96]	; (8000f40 <HAL_TIM_IC_MspInit+0x8c>)
 8000ede:	2101      	movs	r1, #1
 8000ee0:	430a      	orrs	r2, r1
 8000ee2:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ee4:	4b16      	ldr	r3, [pc, #88]	; (8000f40 <HAL_TIM_IC_MspInit+0x8c>)
 8000ee6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ee8:	2201      	movs	r2, #1
 8000eea:	4013      	ands	r3, r2
 8000eec:	613b      	str	r3, [r7, #16]
 8000eee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef0:	4b13      	ldr	r3, [pc, #76]	; (8000f40 <HAL_TIM_IC_MspInit+0x8c>)
 8000ef2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ef4:	4b12      	ldr	r3, [pc, #72]	; (8000f40 <HAL_TIM_IC_MspInit+0x8c>)
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	430a      	orrs	r2, r1
 8000efa:	635a      	str	r2, [r3, #52]	; 0x34
 8000efc:	4b10      	ldr	r3, [pc, #64]	; (8000f40 <HAL_TIM_IC_MspInit+0x8c>)
 8000efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f00:	2201      	movs	r2, #1
 8000f02:	4013      	ands	r3, r2
 8000f04:	60fb      	str	r3, [r7, #12]
 8000f06:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000f08:	193b      	adds	r3, r7, r4
 8000f0a:	2280      	movs	r2, #128	; 0x80
 8000f0c:	0212      	lsls	r2, r2, #8
 8000f0e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f10:	0021      	movs	r1, r4
 8000f12:	187b      	adds	r3, r7, r1
 8000f14:	2202      	movs	r2, #2
 8000f16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f18:	187b      	adds	r3, r7, r1
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1e:	187b      	adds	r3, r7, r1
 8000f20:	2200      	movs	r2, #0
 8000f22:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000f24:	187b      	adds	r3, r7, r1
 8000f26:	2202      	movs	r2, #2
 8000f28:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2a:	187a      	adds	r2, r7, r1
 8000f2c:	23a0      	movs	r3, #160	; 0xa0
 8000f2e:	05db      	lsls	r3, r3, #23
 8000f30:	0011      	movs	r1, r2
 8000f32:	0018      	movs	r0, r3
 8000f34:	f000 fddc 	bl	8001af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f38:	46c0      	nop			; (mov r8, r8)
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	b00b      	add	sp, #44	; 0x2c
 8000f3e:	bd90      	pop	{r4, r7, pc}
 8000f40:	40021000 	.word	0x40021000

08000f44 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f44:	b590      	push	{r4, r7, lr}
 8000f46:	b089      	sub	sp, #36	; 0x24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4c:	240c      	movs	r4, #12
 8000f4e:	193b      	adds	r3, r7, r4
 8000f50:	0018      	movs	r0, r3
 8000f52:	2314      	movs	r3, #20
 8000f54:	001a      	movs	r2, r3
 8000f56:	2100      	movs	r1, #0
 8000f58:	f006 fa34 	bl	80073c4 <memset>
  if(htim->Instance==TIM1)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a15      	ldr	r2, [pc, #84]	; (8000fb8 <HAL_TIM_MspPostInit+0x74>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d123      	bne.n	8000fae <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f66:	4b15      	ldr	r3, [pc, #84]	; (8000fbc <HAL_TIM_MspPostInit+0x78>)
 8000f68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f6a:	4b14      	ldr	r3, [pc, #80]	; (8000fbc <HAL_TIM_MspPostInit+0x78>)
 8000f6c:	2101      	movs	r1, #1
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	635a      	str	r2, [r3, #52]	; 0x34
 8000f72:	4b12      	ldr	r3, [pc, #72]	; (8000fbc <HAL_TIM_MspPostInit+0x78>)
 8000f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f76:	2201      	movs	r2, #1
 8000f78:	4013      	ands	r3, r2
 8000f7a:	60bb      	str	r3, [r7, #8]
 8000f7c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA7     ------> TIM1_CH1N
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000f7e:	193b      	adds	r3, r7, r4
 8000f80:	22c0      	movs	r2, #192	; 0xc0
 8000f82:	0052      	lsls	r2, r2, #1
 8000f84:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f86:	0021      	movs	r1, r4
 8000f88:	187b      	adds	r3, r7, r1
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8e:	187b      	adds	r3, r7, r1
 8000f90:	2200      	movs	r2, #0
 8000f92:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f94:	187b      	adds	r3, r7, r1
 8000f96:	2200      	movs	r2, #0
 8000f98:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000f9a:	187b      	adds	r3, r7, r1
 8000f9c:	2202      	movs	r2, #2
 8000f9e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa0:	187a      	adds	r2, r7, r1
 8000fa2:	23a0      	movs	r3, #160	; 0xa0
 8000fa4:	05db      	lsls	r3, r3, #23
 8000fa6:	0011      	movs	r1, r2
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f000 fda1 	bl	8001af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000fae:	46c0      	nop			; (mov r8, r8)
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	b009      	add	sp, #36	; 0x24
 8000fb4:	bd90      	pop	{r4, r7, pc}
 8000fb6:	46c0      	nop			; (mov r8, r8)
 8000fb8:	40012c00 	.word	0x40012c00
 8000fbc:	40021000 	.word	0x40021000

08000fc0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fc0:	b5b0      	push	{r4, r5, r7, lr}
 8000fc2:	b08c      	sub	sp, #48	; 0x30
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000fc8:	232b      	movs	r3, #43	; 0x2b
 8000fca:	18fb      	adds	r3, r7, r3
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000fd0:	4b37      	ldr	r3, [pc, #220]	; (80010b0 <HAL_InitTick+0xf0>)
 8000fd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000fd4:	4b36      	ldr	r3, [pc, #216]	; (80010b0 <HAL_InitTick+0xf0>)
 8000fd6:	2110      	movs	r1, #16
 8000fd8:	430a      	orrs	r2, r1
 8000fda:	63da      	str	r2, [r3, #60]	; 0x3c
 8000fdc:	4b34      	ldr	r3, [pc, #208]	; (80010b0 <HAL_InitTick+0xf0>)
 8000fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fe0:	2210      	movs	r2, #16
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	60bb      	str	r3, [r7, #8]
 8000fe6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fe8:	230c      	movs	r3, #12
 8000fea:	18fa      	adds	r2, r7, r3
 8000fec:	2410      	movs	r4, #16
 8000fee:	193b      	adds	r3, r7, r4
 8000ff0:	0011      	movs	r1, r2
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	f001 fc0e 	bl	8002814 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ff8:	193b      	adds	r3, r7, r4
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001000:	2b00      	cmp	r3, #0
 8001002:	d104      	bne.n	800100e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001004:	f001 fbf0 	bl	80027e8 <HAL_RCC_GetPCLK1Freq>
 8001008:	0003      	movs	r3, r0
 800100a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800100c:	e004      	b.n	8001018 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800100e:	f001 fbeb 	bl	80027e8 <HAL_RCC_GetPCLK1Freq>
 8001012:	0003      	movs	r3, r0
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800101a:	4926      	ldr	r1, [pc, #152]	; (80010b4 <HAL_InitTick+0xf4>)
 800101c:	0018      	movs	r0, r3
 800101e:	f7ff f873 	bl	8000108 <__udivsi3>
 8001022:	0003      	movs	r3, r0
 8001024:	3b01      	subs	r3, #1
 8001026:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001028:	4b23      	ldr	r3, [pc, #140]	; (80010b8 <HAL_InitTick+0xf8>)
 800102a:	4a24      	ldr	r2, [pc, #144]	; (80010bc <HAL_InitTick+0xfc>)
 800102c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800102e:	4b22      	ldr	r3, [pc, #136]	; (80010b8 <HAL_InitTick+0xf8>)
 8001030:	4a23      	ldr	r2, [pc, #140]	; (80010c0 <HAL_InitTick+0x100>)
 8001032:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001034:	4b20      	ldr	r3, [pc, #128]	; (80010b8 <HAL_InitTick+0xf8>)
 8001036:	6a3a      	ldr	r2, [r7, #32]
 8001038:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 800103a:	4b1f      	ldr	r3, [pc, #124]	; (80010b8 <HAL_InitTick+0xf8>)
 800103c:	2200      	movs	r2, #0
 800103e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001040:	4b1d      	ldr	r3, [pc, #116]	; (80010b8 <HAL_InitTick+0xf8>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001046:	4b1c      	ldr	r3, [pc, #112]	; (80010b8 <HAL_InitTick+0xf8>)
 8001048:	2200      	movs	r2, #0
 800104a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800104c:	252b      	movs	r5, #43	; 0x2b
 800104e:	197c      	adds	r4, r7, r5
 8001050:	4b19      	ldr	r3, [pc, #100]	; (80010b8 <HAL_InitTick+0xf8>)
 8001052:	0018      	movs	r0, r3
 8001054:	f001 fdc0 	bl	8002bd8 <HAL_TIM_Base_Init>
 8001058:	0003      	movs	r3, r0
 800105a:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 800105c:	197b      	adds	r3, r7, r5
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d11e      	bne.n	80010a2 <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001064:	197c      	adds	r4, r7, r5
 8001066:	4b14      	ldr	r3, [pc, #80]	; (80010b8 <HAL_InitTick+0xf8>)
 8001068:	0018      	movs	r0, r3
 800106a:	f001 fe0d 	bl	8002c88 <HAL_TIM_Base_Start_IT>
 800106e:	0003      	movs	r3, r0
 8001070:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8001072:	197b      	adds	r3, r7, r5
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d113      	bne.n	80010a2 <HAL_InitTick+0xe2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 800107a:	2011      	movs	r0, #17
 800107c:	f000 fb69 	bl	8001752 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2b03      	cmp	r3, #3
 8001084:	d809      	bhi.n	800109a <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, TickPriority, 0U);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	0019      	movs	r1, r3
 800108c:	2011      	movs	r0, #17
 800108e:	f000 fb4b 	bl	8001728 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001092:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <HAL_InitTick+0x104>)
 8001094:	687a      	ldr	r2, [r7, #4]
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	e003      	b.n	80010a2 <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 800109a:	232b      	movs	r3, #43	; 0x2b
 800109c:	18fb      	adds	r3, r7, r3
 800109e:	2201      	movs	r2, #1
 80010a0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 80010a2:	232b      	movs	r3, #43	; 0x2b
 80010a4:	18fb      	adds	r3, r7, r3
 80010a6:	781b      	ldrb	r3, [r3, #0]
}
 80010a8:	0018      	movs	r0, r3
 80010aa:	46bd      	mov	sp, r7
 80010ac:	b00c      	add	sp, #48	; 0x30
 80010ae:	bdb0      	pop	{r4, r5, r7, pc}
 80010b0:	40021000 	.word	0x40021000
 80010b4:	000f4240 	.word	0x000f4240
 80010b8:	200001f0 	.word	0x200001f0
 80010bc:	40001000 	.word	0x40001000
 80010c0:	000003e7 	.word	0x000003e7
 80010c4:	20000004 	.word	0x20000004

080010c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010cc:	e7fe      	b.n	80010cc <NMI_Handler+0x4>

080010ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010d2:	e7fe      	b.n	80010d2 <HardFault_Handler+0x4>

080010d4 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80010d8:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <TIM6_DAC_LPTIM1_IRQHandler+0x1c>)
 80010da:	0018      	movs	r0, r3
 80010dc:	f001 fee8 	bl	8002eb0 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 80010e0:	4b04      	ldr	r3, [pc, #16]	; (80010f4 <TIM6_DAC_LPTIM1_IRQHandler+0x20>)
 80010e2:	0018      	movs	r0, r3
 80010e4:	f000 fb68 	bl	80017b8 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 80010e8:	46c0      	nop			; (mov r8, r8)
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	46c0      	nop			; (mov r8, r8)
 80010f0:	200001f0 	.word	0x200001f0
 80010f4:	200000ac 	.word	0x200000ac

080010f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010fc:	46c0      	nop			; (mov r8, r8)
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001104:	480d      	ldr	r0, [pc, #52]	; (800113c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001106:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001108:	f7ff fff6 	bl	80010f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800110c:	480c      	ldr	r0, [pc, #48]	; (8001140 <LoopForever+0x6>)
  ldr r1, =_edata
 800110e:	490d      	ldr	r1, [pc, #52]	; (8001144 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001110:	4a0d      	ldr	r2, [pc, #52]	; (8001148 <LoopForever+0xe>)
  movs r3, #0
 8001112:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001114:	e002      	b.n	800111c <LoopCopyDataInit>

08001116 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001116:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001118:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800111a:	3304      	adds	r3, #4

0800111c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800111c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800111e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001120:	d3f9      	bcc.n	8001116 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001122:	4a0a      	ldr	r2, [pc, #40]	; (800114c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001124:	4c0a      	ldr	r4, [pc, #40]	; (8001150 <LoopForever+0x16>)
  movs r3, #0
 8001126:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001128:	e001      	b.n	800112e <LoopFillZerobss>

0800112a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800112a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800112c:	3204      	adds	r2, #4

0800112e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800112e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001130:	d3fb      	bcc.n	800112a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001132:	f006 f9ad 	bl	8007490 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001136:	f7ff fa73 	bl	8000620 <main>

0800113a <LoopForever>:

LoopForever:
  b LoopForever
 800113a:	e7fe      	b.n	800113a <LoopForever>
  ldr   r0, =_estack
 800113c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8001140:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001144:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001148:	08007718 	.word	0x08007718
  ldr r2, =_sbss
 800114c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001150:	20001d60 	.word	0x20001d60

08001154 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001154:	e7fe      	b.n	8001154 <ADC1_COMP_IRQHandler>
	...

08001158 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800115e:	1dfb      	adds	r3, r7, #7
 8001160:	2200      	movs	r2, #0
 8001162:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001164:	4b0b      	ldr	r3, [pc, #44]	; (8001194 <HAL_Init+0x3c>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	4b0a      	ldr	r3, [pc, #40]	; (8001194 <HAL_Init+0x3c>)
 800116a:	2180      	movs	r1, #128	; 0x80
 800116c:	0049      	lsls	r1, r1, #1
 800116e:	430a      	orrs	r2, r1
 8001170:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001172:	2003      	movs	r0, #3
 8001174:	f7ff ff24 	bl	8000fc0 <HAL_InitTick>
 8001178:	1e03      	subs	r3, r0, #0
 800117a:	d003      	beq.n	8001184 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800117c:	1dfb      	adds	r3, r7, #7
 800117e:	2201      	movs	r2, #1
 8001180:	701a      	strb	r2, [r3, #0]
 8001182:	e001      	b.n	8001188 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001184:	f7ff fd4e 	bl	8000c24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001188:	1dfb      	adds	r3, r7, #7
 800118a:	781b      	ldrb	r3, [r3, #0]
}
 800118c:	0018      	movs	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	b002      	add	sp, #8
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40022000 	.word	0x40022000

08001198 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800119c:	4b05      	ldr	r3, [pc, #20]	; (80011b4 <HAL_IncTick+0x1c>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	001a      	movs	r2, r3
 80011a2:	4b05      	ldr	r3, [pc, #20]	; (80011b8 <HAL_IncTick+0x20>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	18d2      	adds	r2, r2, r3
 80011a8:	4b03      	ldr	r3, [pc, #12]	; (80011b8 <HAL_IncTick+0x20>)
 80011aa:	601a      	str	r2, [r3, #0]
}
 80011ac:	46c0      	nop			; (mov r8, r8)
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	20000008 	.word	0x20000008
 80011b8:	2000023c 	.word	0x2000023c

080011bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  return uwTick;
 80011c0:	4b02      	ldr	r3, [pc, #8]	; (80011cc <HAL_GetTick+0x10>)
 80011c2:	681b      	ldr	r3, [r3, #0]
}
 80011c4:	0018      	movs	r0, r3
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	46c0      	nop			; (mov r8, r8)
 80011cc:	2000023c 	.word	0x2000023c

080011d0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80011d8:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a06      	ldr	r2, [pc, #24]	; (80011f8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80011de:	4013      	ands	r3, r2
 80011e0:	0019      	movs	r1, r3
 80011e2:	4b04      	ldr	r3, [pc, #16]	; (80011f4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	430a      	orrs	r2, r1
 80011e8:	601a      	str	r2, [r3, #0]
}
 80011ea:	46c0      	nop			; (mov r8, r8)
 80011ec:	46bd      	mov	sp, r7
 80011ee:	b002      	add	sp, #8
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	46c0      	nop			; (mov r8, r8)
 80011f4:	40010000 	.word	0x40010000
 80011f8:	fffff9ff 	.word	0xfffff9ff

080011fc <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001204:	4a05      	ldr	r2, [pc, #20]	; (800121c <LL_EXTI_EnableIT_0_31+0x20>)
 8001206:	2380      	movs	r3, #128	; 0x80
 8001208:	58d2      	ldr	r2, [r2, r3]
 800120a:	4904      	ldr	r1, [pc, #16]	; (800121c <LL_EXTI_EnableIT_0_31+0x20>)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	4313      	orrs	r3, r2
 8001210:	2280      	movs	r2, #128	; 0x80
 8001212:	508b      	str	r3, [r1, r2]
}
 8001214:	46c0      	nop			; (mov r8, r8)
 8001216:	46bd      	mov	sp, r7
 8001218:	b002      	add	sp, #8
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40021800 	.word	0x40021800

08001220 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001228:	4a06      	ldr	r2, [pc, #24]	; (8001244 <LL_EXTI_DisableIT_0_31+0x24>)
 800122a:	2380      	movs	r3, #128	; 0x80
 800122c:	58d3      	ldr	r3, [r2, r3]
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	43d2      	mvns	r2, r2
 8001232:	4904      	ldr	r1, [pc, #16]	; (8001244 <LL_EXTI_DisableIT_0_31+0x24>)
 8001234:	4013      	ands	r3, r2
 8001236:	2280      	movs	r2, #128	; 0x80
 8001238:	508b      	str	r3, [r1, r2]
}
 800123a:	46c0      	nop			; (mov r8, r8)
 800123c:	46bd      	mov	sp, r7
 800123e:	b002      	add	sp, #8
 8001240:	bd80      	pop	{r7, pc}
 8001242:	46c0      	nop			; (mov r8, r8)
 8001244:	40021800 	.word	0x40021800

08001248 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8001250:	4a05      	ldr	r2, [pc, #20]	; (8001268 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001252:	2384      	movs	r3, #132	; 0x84
 8001254:	58d2      	ldr	r2, [r2, r3]
 8001256:	4904      	ldr	r1, [pc, #16]	; (8001268 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4313      	orrs	r3, r2
 800125c:	2284      	movs	r2, #132	; 0x84
 800125e:	508b      	str	r3, [r1, r2]

}
 8001260:	46c0      	nop			; (mov r8, r8)
 8001262:	46bd      	mov	sp, r7
 8001264:	b002      	add	sp, #8
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40021800 	.word	0x40021800

0800126c <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001274:	4a06      	ldr	r2, [pc, #24]	; (8001290 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001276:	2384      	movs	r3, #132	; 0x84
 8001278:	58d3      	ldr	r3, [r2, r3]
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	43d2      	mvns	r2, r2
 800127e:	4904      	ldr	r1, [pc, #16]	; (8001290 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001280:	4013      	ands	r3, r2
 8001282:	2284      	movs	r2, #132	; 0x84
 8001284:	508b      	str	r3, [r1, r2]
}
 8001286:	46c0      	nop			; (mov r8, r8)
 8001288:	46bd      	mov	sp, r7
 800128a:	b002      	add	sp, #8
 800128c:	bd80      	pop	{r7, pc}
 800128e:	46c0      	nop			; (mov r8, r8)
 8001290:	40021800 	.word	0x40021800

08001294 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800129c:	4b04      	ldr	r3, [pc, #16]	; (80012b0 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 800129e:	6819      	ldr	r1, [r3, #0]
 80012a0:	4b03      	ldr	r3, [pc, #12]	; (80012b0 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	430a      	orrs	r2, r1
 80012a6:	601a      	str	r2, [r3, #0]

}
 80012a8:	46c0      	nop			; (mov r8, r8)
 80012aa:	46bd      	mov	sp, r7
 80012ac:	b002      	add	sp, #8
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40021800 	.word	0x40021800

080012b4 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80012bc:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	43d9      	mvns	r1, r3
 80012c4:	4b03      	ldr	r3, [pc, #12]	; (80012d4 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80012c6:	400a      	ands	r2, r1
 80012c8:	601a      	str	r2, [r3, #0]

}
 80012ca:	46c0      	nop			; (mov r8, r8)
 80012cc:	46bd      	mov	sp, r7
 80012ce:	b002      	add	sp, #8
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	40021800 	.word	0x40021800

080012d8 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80012e0:	4b04      	ldr	r3, [pc, #16]	; (80012f4 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 80012e2:	6859      	ldr	r1, [r3, #4]
 80012e4:	4b03      	ldr	r3, [pc, #12]	; (80012f4 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	430a      	orrs	r2, r1
 80012ea:	605a      	str	r2, [r3, #4]
}
 80012ec:	46c0      	nop			; (mov r8, r8)
 80012ee:	46bd      	mov	sp, r7
 80012f0:	b002      	add	sp, #8
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40021800 	.word	0x40021800

080012f8 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001300:	4b05      	ldr	r3, [pc, #20]	; (8001318 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8001302:	685a      	ldr	r2, [r3, #4]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	43d9      	mvns	r1, r3
 8001308:	4b03      	ldr	r3, [pc, #12]	; (8001318 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 800130a:	400a      	ands	r2, r1
 800130c:	605a      	str	r2, [r3, #4]
}
 800130e:	46c0      	nop			; (mov r8, r8)
 8001310:	46bd      	mov	sp, r7
 8001312:	b002      	add	sp, #8
 8001314:	bd80      	pop	{r7, pc}
 8001316:	46c0      	nop			; (mov r8, r8)
 8001318:	40021800 	.word	0x40021800

0800131c <LL_EXTI_ClearFallingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFallingFlag_0_31(uint32_t ExtiLine)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 8001324:	4b03      	ldr	r3, [pc, #12]	; (8001334 <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	611a      	str	r2, [r3, #16]
}
 800132a:	46c0      	nop			; (mov r8, r8)
 800132c:	46bd      	mov	sp, r7
 800132e:	b002      	add	sp, #8
 8001330:	bd80      	pop	{r7, pc}
 8001332:	46c0      	nop			; (mov r8, r8)
 8001334:	40021800 	.word	0x40021800

08001338 <LL_EXTI_ClearRisingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->RPR1, ExtiLine);
 8001340:	4b03      	ldr	r3, [pc, #12]	; (8001350 <LL_EXTI_ClearRisingFlag_0_31+0x18>)
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	60da      	str	r2, [r3, #12]
}
 8001346:	46c0      	nop			; (mov r8, r8)
 8001348:	46bd      	mov	sp, r7
 800134a:	b002      	add	sp, #8
 800134c:	bd80      	pop	{r7, pc}
 800134e:	46c0      	nop			; (mov r8, r8)
 8001350:	40021800 	.word	0x40021800

08001354 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b088      	sub	sp, #32
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800135c:	2300      	movs	r3, #0
 800135e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8001360:	211f      	movs	r1, #31
 8001362:	187b      	adds	r3, r7, r1
 8001364:	2200      	movs	r2, #0
 8001366:	701a      	strb	r2, [r3, #0]
  __IO uint32_t *comp_common_odd;
  __IO uint32_t *comp_common_even;
#endif /* COMP3 */

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d103      	bne.n	8001376 <HAL_COMP_Init+0x22>
  {
    status = HAL_ERROR;
 800136e:	187b      	adds	r3, r7, r1
 8001370:	2201      	movs	r2, #1
 8001372:	701a      	strb	r2, [r3, #0]
 8001374:	e13d      	b.n	80015f2 <HAL_COMP_Init+0x29e>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	0fdb      	lsrs	r3, r3, #31
 800137e:	07da      	lsls	r2, r3, #31
 8001380:	2380      	movs	r3, #128	; 0x80
 8001382:	061b      	lsls	r3, r3, #24
 8001384:	429a      	cmp	r2, r3
 8001386:	d104      	bne.n	8001392 <HAL_COMP_Init+0x3e>
  {
    status = HAL_ERROR;
 8001388:	231f      	movs	r3, #31
 800138a:	18fb      	adds	r3, r7, r3
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]
 8001390:	e12f      	b.n	80015f2 <HAL_COMP_Init+0x29e>
    {
      assert_param(IS_COMP_WINDOWOUTPUT(hcomp->Init.WindowOutput));
    }


    if (hcomp->State == HAL_COMP_STATE_RESET)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2229      	movs	r2, #41	; 0x29
 8001396:	5c9b      	ldrb	r3, [r3, r2]
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2b00      	cmp	r3, #0
 800139c:	d10a      	bne.n	80013b4 <HAL_COMP_Init+0x60>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2228      	movs	r2, #40	; 0x28
 80013a2:	2100      	movs	r1, #0
 80013a4:	5499      	strb	r1, [r3, r2]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2200      	movs	r2, #0
 80013aa:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	0018      	movs	r0, r3
 80013b0:	f7ff fc68 	bl	8000c84 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2230      	movs	r2, #48	; 0x30
 80013bc:	4013      	ands	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	695a      	ldr	r2, [r3, #20]
               | hcomp->Init.InputPlus
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	691b      	ldr	r3, [r3, #16]
 80013c8:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6a1b      	ldr	r3, [r3, #32]
 80013ce:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (hcomp->Init.InputMinus
 80013e0:	4313      	orrs	r3, r2
 80013e2:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a85      	ldr	r2, [pc, #532]	; (8001600 <HAL_COMP_Init+0x2ac>)
 80013ec:	4013      	ands	r3, r2
 80013ee:	0019      	movs	r1, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	697a      	ldr	r2, [r7, #20]
 80013f6:	430a      	orrs	r2, r1
 80013f8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(*comp_common_odd, COMP_CSR_WINOUT);
        CLEAR_BIT(*comp_common_even, COMP_CSR_WINOUT);
        break;
    }
#else
    if (hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685a      	ldr	r2, [r3, #4]
 80013fe:	2380      	movs	r3, #128	; 0x80
 8001400:	011b      	lsls	r3, r3, #4
 8001402:	429a      	cmp	r2, r3
 8001404:	d10d      	bne.n	8001422 <HAL_COMP_Init+0xce>
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8001406:	4b7f      	ldr	r3, [pc, #508]	; (8001604 <HAL_COMP_Init+0x2b0>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	4b7e      	ldr	r3, [pc, #504]	; (8001604 <HAL_COMP_Init+0x2b0>)
 800140c:	497e      	ldr	r1, [pc, #504]	; (8001608 <HAL_COMP_Init+0x2b4>)
 800140e:	400a      	ands	r2, r1
 8001410:	601a      	str	r2, [r3, #0]
      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8001412:	4b7c      	ldr	r3, [pc, #496]	; (8001604 <HAL_COMP_Init+0x2b0>)
 8001414:	685a      	ldr	r2, [r3, #4]
 8001416:	4b7b      	ldr	r3, [pc, #492]	; (8001604 <HAL_COMP_Init+0x2b0>)
 8001418:	2180      	movs	r1, #128	; 0x80
 800141a:	0109      	lsls	r1, r1, #4
 800141c:	430a      	orrs	r2, r1
 800141e:	605a      	str	r2, [r3, #4]
 8001420:	e01f      	b.n	8001462 <HAL_COMP_Init+0x10e>
    }
    else if (hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685a      	ldr	r2, [r3, #4]
 8001426:	23c0      	movs	r3, #192	; 0xc0
 8001428:	015b      	lsls	r3, r3, #5
 800142a:	429a      	cmp	r2, r3
 800142c:	d10d      	bne.n	800144a <HAL_COMP_Init+0xf6>
    {
      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 800142e:	4b75      	ldr	r3, [pc, #468]	; (8001604 <HAL_COMP_Init+0x2b0>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	4b74      	ldr	r3, [pc, #464]	; (8001604 <HAL_COMP_Init+0x2b0>)
 8001434:	2180      	movs	r1, #128	; 0x80
 8001436:	0109      	lsls	r1, r1, #4
 8001438:	430a      	orrs	r2, r1
 800143a:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 800143c:	4b71      	ldr	r3, [pc, #452]	; (8001604 <HAL_COMP_Init+0x2b0>)
 800143e:	685a      	ldr	r2, [r3, #4]
 8001440:	4b70      	ldr	r3, [pc, #448]	; (8001604 <HAL_COMP_Init+0x2b0>)
 8001442:	4971      	ldr	r1, [pc, #452]	; (8001608 <HAL_COMP_Init+0x2b4>)
 8001444:	400a      	ands	r2, r1
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	e00b      	b.n	8001462 <HAL_COMP_Init+0x10e>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 800144a:	4b6e      	ldr	r3, [pc, #440]	; (8001604 <HAL_COMP_Init+0x2b0>)
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	4b6d      	ldr	r3, [pc, #436]	; (8001604 <HAL_COMP_Init+0x2b0>)
 8001450:	496d      	ldr	r1, [pc, #436]	; (8001608 <HAL_COMP_Init+0x2b4>)
 8001452:	400a      	ands	r2, r1
 8001454:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8001456:	4b6b      	ldr	r3, [pc, #428]	; (8001604 <HAL_COMP_Init+0x2b0>)
 8001458:	685a      	ldr	r2, [r3, #4]
 800145a:	4b6a      	ldr	r3, [pc, #424]	; (8001604 <HAL_COMP_Init+0x2b0>)
 800145c:	496a      	ldr	r1, [pc, #424]	; (8001608 <HAL_COMP_Init+0x2b4>)
 800145e:	400a      	ands	r2, r1
 8001460:	605a      	str	r2, [r3, #4]

    /* Set window mode output */
    /* Note: Window mode mode output can also be used when window mode        */
    /*       is disabled, to use comparators in independent mode with their   */
    /*       output connected through exclusive-or circuitry.                 */
    switch (hcomp->Init.WindowOutput)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	22a0      	movs	r2, #160	; 0xa0
 8001468:	01d2      	lsls	r2, r2, #7
 800146a:	4293      	cmp	r3, r2
 800146c:	d017      	beq.n	800149e <HAL_COMP_Init+0x14a>
 800146e:	22a0      	movs	r2, #160	; 0xa0
 8001470:	01d2      	lsls	r2, r2, #7
 8001472:	4293      	cmp	r3, r2
 8001474:	d830      	bhi.n	80014d8 <HAL_COMP_Init+0x184>
 8001476:	2b01      	cmp	r3, #1
 8001478:	d01f      	beq.n	80014ba <HAL_COMP_Init+0x166>
 800147a:	2280      	movs	r2, #128	; 0x80
 800147c:	01d2      	lsls	r2, r2, #7
 800147e:	4293      	cmp	r3, r2
 8001480:	d12a      	bne.n	80014d8 <HAL_COMP_Init+0x184>
    {
      case COMP_WINDOWOUTPUT_COMP1:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8001482:	4b60      	ldr	r3, [pc, #384]	; (8001604 <HAL_COMP_Init+0x2b0>)
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	4b5f      	ldr	r3, [pc, #380]	; (8001604 <HAL_COMP_Init+0x2b0>)
 8001488:	2180      	movs	r1, #128	; 0x80
 800148a:	01c9      	lsls	r1, r1, #7
 800148c:	430a      	orrs	r2, r1
 800148e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8001490:	4b5c      	ldr	r3, [pc, #368]	; (8001604 <HAL_COMP_Init+0x2b0>)
 8001492:	685a      	ldr	r2, [r3, #4]
 8001494:	4b5b      	ldr	r3, [pc, #364]	; (8001604 <HAL_COMP_Init+0x2b0>)
 8001496:	495d      	ldr	r1, [pc, #372]	; (800160c <HAL_COMP_Init+0x2b8>)
 8001498:	400a      	ands	r2, r1
 800149a:	605a      	str	r2, [r3, #4]
        break;
 800149c:	e029      	b.n	80014f2 <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_COMP2:
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 800149e:	4b59      	ldr	r3, [pc, #356]	; (8001604 <HAL_COMP_Init+0x2b0>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	4b58      	ldr	r3, [pc, #352]	; (8001604 <HAL_COMP_Init+0x2b0>)
 80014a4:	4959      	ldr	r1, [pc, #356]	; (800160c <HAL_COMP_Init+0x2b8>)
 80014a6:	400a      	ands	r2, r1
 80014a8:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80014aa:	4b56      	ldr	r3, [pc, #344]	; (8001604 <HAL_COMP_Init+0x2b0>)
 80014ac:	685a      	ldr	r2, [r3, #4]
 80014ae:	4b55      	ldr	r3, [pc, #340]	; (8001604 <HAL_COMP_Init+0x2b0>)
 80014b0:	2180      	movs	r1, #128	; 0x80
 80014b2:	01c9      	lsls	r1, r1, #7
 80014b4:	430a      	orrs	r2, r1
 80014b6:	605a      	str	r2, [r3, #4]
        break;
 80014b8:	e01b      	b.n	80014f2 <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_BOTH:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 80014ba:	4b52      	ldr	r3, [pc, #328]	; (8001604 <HAL_COMP_Init+0x2b0>)
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	4b51      	ldr	r3, [pc, #324]	; (8001604 <HAL_COMP_Init+0x2b0>)
 80014c0:	2180      	movs	r1, #128	; 0x80
 80014c2:	01c9      	lsls	r1, r1, #7
 80014c4:	430a      	orrs	r2, r1
 80014c6:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80014c8:	4b4e      	ldr	r3, [pc, #312]	; (8001604 <HAL_COMP_Init+0x2b0>)
 80014ca:	685a      	ldr	r2, [r3, #4]
 80014cc:	4b4d      	ldr	r3, [pc, #308]	; (8001604 <HAL_COMP_Init+0x2b0>)
 80014ce:	2180      	movs	r1, #128	; 0x80
 80014d0:	01c9      	lsls	r1, r1, #7
 80014d2:	430a      	orrs	r2, r1
 80014d4:	605a      	str	r2, [r3, #4]
        break;
 80014d6:	e00c      	b.n	80014f2 <HAL_COMP_Init+0x19e>

      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 80014d8:	4b4a      	ldr	r3, [pc, #296]	; (8001604 <HAL_COMP_Init+0x2b0>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4b49      	ldr	r3, [pc, #292]	; (8001604 <HAL_COMP_Init+0x2b0>)
 80014de:	494b      	ldr	r1, [pc, #300]	; (800160c <HAL_COMP_Init+0x2b8>)
 80014e0:	400a      	ands	r2, r1
 80014e2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80014e4:	4b47      	ldr	r3, [pc, #284]	; (8001604 <HAL_COMP_Init+0x2b0>)
 80014e6:	685a      	ldr	r2, [r3, #4]
 80014e8:	4b46      	ldr	r3, [pc, #280]	; (8001604 <HAL_COMP_Init+0x2b0>)
 80014ea:	4948      	ldr	r1, [pc, #288]	; (800160c <HAL_COMP_Init+0x2b8>)
 80014ec:	400a      	ands	r2, r1
 80014ee:	605a      	str	r2, [r3, #4]
        break;
 80014f0:	46c0      	nop			; (mov r8, r8)
#endif /* COMP3 */


    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0)) != 0UL) &&
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2230      	movs	r2, #48	; 0x30
 80014fa:	4013      	ands	r3, r2
 80014fc:	d016      	beq.n	800152c <HAL_COMP_Init+0x1d8>
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d113      	bne.n	800152c <HAL_COMP_Init+0x1d8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001504:	4b42      	ldr	r3, [pc, #264]	; (8001610 <HAL_COMP_Init+0x2bc>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4942      	ldr	r1, [pc, #264]	; (8001614 <HAL_COMP_Init+0x2c0>)
 800150a:	0018      	movs	r0, r3
 800150c:	f7fe fdfc 	bl	8000108 <__udivsi3>
 8001510:	0003      	movs	r3, r0
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	0013      	movs	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	189b      	adds	r3, r3, r2
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 800151e:	e002      	b.n	8001526 <HAL_COMP_Init+0x1d2>
      {
        wait_loop_index--;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	3b01      	subs	r3, #1
 8001524:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d1f9      	bne.n	8001520 <HAL_COMP_Init+0x1cc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a34      	ldr	r2, [pc, #208]	; (8001604 <HAL_COMP_Init+0x2b0>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d102      	bne.n	800153c <HAL_COMP_Init+0x1e8>
 8001536:	2380      	movs	r3, #128	; 0x80
 8001538:	029b      	lsls	r3, r3, #10
 800153a:	e001      	b.n	8001540 <HAL_COMP_Init+0x1ec>
 800153c:	2380      	movs	r3, #128	; 0x80
 800153e:	02db      	lsls	r3, r3, #11
 8001540:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001546:	2203      	movs	r2, #3
 8001548:	4013      	ands	r3, r2
 800154a:	d040      	beq.n	80015ce <HAL_COMP_Init+0x27a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001550:	2210      	movs	r2, #16
 8001552:	4013      	ands	r3, r2
 8001554:	d004      	beq.n	8001560 <HAL_COMP_Init+0x20c>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	0018      	movs	r0, r3
 800155a:	f7ff fe9b 	bl	8001294 <LL_EXTI_EnableRisingTrig_0_31>
 800155e:	e003      	b.n	8001568 <HAL_COMP_Init+0x214>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	0018      	movs	r0, r3
 8001564:	f7ff fea6 	bl	80012b4 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800156c:	2220      	movs	r2, #32
 800156e:	4013      	ands	r3, r2
 8001570:	d004      	beq.n	800157c <HAL_COMP_Init+0x228>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	0018      	movs	r0, r3
 8001576:	f7ff feaf 	bl	80012d8 <LL_EXTI_EnableFallingTrig_0_31>
 800157a:	e003      	b.n	8001584 <HAL_COMP_Init+0x230>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	0018      	movs	r0, r3
 8001580:	f7ff feba 	bl	80012f8 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearRisingFlag_0_31(exti_line);
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	0018      	movs	r0, r3
 8001588:	f7ff fed6 	bl	8001338 <LL_EXTI_ClearRisingFlag_0_31>
      LL_EXTI_ClearFallingFlag_0_31(exti_line);
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	0018      	movs	r0, r3
 8001590:	f7ff fec4 	bl	800131c <LL_EXTI_ClearFallingFlag_0_31>

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001598:	2202      	movs	r2, #2
 800159a:	4013      	ands	r3, r2
 800159c:	d004      	beq.n	80015a8 <HAL_COMP_Init+0x254>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	0018      	movs	r0, r3
 80015a2:	f7ff fe51 	bl	8001248 <LL_EXTI_EnableEvent_0_31>
 80015a6:	e003      	b.n	80015b0 <HAL_COMP_Init+0x25c>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	0018      	movs	r0, r3
 80015ac:	f7ff fe5e 	bl	800126c <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b4:	2201      	movs	r2, #1
 80015b6:	4013      	ands	r3, r2
 80015b8:	d004      	beq.n	80015c4 <HAL_COMP_Init+0x270>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	0018      	movs	r0, r3
 80015be:	f7ff fe1d 	bl	80011fc <LL_EXTI_EnableIT_0_31>
 80015c2:	e00c      	b.n	80015de <HAL_COMP_Init+0x28a>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	0018      	movs	r0, r3
 80015c8:	f7ff fe2a 	bl	8001220 <LL_EXTI_DisableIT_0_31>
 80015cc:	e007      	b.n	80015de <HAL_COMP_Init+0x28a>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	0018      	movs	r0, r3
 80015d2:	f7ff fe4b 	bl	800126c <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	0018      	movs	r0, r3
 80015da:	f7ff fe21 	bl	8001220 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2229      	movs	r2, #41	; 0x29
 80015e2:	5c9b      	ldrb	r3, [r3, r2]
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d103      	bne.n	80015f2 <HAL_COMP_Init+0x29e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2229      	movs	r2, #41	; 0x29
 80015ee:	2101      	movs	r1, #1
 80015f0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80015f2:	231f      	movs	r3, #31
 80015f4:	18fb      	adds	r3, r7, r3
 80015f6:	781b      	ldrb	r3, [r3, #0]
}
 80015f8:	0018      	movs	r0, r3
 80015fa:	46bd      	mov	sp, r7
 80015fc:	b008      	add	sp, #32
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	fe00740f 	.word	0xfe00740f
 8001604:	40010200 	.word	0x40010200
 8001608:	fffff7ff 	.word	0xfffff7ff
 800160c:	ffffbfff 	.word	0xffffbfff
 8001610:	20000000 	.word	0x20000000
 8001614:	00030d40 	.word	0x00030d40

08001618 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	0002      	movs	r2, r0
 8001620:	1dfb      	adds	r3, r7, #7
 8001622:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001624:	1dfb      	adds	r3, r7, #7
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b7f      	cmp	r3, #127	; 0x7f
 800162a:	d809      	bhi.n	8001640 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800162c:	1dfb      	adds	r3, r7, #7
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	001a      	movs	r2, r3
 8001632:	231f      	movs	r3, #31
 8001634:	401a      	ands	r2, r3
 8001636:	4b04      	ldr	r3, [pc, #16]	; (8001648 <__NVIC_EnableIRQ+0x30>)
 8001638:	2101      	movs	r1, #1
 800163a:	4091      	lsls	r1, r2
 800163c:	000a      	movs	r2, r1
 800163e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001640:	46c0      	nop			; (mov r8, r8)
 8001642:	46bd      	mov	sp, r7
 8001644:	b002      	add	sp, #8
 8001646:	bd80      	pop	{r7, pc}
 8001648:	e000e100 	.word	0xe000e100

0800164c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800164c:	b590      	push	{r4, r7, lr}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	0002      	movs	r2, r0
 8001654:	6039      	str	r1, [r7, #0]
 8001656:	1dfb      	adds	r3, r7, #7
 8001658:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800165a:	1dfb      	adds	r3, r7, #7
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b7f      	cmp	r3, #127	; 0x7f
 8001660:	d828      	bhi.n	80016b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001662:	4a2f      	ldr	r2, [pc, #188]	; (8001720 <__NVIC_SetPriority+0xd4>)
 8001664:	1dfb      	adds	r3, r7, #7
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	b25b      	sxtb	r3, r3
 800166a:	089b      	lsrs	r3, r3, #2
 800166c:	33c0      	adds	r3, #192	; 0xc0
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	589b      	ldr	r3, [r3, r2]
 8001672:	1dfa      	adds	r2, r7, #7
 8001674:	7812      	ldrb	r2, [r2, #0]
 8001676:	0011      	movs	r1, r2
 8001678:	2203      	movs	r2, #3
 800167a:	400a      	ands	r2, r1
 800167c:	00d2      	lsls	r2, r2, #3
 800167e:	21ff      	movs	r1, #255	; 0xff
 8001680:	4091      	lsls	r1, r2
 8001682:	000a      	movs	r2, r1
 8001684:	43d2      	mvns	r2, r2
 8001686:	401a      	ands	r2, r3
 8001688:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	019b      	lsls	r3, r3, #6
 800168e:	22ff      	movs	r2, #255	; 0xff
 8001690:	401a      	ands	r2, r3
 8001692:	1dfb      	adds	r3, r7, #7
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	0018      	movs	r0, r3
 8001698:	2303      	movs	r3, #3
 800169a:	4003      	ands	r3, r0
 800169c:	00db      	lsls	r3, r3, #3
 800169e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016a0:	481f      	ldr	r0, [pc, #124]	; (8001720 <__NVIC_SetPriority+0xd4>)
 80016a2:	1dfb      	adds	r3, r7, #7
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	b25b      	sxtb	r3, r3
 80016a8:	089b      	lsrs	r3, r3, #2
 80016aa:	430a      	orrs	r2, r1
 80016ac:	33c0      	adds	r3, #192	; 0xc0
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80016b2:	e031      	b.n	8001718 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016b4:	4a1b      	ldr	r2, [pc, #108]	; (8001724 <__NVIC_SetPriority+0xd8>)
 80016b6:	1dfb      	adds	r3, r7, #7
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	0019      	movs	r1, r3
 80016bc:	230f      	movs	r3, #15
 80016be:	400b      	ands	r3, r1
 80016c0:	3b08      	subs	r3, #8
 80016c2:	089b      	lsrs	r3, r3, #2
 80016c4:	3306      	adds	r3, #6
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	18d3      	adds	r3, r2, r3
 80016ca:	3304      	adds	r3, #4
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	1dfa      	adds	r2, r7, #7
 80016d0:	7812      	ldrb	r2, [r2, #0]
 80016d2:	0011      	movs	r1, r2
 80016d4:	2203      	movs	r2, #3
 80016d6:	400a      	ands	r2, r1
 80016d8:	00d2      	lsls	r2, r2, #3
 80016da:	21ff      	movs	r1, #255	; 0xff
 80016dc:	4091      	lsls	r1, r2
 80016de:	000a      	movs	r2, r1
 80016e0:	43d2      	mvns	r2, r2
 80016e2:	401a      	ands	r2, r3
 80016e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	019b      	lsls	r3, r3, #6
 80016ea:	22ff      	movs	r2, #255	; 0xff
 80016ec:	401a      	ands	r2, r3
 80016ee:	1dfb      	adds	r3, r7, #7
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	0018      	movs	r0, r3
 80016f4:	2303      	movs	r3, #3
 80016f6:	4003      	ands	r3, r0
 80016f8:	00db      	lsls	r3, r3, #3
 80016fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016fc:	4809      	ldr	r0, [pc, #36]	; (8001724 <__NVIC_SetPriority+0xd8>)
 80016fe:	1dfb      	adds	r3, r7, #7
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	001c      	movs	r4, r3
 8001704:	230f      	movs	r3, #15
 8001706:	4023      	ands	r3, r4
 8001708:	3b08      	subs	r3, #8
 800170a:	089b      	lsrs	r3, r3, #2
 800170c:	430a      	orrs	r2, r1
 800170e:	3306      	adds	r3, #6
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	18c3      	adds	r3, r0, r3
 8001714:	3304      	adds	r3, #4
 8001716:	601a      	str	r2, [r3, #0]
}
 8001718:	46c0      	nop			; (mov r8, r8)
 800171a:	46bd      	mov	sp, r7
 800171c:	b003      	add	sp, #12
 800171e:	bd90      	pop	{r4, r7, pc}
 8001720:	e000e100 	.word	0xe000e100
 8001724:	e000ed00 	.word	0xe000ed00

08001728 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	60b9      	str	r1, [r7, #8]
 8001730:	607a      	str	r2, [r7, #4]
 8001732:	210f      	movs	r1, #15
 8001734:	187b      	adds	r3, r7, r1
 8001736:	1c02      	adds	r2, r0, #0
 8001738:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800173a:	68ba      	ldr	r2, [r7, #8]
 800173c:	187b      	adds	r3, r7, r1
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	b25b      	sxtb	r3, r3
 8001742:	0011      	movs	r1, r2
 8001744:	0018      	movs	r0, r3
 8001746:	f7ff ff81 	bl	800164c <__NVIC_SetPriority>
}
 800174a:	46c0      	nop			; (mov r8, r8)
 800174c:	46bd      	mov	sp, r7
 800174e:	b004      	add	sp, #16
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	0002      	movs	r2, r0
 800175a:	1dfb      	adds	r3, r7, #7
 800175c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800175e:	1dfb      	adds	r3, r7, #7
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	b25b      	sxtb	r3, r3
 8001764:	0018      	movs	r0, r3
 8001766:	f7ff ff57 	bl	8001618 <__NVIC_EnableIRQ>
}
 800176a:	46c0      	nop			; (mov r8, r8)
 800176c:	46bd      	mov	sp, r7
 800176e:	b002      	add	sp, #8
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d101      	bne.n	8001784 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e015      	b.n	80017b0 <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	791b      	ldrb	r3, [r3, #4]
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b00      	cmp	r3, #0
 800178c:	d106      	bne.n	800179c <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2200      	movs	r2, #0
 8001792:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	0018      	movs	r0, r3
 8001798:	f7ff faaa 	bl	8000cf0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2202      	movs	r2, #2
 80017a0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2201      	movs	r2, #1
 80017ac:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80017ae:	2300      	movs	r3, #0
}
 80017b0:	0018      	movs	r0, r3
 80017b2:	46bd      	mov	sp, r7
 80017b4:	b002      	add	sp, #8
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017ce:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 80017d0:	68fa      	ldr	r2, [r7, #12]
 80017d2:	2380      	movs	r3, #128	; 0x80
 80017d4:	019b      	lsls	r3, r3, #6
 80017d6:	4013      	ands	r3, r2
 80017d8:	d01e      	beq.n	8001818 <HAL_DAC_IRQHandler+0x60>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 80017da:	68ba      	ldr	r2, [r7, #8]
 80017dc:	2380      	movs	r3, #128	; 0x80
 80017de:	019b      	lsls	r3, r3, #6
 80017e0:	4013      	ands	r3, r2
 80017e2:	d019      	beq.n	8001818 <HAL_DAC_IRQHandler+0x60>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2204      	movs	r2, #4
 80017e8:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	691b      	ldr	r3, [r3, #16]
 80017ee:	2201      	movs	r2, #1
 80017f0:	431a      	orrs	r2, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2280      	movs	r2, #128	; 0x80
 80017fc:	0192      	lsls	r2, r2, #6
 80017fe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4917      	ldr	r1, [pc, #92]	; (8001868 <HAL_DAC_IRQHandler+0xb0>)
 800180c:	400a      	ands	r2, r1
 800180e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	0018      	movs	r0, r3
 8001814:	f000 f82c 	bl	8001870 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8001818:	68fa      	ldr	r2, [r7, #12]
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	059b      	lsls	r3, r3, #22
 800181e:	4013      	ands	r3, r2
 8001820:	d01e      	beq.n	8001860 <HAL_DAC_IRQHandler+0xa8>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8001822:	68ba      	ldr	r2, [r7, #8]
 8001824:	2380      	movs	r3, #128	; 0x80
 8001826:	059b      	lsls	r3, r3, #22
 8001828:	4013      	ands	r3, r2
 800182a:	d019      	beq.n	8001860 <HAL_DAC_IRQHandler+0xa8>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2204      	movs	r2, #4
 8001830:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	691b      	ldr	r3, [r3, #16]
 8001836:	2202      	movs	r2, #2
 8001838:	431a      	orrs	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	2280      	movs	r2, #128	; 0x80
 8001844:	0592      	lsls	r2, r2, #22
 8001846:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4906      	ldr	r1, [pc, #24]	; (800186c <HAL_DAC_IRQHandler+0xb4>)
 8001854:	400a      	ands	r2, r1
 8001856:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	0018      	movs	r0, r3
 800185c:	f000 f940 	bl	8001ae0 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8001860:	46c0      	nop			; (mov r8, r8)
 8001862:	46bd      	mov	sp, r7
 8001864:	b004      	add	sp, #16
 8001866:	bd80      	pop	{r7, pc}
 8001868:	ffffefff 	.word	0xffffefff
 800186c:	efffffff 	.word	0xefffffff

08001870 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8001878:	46c0      	nop			; (mov r8, r8)
 800187a:	46bd      	mov	sp, r7
 800187c:	b002      	add	sp, #8
 800187e:	bd80      	pop	{r7, pc}

08001880 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b088      	sub	sp, #32
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800188c:	231f      	movs	r3, #31
 800188e:	18fb      	adds	r3, r7, r3
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d002      	beq.n	80018a0 <HAL_DAC_ConfigChannel+0x20>
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d101      	bne.n	80018a4 <HAL_DAC_ConfigChannel+0x24>
  {
    return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e115      	b.n	8001ad0 <HAL_DAC_ConfigChannel+0x250>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	795b      	ldrb	r3, [r3, #5]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d101      	bne.n	80018b0 <HAL_DAC_ConfigChannel+0x30>
 80018ac:	2302      	movs	r3, #2
 80018ae:	e10f      	b.n	8001ad0 <HAL_DAC_ConfigChannel+0x250>
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	2201      	movs	r2, #1
 80018b4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2202      	movs	r2, #2
 80018ba:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2b04      	cmp	r3, #4
 80018c2:	d000      	beq.n	80018c6 <HAL_DAC_ConfigChannel+0x46>
 80018c4:	e07a      	b.n	80019bc <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80018c6:	f7ff fc79 	bl	80011bc <HAL_GetTick>
 80018ca:	0003      	movs	r3, r0
 80018cc:	61bb      	str	r3, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d13d      	bne.n	8001950 <HAL_DAC_ConfigChannel+0xd0>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80018d4:	e018      	b.n	8001908 <HAL_DAC_ConfigChannel+0x88>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80018d6:	f7ff fc71 	bl	80011bc <HAL_GetTick>
 80018da:	0002      	movs	r2, r0
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d911      	bls.n	8001908 <HAL_DAC_ConfigChannel+0x88>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018ea:	2380      	movs	r3, #128	; 0x80
 80018ec:	021b      	lsls	r3, r3, #8
 80018ee:	4013      	ands	r3, r2
 80018f0:	d00a      	beq.n	8001908 <HAL_DAC_ConfigChannel+0x88>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	2208      	movs	r2, #8
 80018f8:	431a      	orrs	r2, r3
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	2203      	movs	r2, #3
 8001902:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e0e3      	b.n	8001ad0 <HAL_DAC_ConfigChannel+0x250>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800190e:	2380      	movs	r3, #128	; 0x80
 8001910:	021b      	lsls	r3, r3, #8
 8001912:	4013      	ands	r3, r2
 8001914:	d1df      	bne.n	80018d6 <HAL_DAC_ConfigChannel+0x56>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	68ba      	ldr	r2, [r7, #8]
 800191c:	6992      	ldr	r2, [r2, #24]
 800191e:	641a      	str	r2, [r3, #64]	; 0x40
 8001920:	e020      	b.n	8001964 <HAL_DAC_ConfigChannel+0xe4>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001922:	f7ff fc4b 	bl	80011bc <HAL_GetTick>
 8001926:	0002      	movs	r2, r0
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	2b01      	cmp	r3, #1
 800192e:	d90f      	bls.n	8001950 <HAL_DAC_ConfigChannel+0xd0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001936:	2b00      	cmp	r3, #0
 8001938:	da0a      	bge.n	8001950 <HAL_DAC_ConfigChannel+0xd0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	691b      	ldr	r3, [r3, #16]
 800193e:	2208      	movs	r2, #8
 8001940:	431a      	orrs	r2, r3
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2203      	movs	r2, #3
 800194a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800194c:	2303      	movs	r3, #3
 800194e:	e0bf      	b.n	8001ad0 <HAL_DAC_ConfigChannel+0x250>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001956:	2b00      	cmp	r3, #0
 8001958:	dbe3      	blt.n	8001922 <HAL_DAC_ConfigChannel+0xa2>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	68ba      	ldr	r2, [r7, #8]
 8001960:	6992      	ldr	r2, [r2, #24]
 8001962:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	2110      	movs	r1, #16
 800196e:	400a      	ands	r2, r1
 8001970:	4959      	ldr	r1, [pc, #356]	; (8001ad8 <HAL_DAC_ConfigChannel+0x258>)
 8001972:	4091      	lsls	r1, r2
 8001974:	000a      	movs	r2, r1
 8001976:	43d2      	mvns	r2, r2
 8001978:	401a      	ands	r2, r3
 800197a:	0011      	movs	r1, r2
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	69da      	ldr	r2, [r3, #28]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2010      	movs	r0, #16
 8001984:	4003      	ands	r3, r0
 8001986:	409a      	lsls	r2, r3
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	430a      	orrs	r2, r1
 800198e:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	2110      	movs	r1, #16
 800199a:	400a      	ands	r2, r1
 800199c:	21ff      	movs	r1, #255	; 0xff
 800199e:	4091      	lsls	r1, r2
 80019a0:	000a      	movs	r2, r1
 80019a2:	43d2      	mvns	r2, r2
 80019a4:	401a      	ands	r2, r3
 80019a6:	0011      	movs	r1, r2
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	6a1a      	ldr	r2, [r3, #32]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2010      	movs	r0, #16
 80019b0:	4003      	ands	r3, r0
 80019b2:	409a      	lsls	r2, r3
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	430a      	orrs	r2, r1
 80019ba:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	691b      	ldr	r3, [r3, #16]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d11d      	bne.n	8001a00 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019ca:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2210      	movs	r2, #16
 80019d0:	4013      	ands	r3, r2
 80019d2:	221f      	movs	r2, #31
 80019d4:	409a      	lsls	r2, r3
 80019d6:	0013      	movs	r3, r2
 80019d8:	43da      	mvns	r2, r3
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	4013      	ands	r3, r2
 80019de:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	695b      	ldr	r3, [r3, #20]
 80019e4:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2210      	movs	r2, #16
 80019ea:	4013      	ands	r3, r2
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	409a      	lsls	r2, r3
 80019f0:	0013      	movs	r3, r2
 80019f2:	697a      	ldr	r2, [r7, #20]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	697a      	ldr	r2, [r7, #20]
 80019fe:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a06:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2210      	movs	r2, #16
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	2207      	movs	r2, #7
 8001a10:	409a      	lsls	r2, r3
 8001a12:	0013      	movs	r3, r2
 8001a14:	43da      	mvns	r2, r3
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	431a      	orrs	r2, r3
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2210      	movs	r2, #16
 8001a32:	4013      	ands	r3, r2
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	409a      	lsls	r2, r3
 8001a38:	0013      	movs	r3, r2
 8001a3a:	697a      	ldr	r2, [r7, #20]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	697a      	ldr	r2, [r7, #20]
 8001a46:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2110      	movs	r1, #16
 8001a52:	400b      	ands	r3, r1
 8001a54:	2180      	movs	r1, #128	; 0x80
 8001a56:	01c9      	lsls	r1, r1, #7
 8001a58:	4099      	lsls	r1, r3
 8001a5a:	000b      	movs	r3, r1
 8001a5c:	43d9      	mvns	r1, r3
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	400a      	ands	r2, r1
 8001a64:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2210      	movs	r2, #16
 8001a72:	4013      	ands	r3, r2
 8001a74:	4a19      	ldr	r2, [pc, #100]	; (8001adc <HAL_DAC_ConfigChannel+0x25c>)
 8001a76:	409a      	lsls	r2, r3
 8001a78:	0013      	movs	r3, r2
 8001a7a:	43da      	mvns	r2, r3
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2210      	movs	r2, #16
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	409a      	lsls	r2, r3
 8001a92:	0013      	movs	r3, r2
 8001a94:	697a      	ldr	r2, [r7, #20]
 8001a96:	4313      	orrs	r3, r2
 8001a98:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	697a      	ldr	r2, [r7, #20]
 8001aa0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2110      	movs	r1, #16
 8001aac:	400b      	ands	r3, r1
 8001aae:	21c0      	movs	r1, #192	; 0xc0
 8001ab0:	4099      	lsls	r1, r3
 8001ab2:	000b      	movs	r3, r1
 8001ab4:	43d9      	mvns	r1, r3
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	400a      	ands	r2, r1
 8001abc:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8001aca:	231f      	movs	r3, #31
 8001acc:	18fb      	adds	r3, r7, r3
 8001ace:	781b      	ldrb	r3, [r3, #0]
}
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	b008      	add	sp, #32
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	000003ff 	.word	0x000003ff
 8001adc:	00000ffe 	.word	0x00000ffe

08001ae0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8001ae8:	46c0      	nop			; (mov r8, r8)
 8001aea:	46bd      	mov	sp, r7
 8001aec:	b002      	add	sp, #8
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001afe:	e147      	b.n	8001d90 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2101      	movs	r1, #1
 8001b06:	697a      	ldr	r2, [r7, #20]
 8001b08:	4091      	lsls	r1, r2
 8001b0a:	000a      	movs	r2, r1
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d100      	bne.n	8001b18 <HAL_GPIO_Init+0x28>
 8001b16:	e138      	b.n	8001d8a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	2203      	movs	r2, #3
 8001b1e:	4013      	ands	r3, r2
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d005      	beq.n	8001b30 <HAL_GPIO_Init+0x40>
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	2203      	movs	r2, #3
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d130      	bne.n	8001b92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	409a      	lsls	r2, r3
 8001b3e:	0013      	movs	r3, r2
 8001b40:	43da      	mvns	r2, r3
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	4013      	ands	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	68da      	ldr	r2, [r3, #12]
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	409a      	lsls	r2, r3
 8001b52:	0013      	movs	r3, r2
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b66:	2201      	movs	r2, #1
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	409a      	lsls	r2, r3
 8001b6c:	0013      	movs	r3, r2
 8001b6e:	43da      	mvns	r2, r3
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	4013      	ands	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	091b      	lsrs	r3, r3, #4
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	401a      	ands	r2, r3
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	409a      	lsls	r2, r3
 8001b84:	0013      	movs	r3, r2
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	2203      	movs	r2, #3
 8001b98:	4013      	ands	r3, r2
 8001b9a:	2b03      	cmp	r3, #3
 8001b9c:	d017      	beq.n	8001bce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	2203      	movs	r2, #3
 8001baa:	409a      	lsls	r2, r3
 8001bac:	0013      	movs	r3, r2
 8001bae:	43da      	mvns	r2, r3
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	689a      	ldr	r2, [r3, #8]
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	409a      	lsls	r2, r3
 8001bc0:	0013      	movs	r3, r2
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	2203      	movs	r2, #3
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d123      	bne.n	8001c22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	08da      	lsrs	r2, r3, #3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3208      	adds	r2, #8
 8001be2:	0092      	lsls	r2, r2, #2
 8001be4:	58d3      	ldr	r3, [r2, r3]
 8001be6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	2207      	movs	r2, #7
 8001bec:	4013      	ands	r3, r2
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	220f      	movs	r2, #15
 8001bf2:	409a      	lsls	r2, r3
 8001bf4:	0013      	movs	r3, r2
 8001bf6:	43da      	mvns	r2, r3
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	691a      	ldr	r2, [r3, #16]
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	2107      	movs	r1, #7
 8001c06:	400b      	ands	r3, r1
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	409a      	lsls	r2, r3
 8001c0c:	0013      	movs	r3, r2
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	08da      	lsrs	r2, r3, #3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3208      	adds	r2, #8
 8001c1c:	0092      	lsls	r2, r2, #2
 8001c1e:	6939      	ldr	r1, [r7, #16]
 8001c20:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	2203      	movs	r2, #3
 8001c2e:	409a      	lsls	r2, r3
 8001c30:	0013      	movs	r3, r2
 8001c32:	43da      	mvns	r2, r3
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	4013      	ands	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	2203      	movs	r2, #3
 8001c40:	401a      	ands	r2, r3
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	409a      	lsls	r2, r3
 8001c48:	0013      	movs	r3, r2
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685a      	ldr	r2, [r3, #4]
 8001c5a:	23c0      	movs	r3, #192	; 0xc0
 8001c5c:	029b      	lsls	r3, r3, #10
 8001c5e:	4013      	ands	r3, r2
 8001c60:	d100      	bne.n	8001c64 <HAL_GPIO_Init+0x174>
 8001c62:	e092      	b.n	8001d8a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001c64:	4a50      	ldr	r2, [pc, #320]	; (8001da8 <HAL_GPIO_Init+0x2b8>)
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	089b      	lsrs	r3, r3, #2
 8001c6a:	3318      	adds	r3, #24
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	589b      	ldr	r3, [r3, r2]
 8001c70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	2203      	movs	r2, #3
 8001c76:	4013      	ands	r3, r2
 8001c78:	00db      	lsls	r3, r3, #3
 8001c7a:	220f      	movs	r2, #15
 8001c7c:	409a      	lsls	r2, r3
 8001c7e:	0013      	movs	r3, r2
 8001c80:	43da      	mvns	r2, r3
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	4013      	ands	r3, r2
 8001c86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	23a0      	movs	r3, #160	; 0xa0
 8001c8c:	05db      	lsls	r3, r3, #23
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d013      	beq.n	8001cba <HAL_GPIO_Init+0x1ca>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a45      	ldr	r2, [pc, #276]	; (8001dac <HAL_GPIO_Init+0x2bc>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d00d      	beq.n	8001cb6 <HAL_GPIO_Init+0x1c6>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a44      	ldr	r2, [pc, #272]	; (8001db0 <HAL_GPIO_Init+0x2c0>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d007      	beq.n	8001cb2 <HAL_GPIO_Init+0x1c2>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a43      	ldr	r2, [pc, #268]	; (8001db4 <HAL_GPIO_Init+0x2c4>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d101      	bne.n	8001cae <HAL_GPIO_Init+0x1be>
 8001caa:	2303      	movs	r3, #3
 8001cac:	e006      	b.n	8001cbc <HAL_GPIO_Init+0x1cc>
 8001cae:	2305      	movs	r3, #5
 8001cb0:	e004      	b.n	8001cbc <HAL_GPIO_Init+0x1cc>
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	e002      	b.n	8001cbc <HAL_GPIO_Init+0x1cc>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e000      	b.n	8001cbc <HAL_GPIO_Init+0x1cc>
 8001cba:	2300      	movs	r3, #0
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	2103      	movs	r1, #3
 8001cc0:	400a      	ands	r2, r1
 8001cc2:	00d2      	lsls	r2, r2, #3
 8001cc4:	4093      	lsls	r3, r2
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001ccc:	4936      	ldr	r1, [pc, #216]	; (8001da8 <HAL_GPIO_Init+0x2b8>)
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	089b      	lsrs	r3, r3, #2
 8001cd2:	3318      	adds	r3, #24
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001cda:	4b33      	ldr	r3, [pc, #204]	; (8001da8 <HAL_GPIO_Init+0x2b8>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	43da      	mvns	r2, r3
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685a      	ldr	r2, [r3, #4]
 8001cee:	2380      	movs	r3, #128	; 0x80
 8001cf0:	035b      	lsls	r3, r3, #13
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	d003      	beq.n	8001cfe <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001cfe:	4b2a      	ldr	r3, [pc, #168]	; (8001da8 <HAL_GPIO_Init+0x2b8>)
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001d04:	4b28      	ldr	r3, [pc, #160]	; (8001da8 <HAL_GPIO_Init+0x2b8>)
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	43da      	mvns	r2, r3
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	4013      	ands	r3, r2
 8001d12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685a      	ldr	r2, [r3, #4]
 8001d18:	2380      	movs	r3, #128	; 0x80
 8001d1a:	039b      	lsls	r3, r3, #14
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d003      	beq.n	8001d28 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001d20:	693a      	ldr	r2, [r7, #16]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d28:	4b1f      	ldr	r3, [pc, #124]	; (8001da8 <HAL_GPIO_Init+0x2b8>)
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d2e:	4a1e      	ldr	r2, [pc, #120]	; (8001da8 <HAL_GPIO_Init+0x2b8>)
 8001d30:	2384      	movs	r3, #132	; 0x84
 8001d32:	58d3      	ldr	r3, [r2, r3]
 8001d34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	43da      	mvns	r2, r3
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685a      	ldr	r2, [r3, #4]
 8001d44:	2380      	movs	r3, #128	; 0x80
 8001d46:	029b      	lsls	r3, r3, #10
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d003      	beq.n	8001d54 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d54:	4914      	ldr	r1, [pc, #80]	; (8001da8 <HAL_GPIO_Init+0x2b8>)
 8001d56:	2284      	movs	r2, #132	; 0x84
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001d5c:	4a12      	ldr	r2, [pc, #72]	; (8001da8 <HAL_GPIO_Init+0x2b8>)
 8001d5e:	2380      	movs	r3, #128	; 0x80
 8001d60:	58d3      	ldr	r3, [r2, r3]
 8001d62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	43da      	mvns	r2, r3
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685a      	ldr	r2, [r3, #4]
 8001d72:	2380      	movs	r3, #128	; 0x80
 8001d74:	025b      	lsls	r3, r3, #9
 8001d76:	4013      	ands	r3, r2
 8001d78:	d003      	beq.n	8001d82 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d82:	4909      	ldr	r1, [pc, #36]	; (8001da8 <HAL_GPIO_Init+0x2b8>)
 8001d84:	2280      	movs	r2, #128	; 0x80
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	40da      	lsrs	r2, r3
 8001d98:	1e13      	subs	r3, r2, #0
 8001d9a:	d000      	beq.n	8001d9e <HAL_GPIO_Init+0x2ae>
 8001d9c:	e6b0      	b.n	8001b00 <HAL_GPIO_Init+0x10>
  }
}
 8001d9e:	46c0      	nop			; (mov r8, r8)
 8001da0:	46c0      	nop			; (mov r8, r8)
 8001da2:	46bd      	mov	sp, r7
 8001da4:	b006      	add	sp, #24
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40021800 	.word	0x40021800
 8001dac:	50000400 	.word	0x50000400
 8001db0:	50000800 	.word	0x50000800
 8001db4:	50000c00 	.word	0x50000c00

08001db8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	0008      	movs	r0, r1
 8001dc2:	0011      	movs	r1, r2
 8001dc4:	1cbb      	adds	r3, r7, #2
 8001dc6:	1c02      	adds	r2, r0, #0
 8001dc8:	801a      	strh	r2, [r3, #0]
 8001dca:	1c7b      	adds	r3, r7, #1
 8001dcc:	1c0a      	adds	r2, r1, #0
 8001dce:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dd0:	1c7b      	adds	r3, r7, #1
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d004      	beq.n	8001de2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001dd8:	1cbb      	adds	r3, r7, #2
 8001dda:	881a      	ldrh	r2, [r3, #0]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001de0:	e003      	b.n	8001dea <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001de2:	1cbb      	adds	r3, r7, #2
 8001de4:	881a      	ldrh	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	46bd      	mov	sp, r7
 8001dee:	b002      	add	sp, #8
 8001df0:	bd80      	pop	{r7, pc}
	...

08001df4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001dfc:	4b19      	ldr	r3, [pc, #100]	; (8001e64 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a19      	ldr	r2, [pc, #100]	; (8001e68 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001e02:	4013      	ands	r3, r2
 8001e04:	0019      	movs	r1, r3
 8001e06:	4b17      	ldr	r3, [pc, #92]	; (8001e64 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	2380      	movs	r3, #128	; 0x80
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d11f      	bne.n	8001e58 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001e18:	4b14      	ldr	r3, [pc, #80]	; (8001e6c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	0013      	movs	r3, r2
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	189b      	adds	r3, r3, r2
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	4912      	ldr	r1, [pc, #72]	; (8001e70 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001e26:	0018      	movs	r0, r3
 8001e28:	f7fe f96e 	bl	8000108 <__udivsi3>
 8001e2c:	0003      	movs	r3, r0
 8001e2e:	3301      	adds	r3, #1
 8001e30:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e32:	e008      	b.n	8001e46 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	3b01      	subs	r3, #1
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	e001      	b.n	8001e46 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e009      	b.n	8001e5a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e46:	4b07      	ldr	r3, [pc, #28]	; (8001e64 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e48:	695a      	ldr	r2, [r3, #20]
 8001e4a:	2380      	movs	r3, #128	; 0x80
 8001e4c:	00db      	lsls	r3, r3, #3
 8001e4e:	401a      	ands	r2, r3
 8001e50:	2380      	movs	r3, #128	; 0x80
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d0ed      	beq.n	8001e34 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	b004      	add	sp, #16
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	46c0      	nop			; (mov r8, r8)
 8001e64:	40007000 	.word	0x40007000
 8001e68:	fffff9ff 	.word	0xfffff9ff
 8001e6c:	20000000 	.word	0x20000000
 8001e70:	000f4240 	.word	0x000f4240

08001e74 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001e78:	4b03      	ldr	r3, [pc, #12]	; (8001e88 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001e7a:	689a      	ldr	r2, [r3, #8]
 8001e7c:	23e0      	movs	r3, #224	; 0xe0
 8001e7e:	01db      	lsls	r3, r3, #7
 8001e80:	4013      	ands	r3, r2
}
 8001e82:	0018      	movs	r0, r3
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40021000 	.word	0x40021000

08001e8c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b088      	sub	sp, #32
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d101      	bne.n	8001e9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e2fe      	b.n	800249c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	d100      	bne.n	8001eaa <HAL_RCC_OscConfig+0x1e>
 8001ea8:	e07c      	b.n	8001fa4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001eaa:	4bc3      	ldr	r3, [pc, #780]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	2238      	movs	r2, #56	; 0x38
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001eb4:	4bc0      	ldr	r3, [pc, #768]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	2203      	movs	r2, #3
 8001eba:	4013      	ands	r3, r2
 8001ebc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	2b10      	cmp	r3, #16
 8001ec2:	d102      	bne.n	8001eca <HAL_RCC_OscConfig+0x3e>
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	2b03      	cmp	r3, #3
 8001ec8:	d002      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	2b08      	cmp	r3, #8
 8001ece:	d10b      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ed0:	4bb9      	ldr	r3, [pc, #740]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	2380      	movs	r3, #128	; 0x80
 8001ed6:	029b      	lsls	r3, r3, #10
 8001ed8:	4013      	ands	r3, r2
 8001eda:	d062      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x116>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d15e      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e2d9      	b.n	800249c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	685a      	ldr	r2, [r3, #4]
 8001eec:	2380      	movs	r3, #128	; 0x80
 8001eee:	025b      	lsls	r3, r3, #9
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d107      	bne.n	8001f04 <HAL_RCC_OscConfig+0x78>
 8001ef4:	4bb0      	ldr	r3, [pc, #704]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	4baf      	ldr	r3, [pc, #700]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001efa:	2180      	movs	r1, #128	; 0x80
 8001efc:	0249      	lsls	r1, r1, #9
 8001efe:	430a      	orrs	r2, r1
 8001f00:	601a      	str	r2, [r3, #0]
 8001f02:	e020      	b.n	8001f46 <HAL_RCC_OscConfig+0xba>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	685a      	ldr	r2, [r3, #4]
 8001f08:	23a0      	movs	r3, #160	; 0xa0
 8001f0a:	02db      	lsls	r3, r3, #11
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d10e      	bne.n	8001f2e <HAL_RCC_OscConfig+0xa2>
 8001f10:	4ba9      	ldr	r3, [pc, #676]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	4ba8      	ldr	r3, [pc, #672]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001f16:	2180      	movs	r1, #128	; 0x80
 8001f18:	02c9      	lsls	r1, r1, #11
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	4ba6      	ldr	r3, [pc, #664]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	4ba5      	ldr	r3, [pc, #660]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001f24:	2180      	movs	r1, #128	; 0x80
 8001f26:	0249      	lsls	r1, r1, #9
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	e00b      	b.n	8001f46 <HAL_RCC_OscConfig+0xba>
 8001f2e:	4ba2      	ldr	r3, [pc, #648]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	4ba1      	ldr	r3, [pc, #644]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001f34:	49a1      	ldr	r1, [pc, #644]	; (80021bc <HAL_RCC_OscConfig+0x330>)
 8001f36:	400a      	ands	r2, r1
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	4b9f      	ldr	r3, [pc, #636]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	4b9e      	ldr	r3, [pc, #632]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001f40:	499f      	ldr	r1, [pc, #636]	; (80021c0 <HAL_RCC_OscConfig+0x334>)
 8001f42:	400a      	ands	r2, r1
 8001f44:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d014      	beq.n	8001f78 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f4e:	f7ff f935 	bl	80011bc <HAL_GetTick>
 8001f52:	0003      	movs	r3, r0
 8001f54:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f56:	e008      	b.n	8001f6a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f58:	f7ff f930 	bl	80011bc <HAL_GetTick>
 8001f5c:	0002      	movs	r2, r0
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b64      	cmp	r3, #100	; 0x64
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e298      	b.n	800249c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f6a:	4b93      	ldr	r3, [pc, #588]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	2380      	movs	r3, #128	; 0x80
 8001f70:	029b      	lsls	r3, r3, #10
 8001f72:	4013      	ands	r3, r2
 8001f74:	d0f0      	beq.n	8001f58 <HAL_RCC_OscConfig+0xcc>
 8001f76:	e015      	b.n	8001fa4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f78:	f7ff f920 	bl	80011bc <HAL_GetTick>
 8001f7c:	0003      	movs	r3, r0
 8001f7e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f80:	e008      	b.n	8001f94 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f82:	f7ff f91b 	bl	80011bc <HAL_GetTick>
 8001f86:	0002      	movs	r2, r0
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	2b64      	cmp	r3, #100	; 0x64
 8001f8e:	d901      	bls.n	8001f94 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001f90:	2303      	movs	r3, #3
 8001f92:	e283      	b.n	800249c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f94:	4b88      	ldr	r3, [pc, #544]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	2380      	movs	r3, #128	; 0x80
 8001f9a:	029b      	lsls	r3, r3, #10
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d1f0      	bne.n	8001f82 <HAL_RCC_OscConfig+0xf6>
 8001fa0:	e000      	b.n	8001fa4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fa2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2202      	movs	r2, #2
 8001faa:	4013      	ands	r3, r2
 8001fac:	d100      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x124>
 8001fae:	e099      	b.n	80020e4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fb0:	4b81      	ldr	r3, [pc, #516]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	2238      	movs	r2, #56	; 0x38
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fba:	4b7f      	ldr	r3, [pc, #508]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	2203      	movs	r2, #3
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	2b10      	cmp	r3, #16
 8001fc8:	d102      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x144>
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d002      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d135      	bne.n	8002042 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fd6:	4b78      	ldr	r3, [pc, #480]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	2380      	movs	r3, #128	; 0x80
 8001fdc:	00db      	lsls	r3, r3, #3
 8001fde:	4013      	ands	r3, r2
 8001fe0:	d005      	beq.n	8001fee <HAL_RCC_OscConfig+0x162>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e256      	b.n	800249c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fee:	4b72      	ldr	r3, [pc, #456]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	4a74      	ldr	r2, [pc, #464]	; (80021c4 <HAL_RCC_OscConfig+0x338>)
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	0019      	movs	r1, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	695b      	ldr	r3, [r3, #20]
 8001ffc:	021a      	lsls	r2, r3, #8
 8001ffe:	4b6e      	ldr	r3, [pc, #440]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8002000:	430a      	orrs	r2, r1
 8002002:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d112      	bne.n	8002030 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800200a:	4b6b      	ldr	r3, [pc, #428]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a6e      	ldr	r2, [pc, #440]	; (80021c8 <HAL_RCC_OscConfig+0x33c>)
 8002010:	4013      	ands	r3, r2
 8002012:	0019      	movs	r1, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	691a      	ldr	r2, [r3, #16]
 8002018:	4b67      	ldr	r3, [pc, #412]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 800201a:	430a      	orrs	r2, r1
 800201c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800201e:	4b66      	ldr	r3, [pc, #408]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	0adb      	lsrs	r3, r3, #11
 8002024:	2207      	movs	r2, #7
 8002026:	4013      	ands	r3, r2
 8002028:	4a68      	ldr	r2, [pc, #416]	; (80021cc <HAL_RCC_OscConfig+0x340>)
 800202a:	40da      	lsrs	r2, r3
 800202c:	4b68      	ldr	r3, [pc, #416]	; (80021d0 <HAL_RCC_OscConfig+0x344>)
 800202e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002030:	4b68      	ldr	r3, [pc, #416]	; (80021d4 <HAL_RCC_OscConfig+0x348>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	0018      	movs	r0, r3
 8002036:	f7fe ffc3 	bl	8000fc0 <HAL_InitTick>
 800203a:	1e03      	subs	r3, r0, #0
 800203c:	d051      	beq.n	80020e2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e22c      	b.n	800249c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d030      	beq.n	80020ac <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800204a:	4b5b      	ldr	r3, [pc, #364]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a5e      	ldr	r2, [pc, #376]	; (80021c8 <HAL_RCC_OscConfig+0x33c>)
 8002050:	4013      	ands	r3, r2
 8002052:	0019      	movs	r1, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	691a      	ldr	r2, [r3, #16]
 8002058:	4b57      	ldr	r3, [pc, #348]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 800205a:	430a      	orrs	r2, r1
 800205c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800205e:	4b56      	ldr	r3, [pc, #344]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	4b55      	ldr	r3, [pc, #340]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8002064:	2180      	movs	r1, #128	; 0x80
 8002066:	0049      	lsls	r1, r1, #1
 8002068:	430a      	orrs	r2, r1
 800206a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800206c:	f7ff f8a6 	bl	80011bc <HAL_GetTick>
 8002070:	0003      	movs	r3, r0
 8002072:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002074:	e008      	b.n	8002088 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002076:	f7ff f8a1 	bl	80011bc <HAL_GetTick>
 800207a:	0002      	movs	r2, r0
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	2b02      	cmp	r3, #2
 8002082:	d901      	bls.n	8002088 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002084:	2303      	movs	r3, #3
 8002086:	e209      	b.n	800249c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002088:	4b4b      	ldr	r3, [pc, #300]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	2380      	movs	r3, #128	; 0x80
 800208e:	00db      	lsls	r3, r3, #3
 8002090:	4013      	ands	r3, r2
 8002092:	d0f0      	beq.n	8002076 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002094:	4b48      	ldr	r3, [pc, #288]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	4a4a      	ldr	r2, [pc, #296]	; (80021c4 <HAL_RCC_OscConfig+0x338>)
 800209a:	4013      	ands	r3, r2
 800209c:	0019      	movs	r1, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	021a      	lsls	r2, r3, #8
 80020a4:	4b44      	ldr	r3, [pc, #272]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 80020a6:	430a      	orrs	r2, r1
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	e01b      	b.n	80020e4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80020ac:	4b42      	ldr	r3, [pc, #264]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	4b41      	ldr	r3, [pc, #260]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 80020b2:	4949      	ldr	r1, [pc, #292]	; (80021d8 <HAL_RCC_OscConfig+0x34c>)
 80020b4:	400a      	ands	r2, r1
 80020b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b8:	f7ff f880 	bl	80011bc <HAL_GetTick>
 80020bc:	0003      	movs	r3, r0
 80020be:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020c0:	e008      	b.n	80020d4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020c2:	f7ff f87b 	bl	80011bc <HAL_GetTick>
 80020c6:	0002      	movs	r2, r0
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e1e3      	b.n	800249c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020d4:	4b38      	ldr	r3, [pc, #224]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	2380      	movs	r3, #128	; 0x80
 80020da:	00db      	lsls	r3, r3, #3
 80020dc:	4013      	ands	r3, r2
 80020de:	d1f0      	bne.n	80020c2 <HAL_RCC_OscConfig+0x236>
 80020e0:	e000      	b.n	80020e4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020e2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2208      	movs	r2, #8
 80020ea:	4013      	ands	r3, r2
 80020ec:	d047      	beq.n	800217e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80020ee:	4b32      	ldr	r3, [pc, #200]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	2238      	movs	r2, #56	; 0x38
 80020f4:	4013      	ands	r3, r2
 80020f6:	2b18      	cmp	r3, #24
 80020f8:	d10a      	bne.n	8002110 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80020fa:	4b2f      	ldr	r3, [pc, #188]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 80020fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020fe:	2202      	movs	r2, #2
 8002100:	4013      	ands	r3, r2
 8002102:	d03c      	beq.n	800217e <HAL_RCC_OscConfig+0x2f2>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d138      	bne.n	800217e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e1c5      	b.n	800249c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	699b      	ldr	r3, [r3, #24]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d019      	beq.n	800214c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002118:	4b27      	ldr	r3, [pc, #156]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 800211a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800211c:	4b26      	ldr	r3, [pc, #152]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 800211e:	2101      	movs	r1, #1
 8002120:	430a      	orrs	r2, r1
 8002122:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002124:	f7ff f84a 	bl	80011bc <HAL_GetTick>
 8002128:	0003      	movs	r3, r0
 800212a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800212c:	e008      	b.n	8002140 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800212e:	f7ff f845 	bl	80011bc <HAL_GetTick>
 8002132:	0002      	movs	r2, r0
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	2b02      	cmp	r3, #2
 800213a:	d901      	bls.n	8002140 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800213c:	2303      	movs	r3, #3
 800213e:	e1ad      	b.n	800249c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002140:	4b1d      	ldr	r3, [pc, #116]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8002142:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002144:	2202      	movs	r2, #2
 8002146:	4013      	ands	r3, r2
 8002148:	d0f1      	beq.n	800212e <HAL_RCC_OscConfig+0x2a2>
 800214a:	e018      	b.n	800217e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800214c:	4b1a      	ldr	r3, [pc, #104]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 800214e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002150:	4b19      	ldr	r3, [pc, #100]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8002152:	2101      	movs	r1, #1
 8002154:	438a      	bics	r2, r1
 8002156:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002158:	f7ff f830 	bl	80011bc <HAL_GetTick>
 800215c:	0003      	movs	r3, r0
 800215e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002160:	e008      	b.n	8002174 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002162:	f7ff f82b 	bl	80011bc <HAL_GetTick>
 8002166:	0002      	movs	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d901      	bls.n	8002174 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e193      	b.n	800249c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002174:	4b10      	ldr	r3, [pc, #64]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8002176:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002178:	2202      	movs	r2, #2
 800217a:	4013      	ands	r3, r2
 800217c:	d1f1      	bne.n	8002162 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2204      	movs	r2, #4
 8002184:	4013      	ands	r3, r2
 8002186:	d100      	bne.n	800218a <HAL_RCC_OscConfig+0x2fe>
 8002188:	e0c6      	b.n	8002318 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800218a:	231f      	movs	r3, #31
 800218c:	18fb      	adds	r3, r7, r3
 800218e:	2200      	movs	r2, #0
 8002190:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002192:	4b09      	ldr	r3, [pc, #36]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	2238      	movs	r2, #56	; 0x38
 8002198:	4013      	ands	r3, r2
 800219a:	2b20      	cmp	r3, #32
 800219c:	d11e      	bne.n	80021dc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800219e:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <HAL_RCC_OscConfig+0x32c>)
 80021a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021a2:	2202      	movs	r2, #2
 80021a4:	4013      	ands	r3, r2
 80021a6:	d100      	bne.n	80021aa <HAL_RCC_OscConfig+0x31e>
 80021a8:	e0b6      	b.n	8002318 <HAL_RCC_OscConfig+0x48c>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d000      	beq.n	80021b4 <HAL_RCC_OscConfig+0x328>
 80021b2:	e0b1      	b.n	8002318 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e171      	b.n	800249c <HAL_RCC_OscConfig+0x610>
 80021b8:	40021000 	.word	0x40021000
 80021bc:	fffeffff 	.word	0xfffeffff
 80021c0:	fffbffff 	.word	0xfffbffff
 80021c4:	ffff80ff 	.word	0xffff80ff
 80021c8:	ffffc7ff 	.word	0xffffc7ff
 80021cc:	00f42400 	.word	0x00f42400
 80021d0:	20000000 	.word	0x20000000
 80021d4:	20000004 	.word	0x20000004
 80021d8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021dc:	4bb1      	ldr	r3, [pc, #708]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 80021de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	055b      	lsls	r3, r3, #21
 80021e4:	4013      	ands	r3, r2
 80021e6:	d101      	bne.n	80021ec <HAL_RCC_OscConfig+0x360>
 80021e8:	2301      	movs	r3, #1
 80021ea:	e000      	b.n	80021ee <HAL_RCC_OscConfig+0x362>
 80021ec:	2300      	movs	r3, #0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d011      	beq.n	8002216 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80021f2:	4bac      	ldr	r3, [pc, #688]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 80021f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021f6:	4bab      	ldr	r3, [pc, #684]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 80021f8:	2180      	movs	r1, #128	; 0x80
 80021fa:	0549      	lsls	r1, r1, #21
 80021fc:	430a      	orrs	r2, r1
 80021fe:	63da      	str	r2, [r3, #60]	; 0x3c
 8002200:	4ba8      	ldr	r3, [pc, #672]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002202:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002204:	2380      	movs	r3, #128	; 0x80
 8002206:	055b      	lsls	r3, r3, #21
 8002208:	4013      	ands	r3, r2
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800220e:	231f      	movs	r3, #31
 8002210:	18fb      	adds	r3, r7, r3
 8002212:	2201      	movs	r2, #1
 8002214:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002216:	4ba4      	ldr	r3, [pc, #656]	; (80024a8 <HAL_RCC_OscConfig+0x61c>)
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	2380      	movs	r3, #128	; 0x80
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	4013      	ands	r3, r2
 8002220:	d11a      	bne.n	8002258 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002222:	4ba1      	ldr	r3, [pc, #644]	; (80024a8 <HAL_RCC_OscConfig+0x61c>)
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	4ba0      	ldr	r3, [pc, #640]	; (80024a8 <HAL_RCC_OscConfig+0x61c>)
 8002228:	2180      	movs	r1, #128	; 0x80
 800222a:	0049      	lsls	r1, r1, #1
 800222c:	430a      	orrs	r2, r1
 800222e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002230:	f7fe ffc4 	bl	80011bc <HAL_GetTick>
 8002234:	0003      	movs	r3, r0
 8002236:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002238:	e008      	b.n	800224c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800223a:	f7fe ffbf 	bl	80011bc <HAL_GetTick>
 800223e:	0002      	movs	r2, r0
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	2b02      	cmp	r3, #2
 8002246:	d901      	bls.n	800224c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002248:	2303      	movs	r3, #3
 800224a:	e127      	b.n	800249c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800224c:	4b96      	ldr	r3, [pc, #600]	; (80024a8 <HAL_RCC_OscConfig+0x61c>)
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	2380      	movs	r3, #128	; 0x80
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	4013      	ands	r3, r2
 8002256:	d0f0      	beq.n	800223a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d106      	bne.n	800226e <HAL_RCC_OscConfig+0x3e2>
 8002260:	4b90      	ldr	r3, [pc, #576]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002262:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002264:	4b8f      	ldr	r3, [pc, #572]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002266:	2101      	movs	r1, #1
 8002268:	430a      	orrs	r2, r1
 800226a:	65da      	str	r2, [r3, #92]	; 0x5c
 800226c:	e01c      	b.n	80022a8 <HAL_RCC_OscConfig+0x41c>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	2b05      	cmp	r3, #5
 8002274:	d10c      	bne.n	8002290 <HAL_RCC_OscConfig+0x404>
 8002276:	4b8b      	ldr	r3, [pc, #556]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002278:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800227a:	4b8a      	ldr	r3, [pc, #552]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 800227c:	2104      	movs	r1, #4
 800227e:	430a      	orrs	r2, r1
 8002280:	65da      	str	r2, [r3, #92]	; 0x5c
 8002282:	4b88      	ldr	r3, [pc, #544]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002284:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002286:	4b87      	ldr	r3, [pc, #540]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002288:	2101      	movs	r1, #1
 800228a:	430a      	orrs	r2, r1
 800228c:	65da      	str	r2, [r3, #92]	; 0x5c
 800228e:	e00b      	b.n	80022a8 <HAL_RCC_OscConfig+0x41c>
 8002290:	4b84      	ldr	r3, [pc, #528]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002292:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002294:	4b83      	ldr	r3, [pc, #524]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002296:	2101      	movs	r1, #1
 8002298:	438a      	bics	r2, r1
 800229a:	65da      	str	r2, [r3, #92]	; 0x5c
 800229c:	4b81      	ldr	r3, [pc, #516]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 800229e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80022a0:	4b80      	ldr	r3, [pc, #512]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 80022a2:	2104      	movs	r1, #4
 80022a4:	438a      	bics	r2, r1
 80022a6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d014      	beq.n	80022da <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b0:	f7fe ff84 	bl	80011bc <HAL_GetTick>
 80022b4:	0003      	movs	r3, r0
 80022b6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022b8:	e009      	b.n	80022ce <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ba:	f7fe ff7f 	bl	80011bc <HAL_GetTick>
 80022be:	0002      	movs	r2, r0
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	4a79      	ldr	r2, [pc, #484]	; (80024ac <HAL_RCC_OscConfig+0x620>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e0e6      	b.n	800249c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022ce:	4b75      	ldr	r3, [pc, #468]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 80022d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022d2:	2202      	movs	r2, #2
 80022d4:	4013      	ands	r3, r2
 80022d6:	d0f0      	beq.n	80022ba <HAL_RCC_OscConfig+0x42e>
 80022d8:	e013      	b.n	8002302 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022da:	f7fe ff6f 	bl	80011bc <HAL_GetTick>
 80022de:	0003      	movs	r3, r0
 80022e0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022e2:	e009      	b.n	80022f8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022e4:	f7fe ff6a 	bl	80011bc <HAL_GetTick>
 80022e8:	0002      	movs	r2, r0
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	4a6f      	ldr	r2, [pc, #444]	; (80024ac <HAL_RCC_OscConfig+0x620>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d901      	bls.n	80022f8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80022f4:	2303      	movs	r3, #3
 80022f6:	e0d1      	b.n	800249c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022f8:	4b6a      	ldr	r3, [pc, #424]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 80022fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022fc:	2202      	movs	r2, #2
 80022fe:	4013      	ands	r3, r2
 8002300:	d1f0      	bne.n	80022e4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002302:	231f      	movs	r3, #31
 8002304:	18fb      	adds	r3, r7, r3
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d105      	bne.n	8002318 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800230c:	4b65      	ldr	r3, [pc, #404]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 800230e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002310:	4b64      	ldr	r3, [pc, #400]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002312:	4967      	ldr	r1, [pc, #412]	; (80024b0 <HAL_RCC_OscConfig+0x624>)
 8002314:	400a      	ands	r2, r1
 8002316:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	69db      	ldr	r3, [r3, #28]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d100      	bne.n	8002322 <HAL_RCC_OscConfig+0x496>
 8002320:	e0bb      	b.n	800249a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002322:	4b60      	ldr	r3, [pc, #384]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	2238      	movs	r2, #56	; 0x38
 8002328:	4013      	ands	r3, r2
 800232a:	2b10      	cmp	r3, #16
 800232c:	d100      	bne.n	8002330 <HAL_RCC_OscConfig+0x4a4>
 800232e:	e07b      	b.n	8002428 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	69db      	ldr	r3, [r3, #28]
 8002334:	2b02      	cmp	r3, #2
 8002336:	d156      	bne.n	80023e6 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002338:	4b5a      	ldr	r3, [pc, #360]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	4b59      	ldr	r3, [pc, #356]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 800233e:	495d      	ldr	r1, [pc, #372]	; (80024b4 <HAL_RCC_OscConfig+0x628>)
 8002340:	400a      	ands	r2, r1
 8002342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002344:	f7fe ff3a 	bl	80011bc <HAL_GetTick>
 8002348:	0003      	movs	r3, r0
 800234a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800234c:	e008      	b.n	8002360 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800234e:	f7fe ff35 	bl	80011bc <HAL_GetTick>
 8002352:	0002      	movs	r2, r0
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d901      	bls.n	8002360 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e09d      	b.n	800249c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002360:	4b50      	ldr	r3, [pc, #320]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	2380      	movs	r3, #128	; 0x80
 8002366:	049b      	lsls	r3, r3, #18
 8002368:	4013      	ands	r3, r2
 800236a:	d1f0      	bne.n	800234e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800236c:	4b4d      	ldr	r3, [pc, #308]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	4a51      	ldr	r2, [pc, #324]	; (80024b8 <HAL_RCC_OscConfig+0x62c>)
 8002372:	4013      	ands	r3, r2
 8002374:	0019      	movs	r1, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a1a      	ldr	r2, [r3, #32]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237e:	431a      	orrs	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002384:	021b      	lsls	r3, r3, #8
 8002386:	431a      	orrs	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800238c:	431a      	orrs	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	431a      	orrs	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002398:	431a      	orrs	r2, r3
 800239a:	4b42      	ldr	r3, [pc, #264]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 800239c:	430a      	orrs	r2, r1
 800239e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023a0:	4b40      	ldr	r3, [pc, #256]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	4b3f      	ldr	r3, [pc, #252]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 80023a6:	2180      	movs	r1, #128	; 0x80
 80023a8:	0449      	lsls	r1, r1, #17
 80023aa:	430a      	orrs	r2, r1
 80023ac:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80023ae:	4b3d      	ldr	r3, [pc, #244]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 80023b0:	68da      	ldr	r2, [r3, #12]
 80023b2:	4b3c      	ldr	r3, [pc, #240]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 80023b4:	2180      	movs	r1, #128	; 0x80
 80023b6:	0549      	lsls	r1, r1, #21
 80023b8:	430a      	orrs	r2, r1
 80023ba:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023bc:	f7fe fefe 	bl	80011bc <HAL_GetTick>
 80023c0:	0003      	movs	r3, r0
 80023c2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023c4:	e008      	b.n	80023d8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023c6:	f7fe fef9 	bl	80011bc <HAL_GetTick>
 80023ca:	0002      	movs	r2, r0
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d901      	bls.n	80023d8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e061      	b.n	800249c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023d8:	4b32      	ldr	r3, [pc, #200]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	2380      	movs	r3, #128	; 0x80
 80023de:	049b      	lsls	r3, r3, #18
 80023e0:	4013      	ands	r3, r2
 80023e2:	d0f0      	beq.n	80023c6 <HAL_RCC_OscConfig+0x53a>
 80023e4:	e059      	b.n	800249a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023e6:	4b2f      	ldr	r3, [pc, #188]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	4b2e      	ldr	r3, [pc, #184]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 80023ec:	4931      	ldr	r1, [pc, #196]	; (80024b4 <HAL_RCC_OscConfig+0x628>)
 80023ee:	400a      	ands	r2, r1
 80023f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f2:	f7fe fee3 	bl	80011bc <HAL_GetTick>
 80023f6:	0003      	movs	r3, r0
 80023f8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023fa:	e008      	b.n	800240e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023fc:	f7fe fede 	bl	80011bc <HAL_GetTick>
 8002400:	0002      	movs	r2, r0
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	2b02      	cmp	r3, #2
 8002408:	d901      	bls.n	800240e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e046      	b.n	800249c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800240e:	4b25      	ldr	r3, [pc, #148]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	2380      	movs	r3, #128	; 0x80
 8002414:	049b      	lsls	r3, r3, #18
 8002416:	4013      	ands	r3, r2
 8002418:	d1f0      	bne.n	80023fc <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800241a:	4b22      	ldr	r3, [pc, #136]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 800241c:	68da      	ldr	r2, [r3, #12]
 800241e:	4b21      	ldr	r3, [pc, #132]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002420:	4926      	ldr	r1, [pc, #152]	; (80024bc <HAL_RCC_OscConfig+0x630>)
 8002422:	400a      	ands	r2, r1
 8002424:	60da      	str	r2, [r3, #12]
 8002426:	e038      	b.n	800249a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	69db      	ldr	r3, [r3, #28]
 800242c:	2b01      	cmp	r3, #1
 800242e:	d101      	bne.n	8002434 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e033      	b.n	800249c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002434:	4b1b      	ldr	r3, [pc, #108]	; (80024a4 <HAL_RCC_OscConfig+0x618>)
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	2203      	movs	r2, #3
 800243e:	401a      	ands	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a1b      	ldr	r3, [r3, #32]
 8002444:	429a      	cmp	r2, r3
 8002446:	d126      	bne.n	8002496 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	2270      	movs	r2, #112	; 0x70
 800244c:	401a      	ands	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002452:	429a      	cmp	r2, r3
 8002454:	d11f      	bne.n	8002496 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002456:	697a      	ldr	r2, [r7, #20]
 8002458:	23fe      	movs	r3, #254	; 0xfe
 800245a:	01db      	lsls	r3, r3, #7
 800245c:	401a      	ands	r2, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002462:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002464:	429a      	cmp	r2, r3
 8002466:	d116      	bne.n	8002496 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002468:	697a      	ldr	r2, [r7, #20]
 800246a:	23f8      	movs	r3, #248	; 0xf8
 800246c:	039b      	lsls	r3, r3, #14
 800246e:	401a      	ands	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002474:	429a      	cmp	r2, r3
 8002476:	d10e      	bne.n	8002496 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002478:	697a      	ldr	r2, [r7, #20]
 800247a:	23e0      	movs	r3, #224	; 0xe0
 800247c:	051b      	lsls	r3, r3, #20
 800247e:	401a      	ands	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002484:	429a      	cmp	r2, r3
 8002486:	d106      	bne.n	8002496 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	0f5b      	lsrs	r3, r3, #29
 800248c:	075a      	lsls	r2, r3, #29
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002492:	429a      	cmp	r2, r3
 8002494:	d001      	beq.n	800249a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e000      	b.n	800249c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	0018      	movs	r0, r3
 800249e:	46bd      	mov	sp, r7
 80024a0:	b008      	add	sp, #32
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40007000 	.word	0x40007000
 80024ac:	00001388 	.word	0x00001388
 80024b0:	efffffff 	.word	0xefffffff
 80024b4:	feffffff 	.word	0xfeffffff
 80024b8:	11c1808c 	.word	0x11c1808c
 80024bc:	eefefffc 	.word	0xeefefffc

080024c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d101      	bne.n	80024d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e0e9      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024d4:	4b76      	ldr	r3, [pc, #472]	; (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2207      	movs	r2, #7
 80024da:	4013      	ands	r3, r2
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	429a      	cmp	r2, r3
 80024e0:	d91e      	bls.n	8002520 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024e2:	4b73      	ldr	r3, [pc, #460]	; (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2207      	movs	r2, #7
 80024e8:	4393      	bics	r3, r2
 80024ea:	0019      	movs	r1, r3
 80024ec:	4b70      	ldr	r3, [pc, #448]	; (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80024f4:	f7fe fe62 	bl	80011bc <HAL_GetTick>
 80024f8:	0003      	movs	r3, r0
 80024fa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80024fc:	e009      	b.n	8002512 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024fe:	f7fe fe5d 	bl	80011bc <HAL_GetTick>
 8002502:	0002      	movs	r2, r0
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	4a6a      	ldr	r2, [pc, #424]	; (80026b4 <HAL_RCC_ClockConfig+0x1f4>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d901      	bls.n	8002512 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e0ca      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002512:	4b67      	ldr	r3, [pc, #412]	; (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2207      	movs	r2, #7
 8002518:	4013      	ands	r3, r2
 800251a:	683a      	ldr	r2, [r7, #0]
 800251c:	429a      	cmp	r2, r3
 800251e:	d1ee      	bne.n	80024fe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2202      	movs	r2, #2
 8002526:	4013      	ands	r3, r2
 8002528:	d015      	beq.n	8002556 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2204      	movs	r2, #4
 8002530:	4013      	ands	r3, r2
 8002532:	d006      	beq.n	8002542 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002534:	4b60      	ldr	r3, [pc, #384]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	4b5f      	ldr	r3, [pc, #380]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 800253a:	21e0      	movs	r1, #224	; 0xe0
 800253c:	01c9      	lsls	r1, r1, #7
 800253e:	430a      	orrs	r2, r1
 8002540:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002542:	4b5d      	ldr	r3, [pc, #372]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	4a5d      	ldr	r2, [pc, #372]	; (80026bc <HAL_RCC_ClockConfig+0x1fc>)
 8002548:	4013      	ands	r3, r2
 800254a:	0019      	movs	r1, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	4b59      	ldr	r3, [pc, #356]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002552:	430a      	orrs	r2, r1
 8002554:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2201      	movs	r2, #1
 800255c:	4013      	ands	r3, r2
 800255e:	d057      	beq.n	8002610 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d107      	bne.n	8002578 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002568:	4b53      	ldr	r3, [pc, #332]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	2380      	movs	r3, #128	; 0x80
 800256e:	029b      	lsls	r3, r3, #10
 8002570:	4013      	ands	r3, r2
 8002572:	d12b      	bne.n	80025cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e097      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	2b02      	cmp	r3, #2
 800257e:	d107      	bne.n	8002590 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002580:	4b4d      	ldr	r3, [pc, #308]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	2380      	movs	r3, #128	; 0x80
 8002586:	049b      	lsls	r3, r3, #18
 8002588:	4013      	ands	r3, r2
 800258a:	d11f      	bne.n	80025cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e08b      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d107      	bne.n	80025a8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002598:	4b47      	ldr	r3, [pc, #284]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	2380      	movs	r3, #128	; 0x80
 800259e:	00db      	lsls	r3, r3, #3
 80025a0:	4013      	ands	r3, r2
 80025a2:	d113      	bne.n	80025cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e07f      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	2b03      	cmp	r3, #3
 80025ae:	d106      	bne.n	80025be <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025b0:	4b41      	ldr	r3, [pc, #260]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 80025b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025b4:	2202      	movs	r2, #2
 80025b6:	4013      	ands	r3, r2
 80025b8:	d108      	bne.n	80025cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e074      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025be:	4b3e      	ldr	r3, [pc, #248]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 80025c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025c2:	2202      	movs	r2, #2
 80025c4:	4013      	ands	r3, r2
 80025c6:	d101      	bne.n	80025cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e06d      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025cc:	4b3a      	ldr	r3, [pc, #232]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	2207      	movs	r2, #7
 80025d2:	4393      	bics	r3, r2
 80025d4:	0019      	movs	r1, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	4b37      	ldr	r3, [pc, #220]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 80025dc:	430a      	orrs	r2, r1
 80025de:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025e0:	f7fe fdec 	bl	80011bc <HAL_GetTick>
 80025e4:	0003      	movs	r3, r0
 80025e6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025e8:	e009      	b.n	80025fe <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025ea:	f7fe fde7 	bl	80011bc <HAL_GetTick>
 80025ee:	0002      	movs	r2, r0
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	4a2f      	ldr	r2, [pc, #188]	; (80026b4 <HAL_RCC_ClockConfig+0x1f4>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e054      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025fe:	4b2e      	ldr	r3, [pc, #184]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	2238      	movs	r2, #56	; 0x38
 8002604:	401a      	ands	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	00db      	lsls	r3, r3, #3
 800260c:	429a      	cmp	r2, r3
 800260e:	d1ec      	bne.n	80025ea <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002610:	4b27      	ldr	r3, [pc, #156]	; (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2207      	movs	r2, #7
 8002616:	4013      	ands	r3, r2
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	429a      	cmp	r2, r3
 800261c:	d21e      	bcs.n	800265c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800261e:	4b24      	ldr	r3, [pc, #144]	; (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2207      	movs	r2, #7
 8002624:	4393      	bics	r3, r2
 8002626:	0019      	movs	r1, r3
 8002628:	4b21      	ldr	r3, [pc, #132]	; (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002630:	f7fe fdc4 	bl	80011bc <HAL_GetTick>
 8002634:	0003      	movs	r3, r0
 8002636:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002638:	e009      	b.n	800264e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800263a:	f7fe fdbf 	bl	80011bc <HAL_GetTick>
 800263e:	0002      	movs	r2, r0
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	4a1b      	ldr	r2, [pc, #108]	; (80026b4 <HAL_RCC_ClockConfig+0x1f4>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d901      	bls.n	800264e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e02c      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800264e:	4b18      	ldr	r3, [pc, #96]	; (80026b0 <HAL_RCC_ClockConfig+0x1f0>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2207      	movs	r2, #7
 8002654:	4013      	ands	r3, r2
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	429a      	cmp	r2, r3
 800265a:	d1ee      	bne.n	800263a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2204      	movs	r2, #4
 8002662:	4013      	ands	r3, r2
 8002664:	d009      	beq.n	800267a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002666:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	4a15      	ldr	r2, [pc, #84]	; (80026c0 <HAL_RCC_ClockConfig+0x200>)
 800266c:	4013      	ands	r3, r2
 800266e:	0019      	movs	r1, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	68da      	ldr	r2, [r3, #12]
 8002674:	4b10      	ldr	r3, [pc, #64]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002676:	430a      	orrs	r2, r1
 8002678:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800267a:	f000 f829 	bl	80026d0 <HAL_RCC_GetSysClockFreq>
 800267e:	0001      	movs	r1, r0
 8002680:	4b0d      	ldr	r3, [pc, #52]	; (80026b8 <HAL_RCC_ClockConfig+0x1f8>)
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	0a1b      	lsrs	r3, r3, #8
 8002686:	220f      	movs	r2, #15
 8002688:	401a      	ands	r2, r3
 800268a:	4b0e      	ldr	r3, [pc, #56]	; (80026c4 <HAL_RCC_ClockConfig+0x204>)
 800268c:	0092      	lsls	r2, r2, #2
 800268e:	58d3      	ldr	r3, [r2, r3]
 8002690:	221f      	movs	r2, #31
 8002692:	4013      	ands	r3, r2
 8002694:	000a      	movs	r2, r1
 8002696:	40da      	lsrs	r2, r3
 8002698:	4b0b      	ldr	r3, [pc, #44]	; (80026c8 <HAL_RCC_ClockConfig+0x208>)
 800269a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800269c:	4b0b      	ldr	r3, [pc, #44]	; (80026cc <HAL_RCC_ClockConfig+0x20c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	0018      	movs	r0, r3
 80026a2:	f7fe fc8d 	bl	8000fc0 <HAL_InitTick>
 80026a6:	0003      	movs	r3, r0
}
 80026a8:	0018      	movs	r0, r3
 80026aa:	46bd      	mov	sp, r7
 80026ac:	b004      	add	sp, #16
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40022000 	.word	0x40022000
 80026b4:	00001388 	.word	0x00001388
 80026b8:	40021000 	.word	0x40021000
 80026bc:	fffff0ff 	.word	0xfffff0ff
 80026c0:	ffff8fff 	.word	0xffff8fff
 80026c4:	08007604 	.word	0x08007604
 80026c8:	20000000 	.word	0x20000000
 80026cc:	20000004 	.word	0x20000004

080026d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026d6:	4b3c      	ldr	r3, [pc, #240]	; (80027c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	2238      	movs	r2, #56	; 0x38
 80026dc:	4013      	ands	r3, r2
 80026de:	d10f      	bne.n	8002700 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80026e0:	4b39      	ldr	r3, [pc, #228]	; (80027c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	0adb      	lsrs	r3, r3, #11
 80026e6:	2207      	movs	r2, #7
 80026e8:	4013      	ands	r3, r2
 80026ea:	2201      	movs	r2, #1
 80026ec:	409a      	lsls	r2, r3
 80026ee:	0013      	movs	r3, r2
 80026f0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80026f2:	6839      	ldr	r1, [r7, #0]
 80026f4:	4835      	ldr	r0, [pc, #212]	; (80027cc <HAL_RCC_GetSysClockFreq+0xfc>)
 80026f6:	f7fd fd07 	bl	8000108 <__udivsi3>
 80026fa:	0003      	movs	r3, r0
 80026fc:	613b      	str	r3, [r7, #16]
 80026fe:	e05d      	b.n	80027bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002700:	4b31      	ldr	r3, [pc, #196]	; (80027c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	2238      	movs	r2, #56	; 0x38
 8002706:	4013      	ands	r3, r2
 8002708:	2b08      	cmp	r3, #8
 800270a:	d102      	bne.n	8002712 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800270c:	4b30      	ldr	r3, [pc, #192]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x100>)
 800270e:	613b      	str	r3, [r7, #16]
 8002710:	e054      	b.n	80027bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002712:	4b2d      	ldr	r3, [pc, #180]	; (80027c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	2238      	movs	r2, #56	; 0x38
 8002718:	4013      	ands	r3, r2
 800271a:	2b10      	cmp	r3, #16
 800271c:	d138      	bne.n	8002790 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800271e:	4b2a      	ldr	r3, [pc, #168]	; (80027c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	2203      	movs	r2, #3
 8002724:	4013      	ands	r3, r2
 8002726:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002728:	4b27      	ldr	r3, [pc, #156]	; (80027c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	091b      	lsrs	r3, r3, #4
 800272e:	2207      	movs	r2, #7
 8002730:	4013      	ands	r3, r2
 8002732:	3301      	adds	r3, #1
 8002734:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2b03      	cmp	r3, #3
 800273a:	d10d      	bne.n	8002758 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800273c:	68b9      	ldr	r1, [r7, #8]
 800273e:	4824      	ldr	r0, [pc, #144]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x100>)
 8002740:	f7fd fce2 	bl	8000108 <__udivsi3>
 8002744:	0003      	movs	r3, r0
 8002746:	0019      	movs	r1, r3
 8002748:	4b1f      	ldr	r3, [pc, #124]	; (80027c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	0a1b      	lsrs	r3, r3, #8
 800274e:	227f      	movs	r2, #127	; 0x7f
 8002750:	4013      	ands	r3, r2
 8002752:	434b      	muls	r3, r1
 8002754:	617b      	str	r3, [r7, #20]
        break;
 8002756:	e00d      	b.n	8002774 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002758:	68b9      	ldr	r1, [r7, #8]
 800275a:	481c      	ldr	r0, [pc, #112]	; (80027cc <HAL_RCC_GetSysClockFreq+0xfc>)
 800275c:	f7fd fcd4 	bl	8000108 <__udivsi3>
 8002760:	0003      	movs	r3, r0
 8002762:	0019      	movs	r1, r3
 8002764:	4b18      	ldr	r3, [pc, #96]	; (80027c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	0a1b      	lsrs	r3, r3, #8
 800276a:	227f      	movs	r2, #127	; 0x7f
 800276c:	4013      	ands	r3, r2
 800276e:	434b      	muls	r3, r1
 8002770:	617b      	str	r3, [r7, #20]
        break;
 8002772:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002774:	4b14      	ldr	r3, [pc, #80]	; (80027c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	0f5b      	lsrs	r3, r3, #29
 800277a:	2207      	movs	r2, #7
 800277c:	4013      	ands	r3, r2
 800277e:	3301      	adds	r3, #1
 8002780:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002782:	6879      	ldr	r1, [r7, #4]
 8002784:	6978      	ldr	r0, [r7, #20]
 8002786:	f7fd fcbf 	bl	8000108 <__udivsi3>
 800278a:	0003      	movs	r3, r0
 800278c:	613b      	str	r3, [r7, #16]
 800278e:	e015      	b.n	80027bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002790:	4b0d      	ldr	r3, [pc, #52]	; (80027c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	2238      	movs	r2, #56	; 0x38
 8002796:	4013      	ands	r3, r2
 8002798:	2b20      	cmp	r3, #32
 800279a:	d103      	bne.n	80027a4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800279c:	2380      	movs	r3, #128	; 0x80
 800279e:	021b      	lsls	r3, r3, #8
 80027a0:	613b      	str	r3, [r7, #16]
 80027a2:	e00b      	b.n	80027bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80027a4:	4b08      	ldr	r3, [pc, #32]	; (80027c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	2238      	movs	r2, #56	; 0x38
 80027aa:	4013      	ands	r3, r2
 80027ac:	2b18      	cmp	r3, #24
 80027ae:	d103      	bne.n	80027b8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80027b0:	23fa      	movs	r3, #250	; 0xfa
 80027b2:	01db      	lsls	r3, r3, #7
 80027b4:	613b      	str	r3, [r7, #16]
 80027b6:	e001      	b.n	80027bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80027b8:	2300      	movs	r3, #0
 80027ba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80027bc:	693b      	ldr	r3, [r7, #16]
}
 80027be:	0018      	movs	r0, r3
 80027c0:	46bd      	mov	sp, r7
 80027c2:	b006      	add	sp, #24
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	46c0      	nop			; (mov r8, r8)
 80027c8:	40021000 	.word	0x40021000
 80027cc:	00f42400 	.word	0x00f42400
 80027d0:	007a1200 	.word	0x007a1200

080027d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027d8:	4b02      	ldr	r3, [pc, #8]	; (80027e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80027da:	681b      	ldr	r3, [r3, #0]
}
 80027dc:	0018      	movs	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	46c0      	nop			; (mov r8, r8)
 80027e4:	20000000 	.word	0x20000000

080027e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027e8:	b5b0      	push	{r4, r5, r7, lr}
 80027ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80027ec:	f7ff fff2 	bl	80027d4 <HAL_RCC_GetHCLKFreq>
 80027f0:	0004      	movs	r4, r0
 80027f2:	f7ff fb3f 	bl	8001e74 <LL_RCC_GetAPB1Prescaler>
 80027f6:	0003      	movs	r3, r0
 80027f8:	0b1a      	lsrs	r2, r3, #12
 80027fa:	4b05      	ldr	r3, [pc, #20]	; (8002810 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027fc:	0092      	lsls	r2, r2, #2
 80027fe:	58d3      	ldr	r3, [r2, r3]
 8002800:	221f      	movs	r2, #31
 8002802:	4013      	ands	r3, r2
 8002804:	40dc      	lsrs	r4, r3
 8002806:	0023      	movs	r3, r4
}
 8002808:	0018      	movs	r0, r3
 800280a:	46bd      	mov	sp, r7
 800280c:	bdb0      	pop	{r4, r5, r7, pc}
 800280e:	46c0      	nop			; (mov r8, r8)
 8002810:	08007644 	.word	0x08007644

08002814 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2207      	movs	r2, #7
 8002822:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002824:	4b0e      	ldr	r3, [pc, #56]	; (8002860 <HAL_RCC_GetClockConfig+0x4c>)
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	2207      	movs	r2, #7
 800282a:	401a      	ands	r2, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002830:	4b0b      	ldr	r3, [pc, #44]	; (8002860 <HAL_RCC_GetClockConfig+0x4c>)
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	23f0      	movs	r3, #240	; 0xf0
 8002836:	011b      	lsls	r3, r3, #4
 8002838:	401a      	ands	r2, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800283e:	4b08      	ldr	r3, [pc, #32]	; (8002860 <HAL_RCC_GetClockConfig+0x4c>)
 8002840:	689a      	ldr	r2, [r3, #8]
 8002842:	23e0      	movs	r3, #224	; 0xe0
 8002844:	01db      	lsls	r3, r3, #7
 8002846:	401a      	ands	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800284c:	4b05      	ldr	r3, [pc, #20]	; (8002864 <HAL_RCC_GetClockConfig+0x50>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2207      	movs	r2, #7
 8002852:	401a      	ands	r2, r3
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	601a      	str	r2, [r3, #0]
}
 8002858:	46c0      	nop			; (mov r8, r8)
 800285a:	46bd      	mov	sp, r7
 800285c:	b002      	add	sp, #8
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40021000 	.word	0x40021000
 8002864:	40022000 	.word	0x40022000

08002868 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002870:	2313      	movs	r3, #19
 8002872:	18fb      	adds	r3, r7, r3
 8002874:	2200      	movs	r2, #0
 8002876:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002878:	2312      	movs	r3, #18
 800287a:	18fb      	adds	r3, r7, r3
 800287c:	2200      	movs	r2, #0
 800287e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	2380      	movs	r3, #128	; 0x80
 8002886:	029b      	lsls	r3, r3, #10
 8002888:	4013      	ands	r3, r2
 800288a:	d100      	bne.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800288c:	e0a3      	b.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800288e:	2011      	movs	r0, #17
 8002890:	183b      	adds	r3, r7, r0
 8002892:	2200      	movs	r2, #0
 8002894:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002896:	4bc3      	ldr	r3, [pc, #780]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002898:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800289a:	2380      	movs	r3, #128	; 0x80
 800289c:	055b      	lsls	r3, r3, #21
 800289e:	4013      	ands	r3, r2
 80028a0:	d110      	bne.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028a2:	4bc0      	ldr	r3, [pc, #768]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028a6:	4bbf      	ldr	r3, [pc, #764]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028a8:	2180      	movs	r1, #128	; 0x80
 80028aa:	0549      	lsls	r1, r1, #21
 80028ac:	430a      	orrs	r2, r1
 80028ae:	63da      	str	r2, [r3, #60]	; 0x3c
 80028b0:	4bbc      	ldr	r3, [pc, #752]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028b4:	2380      	movs	r3, #128	; 0x80
 80028b6:	055b      	lsls	r3, r3, #21
 80028b8:	4013      	ands	r3, r2
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028be:	183b      	adds	r3, r7, r0
 80028c0:	2201      	movs	r2, #1
 80028c2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028c4:	4bb8      	ldr	r3, [pc, #736]	; (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	4bb7      	ldr	r3, [pc, #732]	; (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80028ca:	2180      	movs	r1, #128	; 0x80
 80028cc:	0049      	lsls	r1, r1, #1
 80028ce:	430a      	orrs	r2, r1
 80028d0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028d2:	f7fe fc73 	bl	80011bc <HAL_GetTick>
 80028d6:	0003      	movs	r3, r0
 80028d8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028da:	e00b      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028dc:	f7fe fc6e 	bl	80011bc <HAL_GetTick>
 80028e0:	0002      	movs	r2, r0
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d904      	bls.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80028ea:	2313      	movs	r3, #19
 80028ec:	18fb      	adds	r3, r7, r3
 80028ee:	2203      	movs	r2, #3
 80028f0:	701a      	strb	r2, [r3, #0]
        break;
 80028f2:	e005      	b.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028f4:	4bac      	ldr	r3, [pc, #688]	; (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	2380      	movs	r3, #128	; 0x80
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	4013      	ands	r3, r2
 80028fe:	d0ed      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002900:	2313      	movs	r3, #19
 8002902:	18fb      	adds	r3, r7, r3
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d154      	bne.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800290a:	4ba6      	ldr	r3, [pc, #664]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800290c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800290e:	23c0      	movs	r3, #192	; 0xc0
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	4013      	ands	r3, r2
 8002914:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d019      	beq.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002920:	697a      	ldr	r2, [r7, #20]
 8002922:	429a      	cmp	r2, r3
 8002924:	d014      	beq.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002926:	4b9f      	ldr	r3, [pc, #636]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002928:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800292a:	4aa0      	ldr	r2, [pc, #640]	; (8002bac <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800292c:	4013      	ands	r3, r2
 800292e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002930:	4b9c      	ldr	r3, [pc, #624]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002932:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002934:	4b9b      	ldr	r3, [pc, #620]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002936:	2180      	movs	r1, #128	; 0x80
 8002938:	0249      	lsls	r1, r1, #9
 800293a:	430a      	orrs	r2, r1
 800293c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800293e:	4b99      	ldr	r3, [pc, #612]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002940:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002942:	4b98      	ldr	r3, [pc, #608]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002944:	499a      	ldr	r1, [pc, #616]	; (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002946:	400a      	ands	r2, r1
 8002948:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800294a:	4b96      	ldr	r3, [pc, #600]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800294c:	697a      	ldr	r2, [r7, #20]
 800294e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	2201      	movs	r2, #1
 8002954:	4013      	ands	r3, r2
 8002956:	d016      	beq.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002958:	f7fe fc30 	bl	80011bc <HAL_GetTick>
 800295c:	0003      	movs	r3, r0
 800295e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002960:	e00c      	b.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002962:	f7fe fc2b 	bl	80011bc <HAL_GetTick>
 8002966:	0002      	movs	r2, r0
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	4a91      	ldr	r2, [pc, #580]	; (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d904      	bls.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002972:	2313      	movs	r3, #19
 8002974:	18fb      	adds	r3, r7, r3
 8002976:	2203      	movs	r2, #3
 8002978:	701a      	strb	r2, [r3, #0]
            break;
 800297a:	e004      	b.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800297c:	4b89      	ldr	r3, [pc, #548]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800297e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002980:	2202      	movs	r2, #2
 8002982:	4013      	ands	r3, r2
 8002984:	d0ed      	beq.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002986:	2313      	movs	r3, #19
 8002988:	18fb      	adds	r3, r7, r3
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d10a      	bne.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002990:	4b84      	ldr	r3, [pc, #528]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002994:	4a85      	ldr	r2, [pc, #532]	; (8002bac <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002996:	4013      	ands	r3, r2
 8002998:	0019      	movs	r1, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800299e:	4b81      	ldr	r3, [pc, #516]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029a0:	430a      	orrs	r2, r1
 80029a2:	65da      	str	r2, [r3, #92]	; 0x5c
 80029a4:	e00c      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80029a6:	2312      	movs	r3, #18
 80029a8:	18fb      	adds	r3, r7, r3
 80029aa:	2213      	movs	r2, #19
 80029ac:	18ba      	adds	r2, r7, r2
 80029ae:	7812      	ldrb	r2, [r2, #0]
 80029b0:	701a      	strb	r2, [r3, #0]
 80029b2:	e005      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029b4:	2312      	movs	r3, #18
 80029b6:	18fb      	adds	r3, r7, r3
 80029b8:	2213      	movs	r2, #19
 80029ba:	18ba      	adds	r2, r7, r2
 80029bc:	7812      	ldrb	r2, [r2, #0]
 80029be:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80029c0:	2311      	movs	r3, #17
 80029c2:	18fb      	adds	r3, r7, r3
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d105      	bne.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029ca:	4b76      	ldr	r3, [pc, #472]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029ce:	4b75      	ldr	r3, [pc, #468]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029d0:	4979      	ldr	r1, [pc, #484]	; (8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80029d2:	400a      	ands	r2, r1
 80029d4:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2201      	movs	r2, #1
 80029dc:	4013      	ands	r3, r2
 80029de:	d009      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029e0:	4b70      	ldr	r3, [pc, #448]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029e4:	2203      	movs	r2, #3
 80029e6:	4393      	bics	r3, r2
 80029e8:	0019      	movs	r1, r3
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685a      	ldr	r2, [r3, #4]
 80029ee:	4b6d      	ldr	r3, [pc, #436]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80029f0:	430a      	orrs	r2, r1
 80029f2:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2202      	movs	r2, #2
 80029fa:	4013      	ands	r3, r2
 80029fc:	d009      	beq.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029fe:	4b69      	ldr	r3, [pc, #420]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a02:	220c      	movs	r2, #12
 8002a04:	4393      	bics	r3, r2
 8002a06:	0019      	movs	r1, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689a      	ldr	r2, [r3, #8]
 8002a0c:	4b65      	ldr	r3, [pc, #404]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2210      	movs	r2, #16
 8002a18:	4013      	ands	r3, r2
 8002a1a:	d009      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a1c:	4b61      	ldr	r3, [pc, #388]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a20:	4a66      	ldr	r2, [pc, #408]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002a22:	4013      	ands	r3, r2
 8002a24:	0019      	movs	r1, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	68da      	ldr	r2, [r3, #12]
 8002a2a:	4b5e      	ldr	r3, [pc, #376]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	2380      	movs	r3, #128	; 0x80
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	4013      	ands	r3, r2
 8002a3a:	d009      	beq.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a3c:	4b59      	ldr	r3, [pc, #356]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a40:	4a5f      	ldr	r2, [pc, #380]	; (8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002a42:	4013      	ands	r3, r2
 8002a44:	0019      	movs	r1, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	699a      	ldr	r2, [r3, #24]
 8002a4a:	4b56      	ldr	r3, [pc, #344]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	2380      	movs	r3, #128	; 0x80
 8002a56:	00db      	lsls	r3, r3, #3
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d009      	beq.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a5c:	4b51      	ldr	r3, [pc, #324]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a60:	4a58      	ldr	r2, [pc, #352]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002a62:	4013      	ands	r3, r2
 8002a64:	0019      	movs	r1, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	69da      	ldr	r2, [r3, #28]
 8002a6a:	4b4e      	ldr	r3, [pc, #312]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2220      	movs	r2, #32
 8002a76:	4013      	ands	r3, r2
 8002a78:	d009      	beq.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a7a:	4b4a      	ldr	r3, [pc, #296]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a7e:	4a52      	ldr	r2, [pc, #328]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002a80:	4013      	ands	r3, r2
 8002a82:	0019      	movs	r1, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	691a      	ldr	r2, [r3, #16]
 8002a88:	4b46      	ldr	r3, [pc, #280]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	2380      	movs	r3, #128	; 0x80
 8002a94:	01db      	lsls	r3, r3, #7
 8002a96:	4013      	ands	r3, r2
 8002a98:	d015      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a9a:	4b42      	ldr	r3, [pc, #264]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	0899      	lsrs	r1, r3, #2
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a1a      	ldr	r2, [r3, #32]
 8002aa6:	4b3f      	ldr	r3, [pc, #252]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6a1a      	ldr	r2, [r3, #32]
 8002ab0:	2380      	movs	r3, #128	; 0x80
 8002ab2:	05db      	lsls	r3, r3, #23
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d106      	bne.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002ab8:	4b3a      	ldr	r3, [pc, #232]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002aba:	68da      	ldr	r2, [r3, #12]
 8002abc:	4b39      	ldr	r3, [pc, #228]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002abe:	2180      	movs	r1, #128	; 0x80
 8002ac0:	0249      	lsls	r1, r1, #9
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	2380      	movs	r3, #128	; 0x80
 8002acc:	031b      	lsls	r3, r3, #12
 8002ace:	4013      	ands	r3, r2
 8002ad0:	d009      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002ad2:	4b34      	ldr	r3, [pc, #208]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad6:	2240      	movs	r2, #64	; 0x40
 8002ad8:	4393      	bics	r3, r2
 8002ada:	0019      	movs	r1, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ae0:	4b30      	ldr	r3, [pc, #192]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	2380      	movs	r3, #128	; 0x80
 8002aec:	039b      	lsls	r3, r3, #14
 8002aee:	4013      	ands	r3, r2
 8002af0:	d016      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002af2:	4b2c      	ldr	r3, [pc, #176]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002af4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002af6:	4a35      	ldr	r2, [pc, #212]	; (8002bcc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002af8:	4013      	ands	r3, r2
 8002afa:	0019      	movs	r1, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b00:	4b28      	ldr	r3, [pc, #160]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b02:	430a      	orrs	r2, r1
 8002b04:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b0a:	2380      	movs	r3, #128	; 0x80
 8002b0c:	03db      	lsls	r3, r3, #15
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d106      	bne.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002b12:	4b24      	ldr	r3, [pc, #144]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b14:	68da      	ldr	r2, [r3, #12]
 8002b16:	4b23      	ldr	r3, [pc, #140]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b18:	2180      	movs	r1, #128	; 0x80
 8002b1a:	0449      	lsls	r1, r1, #17
 8002b1c:	430a      	orrs	r2, r1
 8002b1e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	2380      	movs	r3, #128	; 0x80
 8002b26:	03db      	lsls	r3, r3, #15
 8002b28:	4013      	ands	r3, r2
 8002b2a:	d016      	beq.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002b2c:	4b1d      	ldr	r3, [pc, #116]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b30:	4a27      	ldr	r2, [pc, #156]	; (8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002b32:	4013      	ands	r3, r2
 8002b34:	0019      	movs	r1, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b3a:	4b1a      	ldr	r3, [pc, #104]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b44:	2380      	movs	r3, #128	; 0x80
 8002b46:	045b      	lsls	r3, r3, #17
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d106      	bne.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002b4c:	4b15      	ldr	r3, [pc, #84]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b4e:	68da      	ldr	r2, [r3, #12]
 8002b50:	4b14      	ldr	r3, [pc, #80]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b52:	2180      	movs	r1, #128	; 0x80
 8002b54:	0449      	lsls	r1, r1, #17
 8002b56:	430a      	orrs	r2, r1
 8002b58:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	2380      	movs	r3, #128	; 0x80
 8002b60:	011b      	lsls	r3, r3, #4
 8002b62:	4013      	ands	r3, r2
 8002b64:	d016      	beq.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002b66:	4b0f      	ldr	r3, [pc, #60]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b6a:	4a1a      	ldr	r2, [pc, #104]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	0019      	movs	r1, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	695a      	ldr	r2, [r3, #20]
 8002b74:	4b0b      	ldr	r3, [pc, #44]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b76:	430a      	orrs	r2, r1
 8002b78:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	695a      	ldr	r2, [r3, #20]
 8002b7e:	2380      	movs	r3, #128	; 0x80
 8002b80:	01db      	lsls	r3, r3, #7
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d106      	bne.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002b86:	4b07      	ldr	r3, [pc, #28]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b88:	68da      	ldr	r2, [r3, #12]
 8002b8a:	4b06      	ldr	r3, [pc, #24]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b8c:	2180      	movs	r1, #128	; 0x80
 8002b8e:	0249      	lsls	r1, r1, #9
 8002b90:	430a      	orrs	r2, r1
 8002b92:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002b94:	2312      	movs	r3, #18
 8002b96:	18fb      	adds	r3, r7, r3
 8002b98:	781b      	ldrb	r3, [r3, #0]
}
 8002b9a:	0018      	movs	r0, r3
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	b006      	add	sp, #24
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	46c0      	nop			; (mov r8, r8)
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	40007000 	.word	0x40007000
 8002bac:	fffffcff 	.word	0xfffffcff
 8002bb0:	fffeffff 	.word	0xfffeffff
 8002bb4:	00001388 	.word	0x00001388
 8002bb8:	efffffff 	.word	0xefffffff
 8002bbc:	fffff3ff 	.word	0xfffff3ff
 8002bc0:	fff3ffff 	.word	0xfff3ffff
 8002bc4:	ffcfffff 	.word	0xffcfffff
 8002bc8:	ffffcfff 	.word	0xffffcfff
 8002bcc:	ffbfffff 	.word	0xffbfffff
 8002bd0:	feffffff 	.word	0xfeffffff
 8002bd4:	ffff3fff 	.word	0xffff3fff

08002bd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e04a      	b.n	8002c80 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	223d      	movs	r2, #61	; 0x3d
 8002bee:	5c9b      	ldrb	r3, [r3, r2]
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d107      	bne.n	8002c06 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	223c      	movs	r2, #60	; 0x3c
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	0018      	movs	r0, r3
 8002c02:	f7fe f921 	bl	8000e48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	223d      	movs	r2, #61	; 0x3d
 8002c0a:	2102      	movs	r1, #2
 8002c0c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	3304      	adds	r3, #4
 8002c16:	0019      	movs	r1, r3
 8002c18:	0010      	movs	r0, r2
 8002c1a:	f000 fc4b 	bl	80034b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2248      	movs	r2, #72	; 0x48
 8002c22:	2101      	movs	r1, #1
 8002c24:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	223e      	movs	r2, #62	; 0x3e
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	5499      	strb	r1, [r3, r2]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	223f      	movs	r2, #63	; 0x3f
 8002c32:	2101      	movs	r1, #1
 8002c34:	5499      	strb	r1, [r3, r2]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2240      	movs	r2, #64	; 0x40
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	5499      	strb	r1, [r3, r2]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2241      	movs	r2, #65	; 0x41
 8002c42:	2101      	movs	r1, #1
 8002c44:	5499      	strb	r1, [r3, r2]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2242      	movs	r2, #66	; 0x42
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	5499      	strb	r1, [r3, r2]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2243      	movs	r2, #67	; 0x43
 8002c52:	2101      	movs	r1, #1
 8002c54:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2244      	movs	r2, #68	; 0x44
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	5499      	strb	r1, [r3, r2]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2245      	movs	r2, #69	; 0x45
 8002c62:	2101      	movs	r1, #1
 8002c64:	5499      	strb	r1, [r3, r2]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2246      	movs	r2, #70	; 0x46
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	5499      	strb	r1, [r3, r2]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2247      	movs	r2, #71	; 0x47
 8002c72:	2101      	movs	r1, #1
 8002c74:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	223d      	movs	r2, #61	; 0x3d
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	0018      	movs	r0, r3
 8002c82:	46bd      	mov	sp, r7
 8002c84:	b002      	add	sp, #8
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	223d      	movs	r2, #61	; 0x3d
 8002c94:	5c9b      	ldrb	r3, [r3, r2]
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d001      	beq.n	8002ca0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e042      	b.n	8002d26 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	223d      	movs	r2, #61	; 0x3d
 8002ca4:	2102      	movs	r1, #2
 8002ca6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	68da      	ldr	r2, [r3, #12]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	430a      	orrs	r2, r1
 8002cb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a1c      	ldr	r2, [pc, #112]	; (8002d30 <HAL_TIM_Base_Start_IT+0xa8>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d00f      	beq.n	8002ce2 <HAL_TIM_Base_Start_IT+0x5a>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	2380      	movs	r3, #128	; 0x80
 8002cc8:	05db      	lsls	r3, r3, #23
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d009      	beq.n	8002ce2 <HAL_TIM_Base_Start_IT+0x5a>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a18      	ldr	r2, [pc, #96]	; (8002d34 <HAL_TIM_Base_Start_IT+0xac>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d004      	beq.n	8002ce2 <HAL_TIM_Base_Start_IT+0x5a>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a16      	ldr	r2, [pc, #88]	; (8002d38 <HAL_TIM_Base_Start_IT+0xb0>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d116      	bne.n	8002d10 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	4a14      	ldr	r2, [pc, #80]	; (8002d3c <HAL_TIM_Base_Start_IT+0xb4>)
 8002cea:	4013      	ands	r3, r2
 8002cec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2b06      	cmp	r3, #6
 8002cf2:	d016      	beq.n	8002d22 <HAL_TIM_Base_Start_IT+0x9a>
 8002cf4:	68fa      	ldr	r2, [r7, #12]
 8002cf6:	2380      	movs	r3, #128	; 0x80
 8002cf8:	025b      	lsls	r3, r3, #9
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d011      	beq.n	8002d22 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2101      	movs	r1, #1
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d0e:	e008      	b.n	8002d22 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	e000      	b.n	8002d24 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d22:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	0018      	movs	r0, r3
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	b004      	add	sp, #16
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	46c0      	nop			; (mov r8, r8)
 8002d30:	40012c00 	.word	0x40012c00
 8002d34:	40000400 	.word	0x40000400
 8002d38:	40014000 	.word	0x40014000
 8002d3c:	00010007 	.word	0x00010007

08002d40 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e04a      	b.n	8002de8 <HAL_TIM_OC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	223d      	movs	r2, #61	; 0x3d
 8002d56:	5c9b      	ldrb	r3, [r3, r2]
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d107      	bne.n	8002d6e <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	223c      	movs	r2, #60	; 0x3c
 8002d62:	2100      	movs	r1, #0
 8002d64:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	0018      	movs	r0, r3
 8002d6a:	f000 f841 	bl	8002df0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	223d      	movs	r2, #61	; 0x3d
 8002d72:	2102      	movs	r1, #2
 8002d74:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	3304      	adds	r3, #4
 8002d7e:	0019      	movs	r1, r3
 8002d80:	0010      	movs	r0, r2
 8002d82:	f000 fb97 	bl	80034b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2248      	movs	r2, #72	; 0x48
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	223e      	movs	r2, #62	; 0x3e
 8002d92:	2101      	movs	r1, #1
 8002d94:	5499      	strb	r1, [r3, r2]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	223f      	movs	r2, #63	; 0x3f
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	5499      	strb	r1, [r3, r2]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2240      	movs	r2, #64	; 0x40
 8002da2:	2101      	movs	r1, #1
 8002da4:	5499      	strb	r1, [r3, r2]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2241      	movs	r2, #65	; 0x41
 8002daa:	2101      	movs	r1, #1
 8002dac:	5499      	strb	r1, [r3, r2]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2242      	movs	r2, #66	; 0x42
 8002db2:	2101      	movs	r1, #1
 8002db4:	5499      	strb	r1, [r3, r2]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2243      	movs	r2, #67	; 0x43
 8002dba:	2101      	movs	r1, #1
 8002dbc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2244      	movs	r2, #68	; 0x44
 8002dc2:	2101      	movs	r1, #1
 8002dc4:	5499      	strb	r1, [r3, r2]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2245      	movs	r2, #69	; 0x45
 8002dca:	2101      	movs	r1, #1
 8002dcc:	5499      	strb	r1, [r3, r2]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2246      	movs	r2, #70	; 0x46
 8002dd2:	2101      	movs	r1, #1
 8002dd4:	5499      	strb	r1, [r3, r2]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2247      	movs	r2, #71	; 0x47
 8002dda:	2101      	movs	r1, #1
 8002ddc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	223d      	movs	r2, #61	; 0x3d
 8002de2:	2101      	movs	r1, #1
 8002de4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	0018      	movs	r0, r3
 8002dea:	46bd      	mov	sp, r7
 8002dec:	b002      	add	sp, #8
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b082      	sub	sp, #8
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002df8:	46c0      	nop			; (mov r8, r8)
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	b002      	add	sp, #8
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d101      	bne.n	8002e12 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e04a      	b.n	8002ea8 <HAL_TIM_IC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	223d      	movs	r2, #61	; 0x3d
 8002e16:	5c9b      	ldrb	r3, [r3, r2]
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d107      	bne.n	8002e2e <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	223c      	movs	r2, #60	; 0x3c
 8002e22:	2100      	movs	r1, #0
 8002e24:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	0018      	movs	r0, r3
 8002e2a:	f7fe f843 	bl	8000eb4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	223d      	movs	r2, #61	; 0x3d
 8002e32:	2102      	movs	r1, #2
 8002e34:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	3304      	adds	r3, #4
 8002e3e:	0019      	movs	r1, r3
 8002e40:	0010      	movs	r0, r2
 8002e42:	f000 fb37 	bl	80034b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2248      	movs	r2, #72	; 0x48
 8002e4a:	2101      	movs	r1, #1
 8002e4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	223e      	movs	r2, #62	; 0x3e
 8002e52:	2101      	movs	r1, #1
 8002e54:	5499      	strb	r1, [r3, r2]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	223f      	movs	r2, #63	; 0x3f
 8002e5a:	2101      	movs	r1, #1
 8002e5c:	5499      	strb	r1, [r3, r2]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2240      	movs	r2, #64	; 0x40
 8002e62:	2101      	movs	r1, #1
 8002e64:	5499      	strb	r1, [r3, r2]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2241      	movs	r2, #65	; 0x41
 8002e6a:	2101      	movs	r1, #1
 8002e6c:	5499      	strb	r1, [r3, r2]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2242      	movs	r2, #66	; 0x42
 8002e72:	2101      	movs	r1, #1
 8002e74:	5499      	strb	r1, [r3, r2]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2243      	movs	r2, #67	; 0x43
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2244      	movs	r2, #68	; 0x44
 8002e82:	2101      	movs	r1, #1
 8002e84:	5499      	strb	r1, [r3, r2]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2245      	movs	r2, #69	; 0x45
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	5499      	strb	r1, [r3, r2]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2246      	movs	r2, #70	; 0x46
 8002e92:	2101      	movs	r1, #1
 8002e94:	5499      	strb	r1, [r3, r2]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2247      	movs	r2, #71	; 0x47
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	223d      	movs	r2, #61	; 0x3d
 8002ea2:	2101      	movs	r1, #1
 8002ea4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ea6:	2300      	movs	r3, #0
}
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	b002      	add	sp, #8
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	2202      	movs	r2, #2
 8002ecc:	4013      	ands	r3, r2
 8002ece:	d021      	beq.n	8002f14 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	d01d      	beq.n	8002f14 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2203      	movs	r2, #3
 8002ede:	4252      	negs	r2, r2
 8002ee0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	2203      	movs	r2, #3
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	d004      	beq.n	8002efe <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	0018      	movs	r0, r3
 8002ef8:	f000 fac4 	bl	8003484 <HAL_TIM_IC_CaptureCallback>
 8002efc:	e007      	b.n	8002f0e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	0018      	movs	r0, r3
 8002f02:	f000 fab7 	bl	8003474 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	0018      	movs	r0, r3
 8002f0a:	f000 fac3 	bl	8003494 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	2204      	movs	r2, #4
 8002f18:	4013      	ands	r3, r2
 8002f1a:	d022      	beq.n	8002f62 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2204      	movs	r2, #4
 8002f20:	4013      	ands	r3, r2
 8002f22:	d01e      	beq.n	8002f62 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2205      	movs	r2, #5
 8002f2a:	4252      	negs	r2, r2
 8002f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2202      	movs	r2, #2
 8002f32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	699a      	ldr	r2, [r3, #24]
 8002f3a:	23c0      	movs	r3, #192	; 0xc0
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	4013      	ands	r3, r2
 8002f40:	d004      	beq.n	8002f4c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	0018      	movs	r0, r3
 8002f46:	f000 fa9d 	bl	8003484 <HAL_TIM_IC_CaptureCallback>
 8002f4a:	e007      	b.n	8002f5c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	0018      	movs	r0, r3
 8002f50:	f000 fa90 	bl	8003474 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	0018      	movs	r0, r3
 8002f58:	f000 fa9c 	bl	8003494 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	2208      	movs	r2, #8
 8002f66:	4013      	ands	r3, r2
 8002f68:	d021      	beq.n	8002fae <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2208      	movs	r2, #8
 8002f6e:	4013      	ands	r3, r2
 8002f70:	d01d      	beq.n	8002fae <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2209      	movs	r2, #9
 8002f78:	4252      	negs	r2, r2
 8002f7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2204      	movs	r2, #4
 8002f80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	69db      	ldr	r3, [r3, #28]
 8002f88:	2203      	movs	r2, #3
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	d004      	beq.n	8002f98 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	0018      	movs	r0, r3
 8002f92:	f000 fa77 	bl	8003484 <HAL_TIM_IC_CaptureCallback>
 8002f96:	e007      	b.n	8002fa8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f000 fa6a 	bl	8003474 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	0018      	movs	r0, r3
 8002fa4:	f000 fa76 	bl	8003494 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	2210      	movs	r2, #16
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	d022      	beq.n	8002ffc <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2210      	movs	r2, #16
 8002fba:	4013      	ands	r3, r2
 8002fbc:	d01e      	beq.n	8002ffc <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2211      	movs	r2, #17
 8002fc4:	4252      	negs	r2, r2
 8002fc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2208      	movs	r2, #8
 8002fcc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	69da      	ldr	r2, [r3, #28]
 8002fd4:	23c0      	movs	r3, #192	; 0xc0
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	4013      	ands	r3, r2
 8002fda:	d004      	beq.n	8002fe6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	0018      	movs	r0, r3
 8002fe0:	f000 fa50 	bl	8003484 <HAL_TIM_IC_CaptureCallback>
 8002fe4:	e007      	b.n	8002ff6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f000 fa43 	bl	8003474 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f000 fa4f 	bl	8003494 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	2201      	movs	r2, #1
 8003000:	4013      	ands	r3, r2
 8003002:	d00c      	beq.n	800301e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2201      	movs	r2, #1
 8003008:	4013      	ands	r3, r2
 800300a:	d008      	beq.n	800301e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2202      	movs	r2, #2
 8003012:	4252      	negs	r2, r2
 8003014:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	0018      	movs	r0, r3
 800301a:	f7fd fdeb 	bl	8000bf4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	2280      	movs	r2, #128	; 0x80
 8003022:	4013      	ands	r3, r2
 8003024:	d104      	bne.n	8003030 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003026:	68ba      	ldr	r2, [r7, #8]
 8003028:	2380      	movs	r3, #128	; 0x80
 800302a:	019b      	lsls	r3, r3, #6
 800302c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800302e:	d00b      	beq.n	8003048 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2280      	movs	r2, #128	; 0x80
 8003034:	4013      	ands	r3, r2
 8003036:	d007      	beq.n	8003048 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a1e      	ldr	r2, [pc, #120]	; (80030b8 <HAL_TIM_IRQHandler+0x208>)
 800303e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	0018      	movs	r0, r3
 8003044:	f001 f85a 	bl	80040fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003048:	68ba      	ldr	r2, [r7, #8]
 800304a:	2380      	movs	r3, #128	; 0x80
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	4013      	ands	r3, r2
 8003050:	d00b      	beq.n	800306a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2280      	movs	r2, #128	; 0x80
 8003056:	4013      	ands	r3, r2
 8003058:	d007      	beq.n	800306a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a17      	ldr	r2, [pc, #92]	; (80030bc <HAL_TIM_IRQHandler+0x20c>)
 8003060:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	0018      	movs	r0, r3
 8003066:	f001 f851 	bl	800410c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	2240      	movs	r2, #64	; 0x40
 800306e:	4013      	ands	r3, r2
 8003070:	d00c      	beq.n	800308c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2240      	movs	r2, #64	; 0x40
 8003076:	4013      	ands	r3, r2
 8003078:	d008      	beq.n	800308c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	2241      	movs	r2, #65	; 0x41
 8003080:	4252      	negs	r2, r2
 8003082:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	0018      	movs	r0, r3
 8003088:	f000 fa0c 	bl	80034a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2220      	movs	r2, #32
 8003090:	4013      	ands	r3, r2
 8003092:	d00c      	beq.n	80030ae <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2220      	movs	r2, #32
 8003098:	4013      	ands	r3, r2
 800309a:	d008      	beq.n	80030ae <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2221      	movs	r2, #33	; 0x21
 80030a2:	4252      	negs	r2, r2
 80030a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	0018      	movs	r0, r3
 80030aa:	f001 f81f 	bl	80040ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030ae:	46c0      	nop			; (mov r8, r8)
 80030b0:	46bd      	mov	sp, r7
 80030b2:	b004      	add	sp, #16
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	46c0      	nop			; (mov r8, r8)
 80030b8:	ffffdf7f 	.word	0xffffdf7f
 80030bc:	fffffeff 	.word	0xfffffeff

080030c0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b086      	sub	sp, #24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030cc:	2317      	movs	r3, #23
 80030ce:	18fb      	adds	r3, r7, r3
 80030d0:	2200      	movs	r2, #0
 80030d2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	223c      	movs	r2, #60	; 0x3c
 80030d8:	5c9b      	ldrb	r3, [r3, r2]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d101      	bne.n	80030e2 <HAL_TIM_OC_ConfigChannel+0x22>
 80030de:	2302      	movs	r3, #2
 80030e0:	e048      	b.n	8003174 <HAL_TIM_OC_ConfigChannel+0xb4>
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	223c      	movs	r2, #60	; 0x3c
 80030e6:	2101      	movs	r1, #1
 80030e8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2b14      	cmp	r3, #20
 80030ee:	d835      	bhi.n	800315c <HAL_TIM_OC_ConfigChannel+0x9c>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	009a      	lsls	r2, r3, #2
 80030f4:	4b21      	ldr	r3, [pc, #132]	; (800317c <HAL_TIM_OC_ConfigChannel+0xbc>)
 80030f6:	18d3      	adds	r3, r2, r3
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	68ba      	ldr	r2, [r7, #8]
 8003102:	0011      	movs	r1, r2
 8003104:	0018      	movs	r0, r3
 8003106:	f000 fa63 	bl	80035d0 <TIM_OC1_SetConfig>
      break;
 800310a:	e02c      	b.n	8003166 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	68ba      	ldr	r2, [r7, #8]
 8003112:	0011      	movs	r1, r2
 8003114:	0018      	movs	r0, r3
 8003116:	f000 fae5 	bl	80036e4 <TIM_OC2_SetConfig>
      break;
 800311a:	e024      	b.n	8003166 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68ba      	ldr	r2, [r7, #8]
 8003122:	0011      	movs	r1, r2
 8003124:	0018      	movs	r0, r3
 8003126:	f000 fb61 	bl	80037ec <TIM_OC3_SetConfig>
      break;
 800312a:	e01c      	b.n	8003166 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68ba      	ldr	r2, [r7, #8]
 8003132:	0011      	movs	r1, r2
 8003134:	0018      	movs	r0, r3
 8003136:	f000 fbe1 	bl	80038fc <TIM_OC4_SetConfig>
      break;
 800313a:	e014      	b.n	8003166 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68ba      	ldr	r2, [r7, #8]
 8003142:	0011      	movs	r1, r2
 8003144:	0018      	movs	r0, r3
 8003146:	f000 fc43 	bl	80039d0 <TIM_OC5_SetConfig>
      break;
 800314a:	e00c      	b.n	8003166 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	0011      	movs	r1, r2
 8003154:	0018      	movs	r0, r3
 8003156:	f000 fc9b 	bl	8003a90 <TIM_OC6_SetConfig>
      break;
 800315a:	e004      	b.n	8003166 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800315c:	2317      	movs	r3, #23
 800315e:	18fb      	adds	r3, r7, r3
 8003160:	2201      	movs	r2, #1
 8003162:	701a      	strb	r2, [r3, #0]
      break;
 8003164:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	223c      	movs	r2, #60	; 0x3c
 800316a:	2100      	movs	r1, #0
 800316c:	5499      	strb	r1, [r3, r2]

  return status;
 800316e:	2317      	movs	r3, #23
 8003170:	18fb      	adds	r3, r7, r3
 8003172:	781b      	ldrb	r3, [r3, #0]
}
 8003174:	0018      	movs	r0, r3
 8003176:	46bd      	mov	sp, r7
 8003178:	b006      	add	sp, #24
 800317a:	bd80      	pop	{r7, pc}
 800317c:	08007664 	.word	0x08007664

08003180 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b086      	sub	sp, #24
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800318c:	2317      	movs	r3, #23
 800318e:	18fb      	adds	r3, r7, r3
 8003190:	2200      	movs	r2, #0
 8003192:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	223c      	movs	r2, #60	; 0x3c
 8003198:	5c9b      	ldrb	r3, [r3, r2]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d101      	bne.n	80031a2 <HAL_TIM_IC_ConfigChannel+0x22>
 800319e:	2302      	movs	r3, #2
 80031a0:	e08c      	b.n	80032bc <HAL_TIM_IC_ConfigChannel+0x13c>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	223c      	movs	r2, #60	; 0x3c
 80031a6:	2101      	movs	r1, #1
 80031a8:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d11b      	bne.n	80031e8 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80031c0:	f000 fcca 	bl	8003b58 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	699a      	ldr	r2, [r3, #24]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	210c      	movs	r1, #12
 80031d0:	438a      	bics	r2, r1
 80031d2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	6999      	ldr	r1, [r3, #24]
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	689a      	ldr	r2, [r3, #8]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	619a      	str	r2, [r3, #24]
 80031e6:	e062      	b.n	80032ae <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2b04      	cmp	r3, #4
 80031ec:	d11c      	bne.n	8003228 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80031fe:	f000 fd35 	bl	8003c6c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	699a      	ldr	r2, [r3, #24]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	492d      	ldr	r1, [pc, #180]	; (80032c4 <HAL_TIM_IC_ConfigChannel+0x144>)
 800320e:	400a      	ands	r2, r1
 8003210:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6999      	ldr	r1, [r3, #24]
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	021a      	lsls	r2, r3, #8
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	619a      	str	r2, [r3, #24]
 8003226:	e042      	b.n	80032ae <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2b08      	cmp	r3, #8
 800322c:	d11b      	bne.n	8003266 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800323e:	f000 fd89 	bl	8003d54 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	69da      	ldr	r2, [r3, #28]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	210c      	movs	r1, #12
 800324e:	438a      	bics	r2, r1
 8003250:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	69d9      	ldr	r1, [r3, #28]
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	430a      	orrs	r2, r1
 8003262:	61da      	str	r2, [r3, #28]
 8003264:	e023      	b.n	80032ae <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2b0c      	cmp	r3, #12
 800326a:	d11c      	bne.n	80032a6 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800327c:	f000 fdaa 	bl	8003dd4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	69da      	ldr	r2, [r3, #28]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	490e      	ldr	r1, [pc, #56]	; (80032c4 <HAL_TIM_IC_ConfigChannel+0x144>)
 800328c:	400a      	ands	r2, r1
 800328e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	69d9      	ldr	r1, [r3, #28]
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	021a      	lsls	r2, r3, #8
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	430a      	orrs	r2, r1
 80032a2:	61da      	str	r2, [r3, #28]
 80032a4:	e003      	b.n	80032ae <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 80032a6:	2317      	movs	r3, #23
 80032a8:	18fb      	adds	r3, r7, r3
 80032aa:	2201      	movs	r2, #1
 80032ac:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	223c      	movs	r2, #60	; 0x3c
 80032b2:	2100      	movs	r1, #0
 80032b4:	5499      	strb	r1, [r3, r2]

  return status;
 80032b6:	2317      	movs	r3, #23
 80032b8:	18fb      	adds	r3, r7, r3
 80032ba:	781b      	ldrb	r3, [r3, #0]
}
 80032bc:	0018      	movs	r0, r3
 80032be:	46bd      	mov	sp, r7
 80032c0:	b006      	add	sp, #24
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	fffff3ff 	.word	0xfffff3ff

080032c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032d2:	230f      	movs	r3, #15
 80032d4:	18fb      	adds	r3, r7, r3
 80032d6:	2200      	movs	r2, #0
 80032d8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	223c      	movs	r2, #60	; 0x3c
 80032de:	5c9b      	ldrb	r3, [r3, r2]
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d101      	bne.n	80032e8 <HAL_TIM_ConfigClockSource+0x20>
 80032e4:	2302      	movs	r3, #2
 80032e6:	e0bc      	b.n	8003462 <HAL_TIM_ConfigClockSource+0x19a>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	223c      	movs	r2, #60	; 0x3c
 80032ec:	2101      	movs	r1, #1
 80032ee:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	223d      	movs	r2, #61	; 0x3d
 80032f4:	2102      	movs	r1, #2
 80032f6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	4a5a      	ldr	r2, [pc, #360]	; (800346c <HAL_TIM_ConfigClockSource+0x1a4>)
 8003304:	4013      	ands	r3, r2
 8003306:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	4a59      	ldr	r2, [pc, #356]	; (8003470 <HAL_TIM_ConfigClockSource+0x1a8>)
 800330c:	4013      	ands	r3, r2
 800330e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68ba      	ldr	r2, [r7, #8]
 8003316:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2280      	movs	r2, #128	; 0x80
 800331e:	0192      	lsls	r2, r2, #6
 8003320:	4293      	cmp	r3, r2
 8003322:	d040      	beq.n	80033a6 <HAL_TIM_ConfigClockSource+0xde>
 8003324:	2280      	movs	r2, #128	; 0x80
 8003326:	0192      	lsls	r2, r2, #6
 8003328:	4293      	cmp	r3, r2
 800332a:	d900      	bls.n	800332e <HAL_TIM_ConfigClockSource+0x66>
 800332c:	e088      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x178>
 800332e:	2280      	movs	r2, #128	; 0x80
 8003330:	0152      	lsls	r2, r2, #5
 8003332:	4293      	cmp	r3, r2
 8003334:	d100      	bne.n	8003338 <HAL_TIM_ConfigClockSource+0x70>
 8003336:	e088      	b.n	800344a <HAL_TIM_ConfigClockSource+0x182>
 8003338:	2280      	movs	r2, #128	; 0x80
 800333a:	0152      	lsls	r2, r2, #5
 800333c:	4293      	cmp	r3, r2
 800333e:	d900      	bls.n	8003342 <HAL_TIM_ConfigClockSource+0x7a>
 8003340:	e07e      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x178>
 8003342:	2b70      	cmp	r3, #112	; 0x70
 8003344:	d018      	beq.n	8003378 <HAL_TIM_ConfigClockSource+0xb0>
 8003346:	d900      	bls.n	800334a <HAL_TIM_ConfigClockSource+0x82>
 8003348:	e07a      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x178>
 800334a:	2b60      	cmp	r3, #96	; 0x60
 800334c:	d04f      	beq.n	80033ee <HAL_TIM_ConfigClockSource+0x126>
 800334e:	d900      	bls.n	8003352 <HAL_TIM_ConfigClockSource+0x8a>
 8003350:	e076      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x178>
 8003352:	2b50      	cmp	r3, #80	; 0x50
 8003354:	d03b      	beq.n	80033ce <HAL_TIM_ConfigClockSource+0x106>
 8003356:	d900      	bls.n	800335a <HAL_TIM_ConfigClockSource+0x92>
 8003358:	e072      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x178>
 800335a:	2b40      	cmp	r3, #64	; 0x40
 800335c:	d057      	beq.n	800340e <HAL_TIM_ConfigClockSource+0x146>
 800335e:	d900      	bls.n	8003362 <HAL_TIM_ConfigClockSource+0x9a>
 8003360:	e06e      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x178>
 8003362:	2b30      	cmp	r3, #48	; 0x30
 8003364:	d063      	beq.n	800342e <HAL_TIM_ConfigClockSource+0x166>
 8003366:	d86b      	bhi.n	8003440 <HAL_TIM_ConfigClockSource+0x178>
 8003368:	2b20      	cmp	r3, #32
 800336a:	d060      	beq.n	800342e <HAL_TIM_ConfigClockSource+0x166>
 800336c:	d868      	bhi.n	8003440 <HAL_TIM_ConfigClockSource+0x178>
 800336e:	2b00      	cmp	r3, #0
 8003370:	d05d      	beq.n	800342e <HAL_TIM_ConfigClockSource+0x166>
 8003372:	2b10      	cmp	r3, #16
 8003374:	d05b      	beq.n	800342e <HAL_TIM_ConfigClockSource+0x166>
 8003376:	e063      	b.n	8003440 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003388:	f000 fd86 	bl	8003e98 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	2277      	movs	r2, #119	; 0x77
 8003398:	4313      	orrs	r3, r2
 800339a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	68ba      	ldr	r2, [r7, #8]
 80033a2:	609a      	str	r2, [r3, #8]
      break;
 80033a4:	e052      	b.n	800344c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033b6:	f000 fd6f 	bl	8003e98 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	689a      	ldr	r2, [r3, #8]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2180      	movs	r1, #128	; 0x80
 80033c6:	01c9      	lsls	r1, r1, #7
 80033c8:	430a      	orrs	r2, r1
 80033ca:	609a      	str	r2, [r3, #8]
      break;
 80033cc:	e03e      	b.n	800344c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033da:	001a      	movs	r2, r3
 80033dc:	f000 fc18 	bl	8003c10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2150      	movs	r1, #80	; 0x50
 80033e6:	0018      	movs	r0, r3
 80033e8:	f000 fd3a 	bl	8003e60 <TIM_ITRx_SetConfig>
      break;
 80033ec:	e02e      	b.n	800344c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80033fa:	001a      	movs	r2, r3
 80033fc:	f000 fc78 	bl	8003cf0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2160      	movs	r1, #96	; 0x60
 8003406:	0018      	movs	r0, r3
 8003408:	f000 fd2a 	bl	8003e60 <TIM_ITRx_SetConfig>
      break;
 800340c:	e01e      	b.n	800344c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800341a:	001a      	movs	r2, r3
 800341c:	f000 fbf8 	bl	8003c10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2140      	movs	r1, #64	; 0x40
 8003426:	0018      	movs	r0, r3
 8003428:	f000 fd1a 	bl	8003e60 <TIM_ITRx_SetConfig>
      break;
 800342c:	e00e      	b.n	800344c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	0019      	movs	r1, r3
 8003438:	0010      	movs	r0, r2
 800343a:	f000 fd11 	bl	8003e60 <TIM_ITRx_SetConfig>
      break;
 800343e:	e005      	b.n	800344c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003440:	230f      	movs	r3, #15
 8003442:	18fb      	adds	r3, r7, r3
 8003444:	2201      	movs	r2, #1
 8003446:	701a      	strb	r2, [r3, #0]
      break;
 8003448:	e000      	b.n	800344c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800344a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	223d      	movs	r2, #61	; 0x3d
 8003450:	2101      	movs	r1, #1
 8003452:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	223c      	movs	r2, #60	; 0x3c
 8003458:	2100      	movs	r1, #0
 800345a:	5499      	strb	r1, [r3, r2]

  return status;
 800345c:	230f      	movs	r3, #15
 800345e:	18fb      	adds	r3, r7, r3
 8003460:	781b      	ldrb	r3, [r3, #0]
}
 8003462:	0018      	movs	r0, r3
 8003464:	46bd      	mov	sp, r7
 8003466:	b004      	add	sp, #16
 8003468:	bd80      	pop	{r7, pc}
 800346a:	46c0      	nop			; (mov r8, r8)
 800346c:	ffceff88 	.word	0xffceff88
 8003470:	ffff00ff 	.word	0xffff00ff

08003474 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800347c:	46c0      	nop			; (mov r8, r8)
 800347e:	46bd      	mov	sp, r7
 8003480:	b002      	add	sp, #8
 8003482:	bd80      	pop	{r7, pc}

08003484 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800348c:	46c0      	nop			; (mov r8, r8)
 800348e:	46bd      	mov	sp, r7
 8003490:	b002      	add	sp, #8
 8003492:	bd80      	pop	{r7, pc}

08003494 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800349c:	46c0      	nop			; (mov r8, r8)
 800349e:	46bd      	mov	sp, r7
 80034a0:	b002      	add	sp, #8
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034ac:	46c0      	nop			; (mov r8, r8)
 80034ae:	46bd      	mov	sp, r7
 80034b0:	b002      	add	sp, #8
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a3b      	ldr	r2, [pc, #236]	; (80035b4 <TIM_Base_SetConfig+0x100>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d008      	beq.n	80034de <TIM_Base_SetConfig+0x2a>
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	2380      	movs	r3, #128	; 0x80
 80034d0:	05db      	lsls	r3, r3, #23
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d003      	beq.n	80034de <TIM_Base_SetConfig+0x2a>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a37      	ldr	r2, [pc, #220]	; (80035b8 <TIM_Base_SetConfig+0x104>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d108      	bne.n	80034f0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2270      	movs	r2, #112	; 0x70
 80034e2:	4393      	bics	r3, r2
 80034e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	68fa      	ldr	r2, [r7, #12]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4a30      	ldr	r2, [pc, #192]	; (80035b4 <TIM_Base_SetConfig+0x100>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d018      	beq.n	800352a <TIM_Base_SetConfig+0x76>
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	2380      	movs	r3, #128	; 0x80
 80034fc:	05db      	lsls	r3, r3, #23
 80034fe:	429a      	cmp	r2, r3
 8003500:	d013      	beq.n	800352a <TIM_Base_SetConfig+0x76>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a2c      	ldr	r2, [pc, #176]	; (80035b8 <TIM_Base_SetConfig+0x104>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d00f      	beq.n	800352a <TIM_Base_SetConfig+0x76>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a2b      	ldr	r2, [pc, #172]	; (80035bc <TIM_Base_SetConfig+0x108>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d00b      	beq.n	800352a <TIM_Base_SetConfig+0x76>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a2a      	ldr	r2, [pc, #168]	; (80035c0 <TIM_Base_SetConfig+0x10c>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d007      	beq.n	800352a <TIM_Base_SetConfig+0x76>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a29      	ldr	r2, [pc, #164]	; (80035c4 <TIM_Base_SetConfig+0x110>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d003      	beq.n	800352a <TIM_Base_SetConfig+0x76>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a28      	ldr	r2, [pc, #160]	; (80035c8 <TIM_Base_SetConfig+0x114>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d108      	bne.n	800353c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4a27      	ldr	r2, [pc, #156]	; (80035cc <TIM_Base_SetConfig+0x118>)
 800352e:	4013      	ands	r3, r2
 8003530:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	68fa      	ldr	r2, [r7, #12]
 8003538:	4313      	orrs	r3, r2
 800353a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2280      	movs	r2, #128	; 0x80
 8003540:	4393      	bics	r3, r2
 8003542:	001a      	movs	r2, r3
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	695b      	ldr	r3, [r3, #20]
 8003548:	4313      	orrs	r3, r2
 800354a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a13      	ldr	r2, [pc, #76]	; (80035b4 <TIM_Base_SetConfig+0x100>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d00b      	beq.n	8003582 <TIM_Base_SetConfig+0xce>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a14      	ldr	r2, [pc, #80]	; (80035c0 <TIM_Base_SetConfig+0x10c>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d007      	beq.n	8003582 <TIM_Base_SetConfig+0xce>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a13      	ldr	r2, [pc, #76]	; (80035c4 <TIM_Base_SetConfig+0x110>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d003      	beq.n	8003582 <TIM_Base_SetConfig+0xce>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a12      	ldr	r2, [pc, #72]	; (80035c8 <TIM_Base_SetConfig+0x114>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d103      	bne.n	800358a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	691a      	ldr	r2, [r3, #16]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	691b      	ldr	r3, [r3, #16]
 8003594:	2201      	movs	r2, #1
 8003596:	4013      	ands	r3, r2
 8003598:	2b01      	cmp	r3, #1
 800359a:	d106      	bne.n	80035aa <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	2201      	movs	r2, #1
 80035a2:	4393      	bics	r3, r2
 80035a4:	001a      	movs	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	611a      	str	r2, [r3, #16]
  }
}
 80035aa:	46c0      	nop			; (mov r8, r8)
 80035ac:	46bd      	mov	sp, r7
 80035ae:	b004      	add	sp, #16
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	46c0      	nop			; (mov r8, r8)
 80035b4:	40012c00 	.word	0x40012c00
 80035b8:	40000400 	.word	0x40000400
 80035bc:	40002000 	.word	0x40002000
 80035c0:	40014000 	.word	0x40014000
 80035c4:	40014400 	.word	0x40014400
 80035c8:	40014800 	.word	0x40014800
 80035cc:	fffffcff 	.word	0xfffffcff

080035d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b086      	sub	sp, #24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a1b      	ldr	r3, [r3, #32]
 80035de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a1b      	ldr	r3, [r3, #32]
 80035e4:	2201      	movs	r2, #1
 80035e6:	4393      	bics	r3, r2
 80035e8:	001a      	movs	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	4a32      	ldr	r2, [pc, #200]	; (80036c8 <TIM_OC1_SetConfig+0xf8>)
 80035fe:	4013      	ands	r3, r2
 8003600:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2203      	movs	r2, #3
 8003606:	4393      	bics	r3, r2
 8003608:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	4313      	orrs	r3, r2
 8003612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	2202      	movs	r2, #2
 8003618:	4393      	bics	r3, r2
 800361a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	697a      	ldr	r2, [r7, #20]
 8003622:	4313      	orrs	r3, r2
 8003624:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a28      	ldr	r2, [pc, #160]	; (80036cc <TIM_OC1_SetConfig+0xfc>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d00b      	beq.n	8003646 <TIM_OC1_SetConfig+0x76>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a27      	ldr	r2, [pc, #156]	; (80036d0 <TIM_OC1_SetConfig+0x100>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d007      	beq.n	8003646 <TIM_OC1_SetConfig+0x76>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a26      	ldr	r2, [pc, #152]	; (80036d4 <TIM_OC1_SetConfig+0x104>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d003      	beq.n	8003646 <TIM_OC1_SetConfig+0x76>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a25      	ldr	r2, [pc, #148]	; (80036d8 <TIM_OC1_SetConfig+0x108>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d10c      	bne.n	8003660 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	2208      	movs	r2, #8
 800364a:	4393      	bics	r3, r2
 800364c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	697a      	ldr	r2, [r7, #20]
 8003654:	4313      	orrs	r3, r2
 8003656:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	2204      	movs	r2, #4
 800365c:	4393      	bics	r3, r2
 800365e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a1a      	ldr	r2, [pc, #104]	; (80036cc <TIM_OC1_SetConfig+0xfc>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d00b      	beq.n	8003680 <TIM_OC1_SetConfig+0xb0>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a19      	ldr	r2, [pc, #100]	; (80036d0 <TIM_OC1_SetConfig+0x100>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d007      	beq.n	8003680 <TIM_OC1_SetConfig+0xb0>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a18      	ldr	r2, [pc, #96]	; (80036d4 <TIM_OC1_SetConfig+0x104>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d003      	beq.n	8003680 <TIM_OC1_SetConfig+0xb0>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a17      	ldr	r2, [pc, #92]	; (80036d8 <TIM_OC1_SetConfig+0x108>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d111      	bne.n	80036a4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	4a16      	ldr	r2, [pc, #88]	; (80036dc <TIM_OC1_SetConfig+0x10c>)
 8003684:	4013      	ands	r3, r2
 8003686:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	4a15      	ldr	r2, [pc, #84]	; (80036e0 <TIM_OC1_SetConfig+0x110>)
 800368c:	4013      	ands	r3, r2
 800368e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	4313      	orrs	r3, r2
 8003698:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68fa      	ldr	r2, [r7, #12]
 80036ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	685a      	ldr	r2, [r3, #4]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	697a      	ldr	r2, [r7, #20]
 80036bc:	621a      	str	r2, [r3, #32]
}
 80036be:	46c0      	nop			; (mov r8, r8)
 80036c0:	46bd      	mov	sp, r7
 80036c2:	b006      	add	sp, #24
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	46c0      	nop			; (mov r8, r8)
 80036c8:	fffeff8f 	.word	0xfffeff8f
 80036cc:	40012c00 	.word	0x40012c00
 80036d0:	40014000 	.word	0x40014000
 80036d4:	40014400 	.word	0x40014400
 80036d8:	40014800 	.word	0x40014800
 80036dc:	fffffeff 	.word	0xfffffeff
 80036e0:	fffffdff 	.word	0xfffffdff

080036e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b086      	sub	sp, #24
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a1b      	ldr	r3, [r3, #32]
 80036f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	2210      	movs	r2, #16
 80036fa:	4393      	bics	r3, r2
 80036fc:	001a      	movs	r2, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	699b      	ldr	r3, [r3, #24]
 800370c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	4a2e      	ldr	r2, [pc, #184]	; (80037cc <TIM_OC2_SetConfig+0xe8>)
 8003712:	4013      	ands	r3, r2
 8003714:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	4a2d      	ldr	r2, [pc, #180]	; (80037d0 <TIM_OC2_SetConfig+0xec>)
 800371a:	4013      	ands	r3, r2
 800371c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	021b      	lsls	r3, r3, #8
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	4313      	orrs	r3, r2
 8003728:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	2220      	movs	r2, #32
 800372e:	4393      	bics	r3, r2
 8003730:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	011b      	lsls	r3, r3, #4
 8003738:	697a      	ldr	r2, [r7, #20]
 800373a:	4313      	orrs	r3, r2
 800373c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a24      	ldr	r2, [pc, #144]	; (80037d4 <TIM_OC2_SetConfig+0xf0>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d10d      	bne.n	8003762 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	2280      	movs	r2, #128	; 0x80
 800374a:	4393      	bics	r3, r2
 800374c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	011b      	lsls	r3, r3, #4
 8003754:	697a      	ldr	r2, [r7, #20]
 8003756:	4313      	orrs	r3, r2
 8003758:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	2240      	movs	r2, #64	; 0x40
 800375e:	4393      	bics	r3, r2
 8003760:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a1b      	ldr	r2, [pc, #108]	; (80037d4 <TIM_OC2_SetConfig+0xf0>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d00b      	beq.n	8003782 <TIM_OC2_SetConfig+0x9e>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a1a      	ldr	r2, [pc, #104]	; (80037d8 <TIM_OC2_SetConfig+0xf4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d007      	beq.n	8003782 <TIM_OC2_SetConfig+0x9e>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a19      	ldr	r2, [pc, #100]	; (80037dc <TIM_OC2_SetConfig+0xf8>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d003      	beq.n	8003782 <TIM_OC2_SetConfig+0x9e>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a18      	ldr	r2, [pc, #96]	; (80037e0 <TIM_OC2_SetConfig+0xfc>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d113      	bne.n	80037aa <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	4a17      	ldr	r2, [pc, #92]	; (80037e4 <TIM_OC2_SetConfig+0x100>)
 8003786:	4013      	ands	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	4a16      	ldr	r2, [pc, #88]	; (80037e8 <TIM_OC2_SetConfig+0x104>)
 800378e:	4013      	ands	r3, r2
 8003790:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	693a      	ldr	r2, [r7, #16]
 800379a:	4313      	orrs	r3, r2
 800379c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	699b      	ldr	r3, [r3, #24]
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	68fa      	ldr	r2, [r7, #12]
 80037b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	697a      	ldr	r2, [r7, #20]
 80037c2:	621a      	str	r2, [r3, #32]
}
 80037c4:	46c0      	nop			; (mov r8, r8)
 80037c6:	46bd      	mov	sp, r7
 80037c8:	b006      	add	sp, #24
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	feff8fff 	.word	0xfeff8fff
 80037d0:	fffffcff 	.word	0xfffffcff
 80037d4:	40012c00 	.word	0x40012c00
 80037d8:	40014000 	.word	0x40014000
 80037dc:	40014400 	.word	0x40014400
 80037e0:	40014800 	.word	0x40014800
 80037e4:	fffffbff 	.word	0xfffffbff
 80037e8:	fffff7ff 	.word	0xfffff7ff

080037ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a1b      	ldr	r3, [r3, #32]
 80037fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6a1b      	ldr	r3, [r3, #32]
 8003800:	4a33      	ldr	r2, [pc, #204]	; (80038d0 <TIM_OC3_SetConfig+0xe4>)
 8003802:	401a      	ands	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	69db      	ldr	r3, [r3, #28]
 8003812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4a2f      	ldr	r2, [pc, #188]	; (80038d4 <TIM_OC3_SetConfig+0xe8>)
 8003818:	4013      	ands	r3, r2
 800381a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2203      	movs	r2, #3
 8003820:	4393      	bics	r3, r2
 8003822:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	4313      	orrs	r3, r2
 800382c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	4a29      	ldr	r2, [pc, #164]	; (80038d8 <TIM_OC3_SetConfig+0xec>)
 8003832:	4013      	ands	r3, r2
 8003834:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	021b      	lsls	r3, r3, #8
 800383c:	697a      	ldr	r2, [r7, #20]
 800383e:	4313      	orrs	r3, r2
 8003840:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a25      	ldr	r2, [pc, #148]	; (80038dc <TIM_OC3_SetConfig+0xf0>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d10d      	bne.n	8003866 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	4a24      	ldr	r2, [pc, #144]	; (80038e0 <TIM_OC3_SetConfig+0xf4>)
 800384e:	4013      	ands	r3, r2
 8003850:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	021b      	lsls	r3, r3, #8
 8003858:	697a      	ldr	r2, [r7, #20]
 800385a:	4313      	orrs	r3, r2
 800385c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	4a20      	ldr	r2, [pc, #128]	; (80038e4 <TIM_OC3_SetConfig+0xf8>)
 8003862:	4013      	ands	r3, r2
 8003864:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a1c      	ldr	r2, [pc, #112]	; (80038dc <TIM_OC3_SetConfig+0xf0>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d00b      	beq.n	8003886 <TIM_OC3_SetConfig+0x9a>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a1d      	ldr	r2, [pc, #116]	; (80038e8 <TIM_OC3_SetConfig+0xfc>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d007      	beq.n	8003886 <TIM_OC3_SetConfig+0x9a>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a1c      	ldr	r2, [pc, #112]	; (80038ec <TIM_OC3_SetConfig+0x100>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d003      	beq.n	8003886 <TIM_OC3_SetConfig+0x9a>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a1b      	ldr	r2, [pc, #108]	; (80038f0 <TIM_OC3_SetConfig+0x104>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d113      	bne.n	80038ae <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	4a1a      	ldr	r2, [pc, #104]	; (80038f4 <TIM_OC3_SetConfig+0x108>)
 800388a:	4013      	ands	r3, r2
 800388c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	4a19      	ldr	r2, [pc, #100]	; (80038f8 <TIM_OC3_SetConfig+0x10c>)
 8003892:	4013      	ands	r3, r2
 8003894:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	011b      	lsls	r3, r3, #4
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	4313      	orrs	r3, r2
 80038a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	011b      	lsls	r3, r3, #4
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	693a      	ldr	r2, [r7, #16]
 80038b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685a      	ldr	r2, [r3, #4]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	697a      	ldr	r2, [r7, #20]
 80038c6:	621a      	str	r2, [r3, #32]
}
 80038c8:	46c0      	nop			; (mov r8, r8)
 80038ca:	46bd      	mov	sp, r7
 80038cc:	b006      	add	sp, #24
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	fffffeff 	.word	0xfffffeff
 80038d4:	fffeff8f 	.word	0xfffeff8f
 80038d8:	fffffdff 	.word	0xfffffdff
 80038dc:	40012c00 	.word	0x40012c00
 80038e0:	fffff7ff 	.word	0xfffff7ff
 80038e4:	fffffbff 	.word	0xfffffbff
 80038e8:	40014000 	.word	0x40014000
 80038ec:	40014400 	.word	0x40014400
 80038f0:	40014800 	.word	0x40014800
 80038f4:	ffffefff 	.word	0xffffefff
 80038f8:	ffffdfff 	.word	0xffffdfff

080038fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b086      	sub	sp, #24
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	4a26      	ldr	r2, [pc, #152]	; (80039ac <TIM_OC4_SetConfig+0xb0>)
 8003912:	401a      	ands	r2, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	69db      	ldr	r3, [r3, #28]
 8003922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	4a22      	ldr	r2, [pc, #136]	; (80039b0 <TIM_OC4_SetConfig+0xb4>)
 8003928:	4013      	ands	r3, r2
 800392a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4a21      	ldr	r2, [pc, #132]	; (80039b4 <TIM_OC4_SetConfig+0xb8>)
 8003930:	4013      	ands	r3, r2
 8003932:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	021b      	lsls	r3, r3, #8
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	4313      	orrs	r3, r2
 800393e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	4a1d      	ldr	r2, [pc, #116]	; (80039b8 <TIM_OC4_SetConfig+0xbc>)
 8003944:	4013      	ands	r3, r2
 8003946:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	031b      	lsls	r3, r3, #12
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	4313      	orrs	r3, r2
 8003952:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a19      	ldr	r2, [pc, #100]	; (80039bc <TIM_OC4_SetConfig+0xc0>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d00b      	beq.n	8003974 <TIM_OC4_SetConfig+0x78>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a18      	ldr	r2, [pc, #96]	; (80039c0 <TIM_OC4_SetConfig+0xc4>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d007      	beq.n	8003974 <TIM_OC4_SetConfig+0x78>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a17      	ldr	r2, [pc, #92]	; (80039c4 <TIM_OC4_SetConfig+0xc8>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d003      	beq.n	8003974 <TIM_OC4_SetConfig+0x78>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	4a16      	ldr	r2, [pc, #88]	; (80039c8 <TIM_OC4_SetConfig+0xcc>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d109      	bne.n	8003988 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	4a15      	ldr	r2, [pc, #84]	; (80039cc <TIM_OC4_SetConfig+0xd0>)
 8003978:	4013      	ands	r3, r2
 800397a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	695b      	ldr	r3, [r3, #20]
 8003980:	019b      	lsls	r3, r3, #6
 8003982:	697a      	ldr	r2, [r7, #20]
 8003984:	4313      	orrs	r3, r2
 8003986:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	697a      	ldr	r2, [r7, #20]
 800398c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68fa      	ldr	r2, [r7, #12]
 8003992:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	621a      	str	r2, [r3, #32]
}
 80039a2:	46c0      	nop			; (mov r8, r8)
 80039a4:	46bd      	mov	sp, r7
 80039a6:	b006      	add	sp, #24
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	46c0      	nop			; (mov r8, r8)
 80039ac:	ffffefff 	.word	0xffffefff
 80039b0:	feff8fff 	.word	0xfeff8fff
 80039b4:	fffffcff 	.word	0xfffffcff
 80039b8:	ffffdfff 	.word	0xffffdfff
 80039bc:	40012c00 	.word	0x40012c00
 80039c0:	40014000 	.word	0x40014000
 80039c4:	40014400 	.word	0x40014400
 80039c8:	40014800 	.word	0x40014800
 80039cc:	ffffbfff 	.word	0xffffbfff

080039d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b086      	sub	sp, #24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a1b      	ldr	r3, [r3, #32]
 80039e4:	4a23      	ldr	r2, [pc, #140]	; (8003a74 <TIM_OC5_SetConfig+0xa4>)
 80039e6:	401a      	ands	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	4a1f      	ldr	r2, [pc, #124]	; (8003a78 <TIM_OC5_SetConfig+0xa8>)
 80039fc:	4013      	ands	r3, r2
 80039fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68fa      	ldr	r2, [r7, #12]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	4a1b      	ldr	r2, [pc, #108]	; (8003a7c <TIM_OC5_SetConfig+0xac>)
 8003a0e:	4013      	ands	r3, r2
 8003a10:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	041b      	lsls	r3, r3, #16
 8003a18:	693a      	ldr	r2, [r7, #16]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a17      	ldr	r2, [pc, #92]	; (8003a80 <TIM_OC5_SetConfig+0xb0>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d00b      	beq.n	8003a3e <TIM_OC5_SetConfig+0x6e>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a16      	ldr	r2, [pc, #88]	; (8003a84 <TIM_OC5_SetConfig+0xb4>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d007      	beq.n	8003a3e <TIM_OC5_SetConfig+0x6e>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a15      	ldr	r2, [pc, #84]	; (8003a88 <TIM_OC5_SetConfig+0xb8>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d003      	beq.n	8003a3e <TIM_OC5_SetConfig+0x6e>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a14      	ldr	r2, [pc, #80]	; (8003a8c <TIM_OC5_SetConfig+0xbc>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d109      	bne.n	8003a52 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	4a0c      	ldr	r2, [pc, #48]	; (8003a74 <TIM_OC5_SetConfig+0xa4>)
 8003a42:	4013      	ands	r3, r2
 8003a44:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	021b      	lsls	r3, r3, #8
 8003a4c:	697a      	ldr	r2, [r7, #20]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	697a      	ldr	r2, [r7, #20]
 8003a56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685a      	ldr	r2, [r3, #4]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	621a      	str	r2, [r3, #32]
}
 8003a6c:	46c0      	nop			; (mov r8, r8)
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	b006      	add	sp, #24
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	fffeffff 	.word	0xfffeffff
 8003a78:	fffeff8f 	.word	0xfffeff8f
 8003a7c:	fffdffff 	.word	0xfffdffff
 8003a80:	40012c00 	.word	0x40012c00
 8003a84:	40014000 	.word	0x40014000
 8003a88:	40014400 	.word	0x40014400
 8003a8c:	40014800 	.word	0x40014800

08003a90 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b086      	sub	sp, #24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6a1b      	ldr	r3, [r3, #32]
 8003aa4:	4a24      	ldr	r2, [pc, #144]	; (8003b38 <TIM_OC6_SetConfig+0xa8>)
 8003aa6:	401a      	ands	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	4a20      	ldr	r2, [pc, #128]	; (8003b3c <TIM_OC6_SetConfig+0xac>)
 8003abc:	4013      	ands	r3, r2
 8003abe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	021b      	lsls	r3, r3, #8
 8003ac6:	68fa      	ldr	r2, [r7, #12]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	4a1c      	ldr	r2, [pc, #112]	; (8003b40 <TIM_OC6_SetConfig+0xb0>)
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	051b      	lsls	r3, r3, #20
 8003ada:	693a      	ldr	r2, [r7, #16]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a18      	ldr	r2, [pc, #96]	; (8003b44 <TIM_OC6_SetConfig+0xb4>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d00b      	beq.n	8003b00 <TIM_OC6_SetConfig+0x70>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a17      	ldr	r2, [pc, #92]	; (8003b48 <TIM_OC6_SetConfig+0xb8>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d007      	beq.n	8003b00 <TIM_OC6_SetConfig+0x70>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4a16      	ldr	r2, [pc, #88]	; (8003b4c <TIM_OC6_SetConfig+0xbc>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d003      	beq.n	8003b00 <TIM_OC6_SetConfig+0x70>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	4a15      	ldr	r2, [pc, #84]	; (8003b50 <TIM_OC6_SetConfig+0xc0>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d109      	bne.n	8003b14 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	4a14      	ldr	r2, [pc, #80]	; (8003b54 <TIM_OC6_SetConfig+0xc4>)
 8003b04:	4013      	ands	r3, r2
 8003b06:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	029b      	lsls	r3, r3, #10
 8003b0e:	697a      	ldr	r2, [r7, #20]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	697a      	ldr	r2, [r7, #20]
 8003b18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	68fa      	ldr	r2, [r7, #12]
 8003b1e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	685a      	ldr	r2, [r3, #4]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	693a      	ldr	r2, [r7, #16]
 8003b2c:	621a      	str	r2, [r3, #32]
}
 8003b2e:	46c0      	nop			; (mov r8, r8)
 8003b30:	46bd      	mov	sp, r7
 8003b32:	b006      	add	sp, #24
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	46c0      	nop			; (mov r8, r8)
 8003b38:	ffefffff 	.word	0xffefffff
 8003b3c:	feff8fff 	.word	0xfeff8fff
 8003b40:	ffdfffff 	.word	0xffdfffff
 8003b44:	40012c00 	.word	0x40012c00
 8003b48:	40014000 	.word	0x40014000
 8003b4c:	40014400 	.word	0x40014400
 8003b50:	40014800 	.word	0x40014800
 8003b54:	fffbffff 	.word	0xfffbffff

08003b58 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b086      	sub	sp, #24
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	607a      	str	r2, [r7, #4]
 8003b64:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6a1b      	ldr	r3, [r3, #32]
 8003b70:	2201      	movs	r2, #1
 8003b72:	4393      	bics	r3, r2
 8003b74:	001a      	movs	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	4a20      	ldr	r2, [pc, #128]	; (8003c04 <TIM_TI1_SetConfig+0xac>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d00c      	beq.n	8003ba2 <TIM_TI1_SetConfig+0x4a>
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	2380      	movs	r3, #128	; 0x80
 8003b8c:	05db      	lsls	r3, r3, #23
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d007      	beq.n	8003ba2 <TIM_TI1_SetConfig+0x4a>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	4a1c      	ldr	r2, [pc, #112]	; (8003c08 <TIM_TI1_SetConfig+0xb0>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d003      	beq.n	8003ba2 <TIM_TI1_SetConfig+0x4a>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	4a1b      	ldr	r2, [pc, #108]	; (8003c0c <TIM_TI1_SetConfig+0xb4>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d101      	bne.n	8003ba6 <TIM_TI1_SetConfig+0x4e>
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e000      	b.n	8003ba8 <TIM_TI1_SetConfig+0x50>
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d008      	beq.n	8003bbe <TIM_TI1_SetConfig+0x66>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	2203      	movs	r2, #3
 8003bb0:	4393      	bics	r3, r2
 8003bb2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	617b      	str	r3, [r7, #20]
 8003bbc:	e003      	b.n	8003bc6 <TIM_TI1_SetConfig+0x6e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	22f0      	movs	r2, #240	; 0xf0
 8003bca:	4393      	bics	r3, r2
 8003bcc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	011b      	lsls	r3, r3, #4
 8003bd2:	22ff      	movs	r2, #255	; 0xff
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	697a      	ldr	r2, [r7, #20]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	220a      	movs	r2, #10
 8003be0:	4393      	bics	r3, r2
 8003be2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	220a      	movs	r2, #10
 8003be8:	4013      	ands	r3, r2
 8003bea:	693a      	ldr	r2, [r7, #16]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	693a      	ldr	r2, [r7, #16]
 8003bfa:	621a      	str	r2, [r3, #32]
}
 8003bfc:	46c0      	nop			; (mov r8, r8)
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	b006      	add	sp, #24
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	40012c00 	.word	0x40012c00
 8003c08:	40000400 	.word	0x40000400
 8003c0c:	40014000 	.word	0x40014000

08003c10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6a1b      	ldr	r3, [r3, #32]
 8003c26:	2201      	movs	r2, #1
 8003c28:	4393      	bics	r3, r2
 8003c2a:	001a      	movs	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	22f0      	movs	r2, #240	; 0xf0
 8003c3a:	4393      	bics	r3, r2
 8003c3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	220a      	movs	r2, #10
 8003c4c:	4393      	bics	r3, r2
 8003c4e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c50:	697a      	ldr	r2, [r7, #20]
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	693a      	ldr	r2, [r7, #16]
 8003c5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	697a      	ldr	r2, [r7, #20]
 8003c62:	621a      	str	r2, [r3, #32]
}
 8003c64:	46c0      	nop			; (mov r8, r8)
 8003c66:	46bd      	mov	sp, r7
 8003c68:	b006      	add	sp, #24
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b086      	sub	sp, #24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
 8003c78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6a1b      	ldr	r3, [r3, #32]
 8003c84:	2210      	movs	r2, #16
 8003c86:	4393      	bics	r3, r2
 8003c88:	001a      	movs	r2, r3
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	4a14      	ldr	r2, [pc, #80]	; (8003ce8 <TIM_TI2_SetConfig+0x7c>)
 8003c98:	4013      	ands	r3, r2
 8003c9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	021b      	lsls	r3, r3, #8
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	4a10      	ldr	r2, [pc, #64]	; (8003cec <TIM_TI2_SetConfig+0x80>)
 8003caa:	4013      	ands	r3, r2
 8003cac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	031b      	lsls	r3, r3, #12
 8003cb2:	041b      	lsls	r3, r3, #16
 8003cb4:	0c1b      	lsrs	r3, r3, #16
 8003cb6:	693a      	ldr	r2, [r7, #16]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	22a0      	movs	r2, #160	; 0xa0
 8003cc0:	4393      	bics	r3, r2
 8003cc2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	011b      	lsls	r3, r3, #4
 8003cc8:	22a0      	movs	r2, #160	; 0xa0
 8003cca:	4013      	ands	r3, r2
 8003ccc:	697a      	ldr	r2, [r7, #20]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	621a      	str	r2, [r3, #32]
}
 8003cde:	46c0      	nop			; (mov r8, r8)
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	b006      	add	sp, #24
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	46c0      	nop			; (mov r8, r8)
 8003ce8:	fffffcff 	.word	0xfffffcff
 8003cec:	ffff0fff 	.word	0xffff0fff

08003cf0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b086      	sub	sp, #24
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6a1b      	ldr	r3, [r3, #32]
 8003d00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6a1b      	ldr	r3, [r3, #32]
 8003d06:	2210      	movs	r2, #16
 8003d08:	4393      	bics	r3, r2
 8003d0a:	001a      	movs	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	4a0d      	ldr	r2, [pc, #52]	; (8003d50 <TIM_TI2_ConfigInputStage+0x60>)
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	031b      	lsls	r3, r3, #12
 8003d22:	693a      	ldr	r2, [r7, #16]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	22a0      	movs	r2, #160	; 0xa0
 8003d2c:	4393      	bics	r3, r2
 8003d2e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	011b      	lsls	r3, r3, #4
 8003d34:	697a      	ldr	r2, [r7, #20]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	621a      	str	r2, [r3, #32]
}
 8003d46:	46c0      	nop			; (mov r8, r8)
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	b006      	add	sp, #24
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	46c0      	nop			; (mov r8, r8)
 8003d50:	ffff0fff 	.word	0xffff0fff

08003d54 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	60b9      	str	r1, [r7, #8]
 8003d5e:	607a      	str	r2, [r7, #4]
 8003d60:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6a1b      	ldr	r3, [r3, #32]
 8003d66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6a1b      	ldr	r3, [r3, #32]
 8003d6c:	4a17      	ldr	r2, [pc, #92]	; (8003dcc <TIM_TI3_SetConfig+0x78>)
 8003d6e:	401a      	ands	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	69db      	ldr	r3, [r3, #28]
 8003d78:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	2203      	movs	r2, #3
 8003d7e:	4393      	bics	r3, r2
 8003d80:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	22f0      	movs	r2, #240	; 0xf0
 8003d8e:	4393      	bics	r3, r2
 8003d90:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	011b      	lsls	r3, r3, #4
 8003d96:	22ff      	movs	r2, #255	; 0xff
 8003d98:	4013      	ands	r3, r2
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	4a0b      	ldr	r2, [pc, #44]	; (8003dd0 <TIM_TI3_SetConfig+0x7c>)
 8003da4:	4013      	ands	r3, r2
 8003da6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	021a      	lsls	r2, r3, #8
 8003dac:	23a0      	movs	r3, #160	; 0xa0
 8003dae:	011b      	lsls	r3, r3, #4
 8003db0:	4013      	ands	r3, r2
 8003db2:	697a      	ldr	r2, [r7, #20]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	621a      	str	r2, [r3, #32]
}
 8003dc4:	46c0      	nop			; (mov r8, r8)
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	b006      	add	sp, #24
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	fffffeff 	.word	0xfffffeff
 8003dd0:	fffff5ff 	.word	0xfffff5ff

08003dd4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b086      	sub	sp, #24
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
 8003de0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6a1b      	ldr	r3, [r3, #32]
 8003de6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6a1b      	ldr	r3, [r3, #32]
 8003dec:	4a18      	ldr	r2, [pc, #96]	; (8003e50 <TIM_TI4_SetConfig+0x7c>)
 8003dee:	401a      	ands	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	69db      	ldr	r3, [r3, #28]
 8003df8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	4a15      	ldr	r2, [pc, #84]	; (8003e54 <TIM_TI4_SetConfig+0x80>)
 8003dfe:	4013      	ands	r3, r2
 8003e00:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	021b      	lsls	r3, r3, #8
 8003e06:	693a      	ldr	r2, [r7, #16]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	4a12      	ldr	r2, [pc, #72]	; (8003e58 <TIM_TI4_SetConfig+0x84>)
 8003e10:	4013      	ands	r3, r2
 8003e12:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	031b      	lsls	r3, r3, #12
 8003e18:	041b      	lsls	r3, r3, #16
 8003e1a:	0c1b      	lsrs	r3, r3, #16
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	4a0d      	ldr	r2, [pc, #52]	; (8003e5c <TIM_TI4_SetConfig+0x88>)
 8003e26:	4013      	ands	r3, r2
 8003e28:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	031a      	lsls	r2, r3, #12
 8003e2e:	23a0      	movs	r3, #160	; 0xa0
 8003e30:	021b      	lsls	r3, r3, #8
 8003e32:	4013      	ands	r3, r2
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	693a      	ldr	r2, [r7, #16]
 8003e3e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	621a      	str	r2, [r3, #32]
}
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	b006      	add	sp, #24
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	46c0      	nop			; (mov r8, r8)
 8003e50:	ffffefff 	.word	0xffffefff
 8003e54:	fffffcff 	.word	0xfffffcff
 8003e58:	ffff0fff 	.word	0xffff0fff
 8003e5c:	ffff5fff 	.word	0xffff5fff

08003e60 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	4a08      	ldr	r2, [pc, #32]	; (8003e94 <TIM_ITRx_SetConfig+0x34>)
 8003e74:	4013      	ands	r3, r2
 8003e76:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e78:	683a      	ldr	r2, [r7, #0]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	2207      	movs	r2, #7
 8003e80:	4313      	orrs	r3, r2
 8003e82:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	609a      	str	r2, [r3, #8]
}
 8003e8a:	46c0      	nop			; (mov r8, r8)
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	b004      	add	sp, #16
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	46c0      	nop			; (mov r8, r8)
 8003e94:	ffcfff8f 	.word	0xffcfff8f

08003e98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b086      	sub	sp, #24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
 8003ea4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	4a09      	ldr	r2, [pc, #36]	; (8003ed4 <TIM_ETR_SetConfig+0x3c>)
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	021a      	lsls	r2, r3, #8
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	431a      	orrs	r2, r3
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	697a      	ldr	r2, [r7, #20]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	697a      	ldr	r2, [r7, #20]
 8003eca:	609a      	str	r2, [r3, #8]
}
 8003ecc:	46c0      	nop			; (mov r8, r8)
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	b006      	add	sp, #24
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	ffff00ff 	.word	0xffff00ff

08003ed8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	223c      	movs	r2, #60	; 0x3c
 8003ee6:	5c9b      	ldrb	r3, [r3, r2]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d101      	bne.n	8003ef0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003eec:	2302      	movs	r3, #2
 8003eee:	e055      	b.n	8003f9c <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	223c      	movs	r2, #60	; 0x3c
 8003ef4:	2101      	movs	r1, #1
 8003ef6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	223d      	movs	r2, #61	; 0x3d
 8003efc:	2102      	movs	r1, #2
 8003efe:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a23      	ldr	r2, [pc, #140]	; (8003fa4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d108      	bne.n	8003f2c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	4a22      	ldr	r2, [pc, #136]	; (8003fa8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003f1e:	4013      	ands	r3, r2
 8003f20:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2270      	movs	r2, #112	; 0x70
 8003f30:	4393      	bics	r3, r2
 8003f32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68fa      	ldr	r2, [r7, #12]
 8003f44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a16      	ldr	r2, [pc, #88]	; (8003fa4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d00f      	beq.n	8003f70 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	2380      	movs	r3, #128	; 0x80
 8003f56:	05db      	lsls	r3, r3, #23
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d009      	beq.n	8003f70 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a12      	ldr	r2, [pc, #72]	; (8003fac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d004      	beq.n	8003f70 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a11      	ldr	r2, [pc, #68]	; (8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d10c      	bne.n	8003f8a <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	2280      	movs	r2, #128	; 0x80
 8003f74:	4393      	bics	r3, r2
 8003f76:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	68ba      	ldr	r2, [r7, #8]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	223d      	movs	r2, #61	; 0x3d
 8003f8e:	2101      	movs	r1, #1
 8003f90:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	223c      	movs	r2, #60	; 0x3c
 8003f96:	2100      	movs	r1, #0
 8003f98:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f9a:	2300      	movs	r3, #0
}
 8003f9c:	0018      	movs	r0, r3
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	b004      	add	sp, #16
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	40012c00 	.word	0x40012c00
 8003fa8:	ff0fffff 	.word	0xff0fffff
 8003fac:	40000400 	.word	0x40000400
 8003fb0:	40014000 	.word	0x40014000

08003fb4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	223c      	movs	r2, #60	; 0x3c
 8003fc6:	5c9b      	ldrb	r3, [r3, r2]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d101      	bne.n	8003fd0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003fcc:	2302      	movs	r3, #2
 8003fce:	e06f      	b.n	80040b0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	223c      	movs	r2, #60	; 0x3c
 8003fd4:	2101      	movs	r1, #1
 8003fd6:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	22ff      	movs	r2, #255	; 0xff
 8003fdc:	4393      	bics	r3, r2
 8003fde:	001a      	movs	r2, r3
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	4a33      	ldr	r2, [pc, #204]	; (80040b8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8003fec:	401a      	ands	r2, r3
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	4a30      	ldr	r2, [pc, #192]	; (80040bc <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8003ffa:	401a      	ands	r2, r3
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	4313      	orrs	r3, r2
 8004002:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	4a2e      	ldr	r2, [pc, #184]	; (80040c0 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8004008:	401a      	ands	r2, r3
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4313      	orrs	r3, r2
 8004010:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	4a2b      	ldr	r2, [pc, #172]	; (80040c4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8004016:	401a      	ands	r2, r3
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	691b      	ldr	r3, [r3, #16]
 800401c:	4313      	orrs	r3, r2
 800401e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	4a29      	ldr	r2, [pc, #164]	; (80040c8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8004024:	401a      	ands	r2, r3
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	4313      	orrs	r3, r2
 800402c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	4a26      	ldr	r2, [pc, #152]	; (80040cc <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8004032:	401a      	ands	r2, r3
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004038:	4313      	orrs	r3, r2
 800403a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	4a24      	ldr	r2, [pc, #144]	; (80040d0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8004040:	401a      	ands	r2, r3
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	041b      	lsls	r3, r3, #16
 8004048:	4313      	orrs	r3, r2
 800404a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	4a21      	ldr	r2, [pc, #132]	; (80040d4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8004050:	401a      	ands	r2, r3
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	69db      	ldr	r3, [r3, #28]
 8004056:	4313      	orrs	r3, r2
 8004058:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a1e      	ldr	r2, [pc, #120]	; (80040d8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d11c      	bne.n	800409e <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	4a1d      	ldr	r2, [pc, #116]	; (80040dc <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004068:	401a      	ands	r2, r3
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800406e:	051b      	lsls	r3, r3, #20
 8004070:	4313      	orrs	r3, r2
 8004072:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	4a1a      	ldr	r2, [pc, #104]	; (80040e0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8004078:	401a      	ands	r2, r3
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	4313      	orrs	r3, r2
 8004080:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	4a17      	ldr	r2, [pc, #92]	; (80040e4 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8004086:	401a      	ands	r2, r3
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408c:	4313      	orrs	r3, r2
 800408e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	4a15      	ldr	r2, [pc, #84]	; (80040e8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004094:	401a      	ands	r2, r3
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409a:	4313      	orrs	r3, r2
 800409c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68fa      	ldr	r2, [r7, #12]
 80040a4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	223c      	movs	r2, #60	; 0x3c
 80040aa:	2100      	movs	r1, #0
 80040ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040ae:	2300      	movs	r3, #0
}
 80040b0:	0018      	movs	r0, r3
 80040b2:	46bd      	mov	sp, r7
 80040b4:	b004      	add	sp, #16
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	fffffcff 	.word	0xfffffcff
 80040bc:	fffffbff 	.word	0xfffffbff
 80040c0:	fffff7ff 	.word	0xfffff7ff
 80040c4:	ffffefff 	.word	0xffffefff
 80040c8:	ffffdfff 	.word	0xffffdfff
 80040cc:	ffffbfff 	.word	0xffffbfff
 80040d0:	fff0ffff 	.word	0xfff0ffff
 80040d4:	efffffff 	.word	0xefffffff
 80040d8:	40012c00 	.word	0x40012c00
 80040dc:	ff0fffff 	.word	0xff0fffff
 80040e0:	feffffff 	.word	0xfeffffff
 80040e4:	fdffffff 	.word	0xfdffffff
 80040e8:	dfffffff 	.word	0xdfffffff

080040ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80040f4:	46c0      	nop			; (mov r8, r8)
 80040f6:	46bd      	mov	sp, r7
 80040f8:	b002      	add	sp, #8
 80040fa:	bd80      	pop	{r7, pc}

080040fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004104:	46c0      	nop			; (mov r8, r8)
 8004106:	46bd      	mov	sp, r7
 8004108:	b002      	add	sp, #8
 800410a:	bd80      	pop	{r7, pc}

0800410c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004114:	46c0      	nop			; (mov r8, r8)
 8004116:	46bd      	mov	sp, r7
 8004118:	b002      	add	sp, #8
 800411a:	bd80      	pop	{r7, pc}

0800411c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e046      	b.n	80041bc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2288      	movs	r2, #136	; 0x88
 8004132:	589b      	ldr	r3, [r3, r2]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d107      	bne.n	8004148 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2284      	movs	r2, #132	; 0x84
 800413c:	2100      	movs	r1, #0
 800413e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	0018      	movs	r0, r3
 8004144:	f7fc fe20 	bl	8000d88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2288      	movs	r2, #136	; 0x88
 800414c:	2124      	movs	r1, #36	; 0x24
 800414e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	2101      	movs	r1, #1
 800415c:	438a      	bics	r2, r1
 800415e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004164:	2b00      	cmp	r3, #0
 8004166:	d003      	beq.n	8004170 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	0018      	movs	r0, r3
 800416c:	f000 faea 	bl	8004744 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	0018      	movs	r0, r3
 8004174:	f000 f828 	bl	80041c8 <UART_SetConfig>
 8004178:	0003      	movs	r3, r0
 800417a:	2b01      	cmp	r3, #1
 800417c:	d101      	bne.n	8004182 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e01c      	b.n	80041bc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	685a      	ldr	r2, [r3, #4]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	490d      	ldr	r1, [pc, #52]	; (80041c4 <HAL_UART_Init+0xa8>)
 800418e:	400a      	ands	r2, r1
 8004190:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	689a      	ldr	r2, [r3, #8]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	212a      	movs	r1, #42	; 0x2a
 800419e:	438a      	bics	r2, r1
 80041a0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2101      	movs	r1, #1
 80041ae:	430a      	orrs	r2, r1
 80041b0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	0018      	movs	r0, r3
 80041b6:	f000 fb79 	bl	80048ac <UART_CheckIdleState>
 80041ba:	0003      	movs	r3, r0
}
 80041bc:	0018      	movs	r0, r3
 80041be:	46bd      	mov	sp, r7
 80041c0:	b002      	add	sp, #8
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	ffffb7ff 	.word	0xffffb7ff

080041c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041c8:	b5b0      	push	{r4, r5, r7, lr}
 80041ca:	b090      	sub	sp, #64	; 0x40
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80041d0:	231a      	movs	r3, #26
 80041d2:	2220      	movs	r2, #32
 80041d4:	189b      	adds	r3, r3, r2
 80041d6:	19db      	adds	r3, r3, r7
 80041d8:	2200      	movs	r2, #0
 80041da:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80041dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041de:	689a      	ldr	r2, [r3, #8]
 80041e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e2:	691b      	ldr	r3, [r3, #16]
 80041e4:	431a      	orrs	r2, r3
 80041e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e8:	695b      	ldr	r3, [r3, #20]
 80041ea:	431a      	orrs	r2, r3
 80041ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ee:	69db      	ldr	r3, [r3, #28]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80041f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4aaf      	ldr	r2, [pc, #700]	; (80044b8 <UART_SetConfig+0x2f0>)
 80041fc:	4013      	ands	r3, r2
 80041fe:	0019      	movs	r1, r3
 8004200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004206:	430b      	orrs	r3, r1
 8004208:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800420a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	4aaa      	ldr	r2, [pc, #680]	; (80044bc <UART_SetConfig+0x2f4>)
 8004212:	4013      	ands	r3, r2
 8004214:	0018      	movs	r0, r3
 8004216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004218:	68d9      	ldr	r1, [r3, #12]
 800421a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	0003      	movs	r3, r0
 8004220:	430b      	orrs	r3, r1
 8004222:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800422a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4aa4      	ldr	r2, [pc, #656]	; (80044c0 <UART_SetConfig+0x2f8>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d004      	beq.n	800423e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004236:	6a1b      	ldr	r3, [r3, #32]
 8004238:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800423a:	4313      	orrs	r3, r2
 800423c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800423e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	4a9f      	ldr	r2, [pc, #636]	; (80044c4 <UART_SetConfig+0x2fc>)
 8004246:	4013      	ands	r3, r2
 8004248:	0019      	movs	r1, r3
 800424a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004250:	430b      	orrs	r3, r1
 8004252:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800425a:	220f      	movs	r2, #15
 800425c:	4393      	bics	r3, r2
 800425e:	0018      	movs	r0, r3
 8004260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004262:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	0003      	movs	r3, r0
 800426a:	430b      	orrs	r3, r1
 800426c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800426e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a95      	ldr	r2, [pc, #596]	; (80044c8 <UART_SetConfig+0x300>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d131      	bne.n	80042dc <UART_SetConfig+0x114>
 8004278:	4b94      	ldr	r3, [pc, #592]	; (80044cc <UART_SetConfig+0x304>)
 800427a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800427c:	2203      	movs	r2, #3
 800427e:	4013      	ands	r3, r2
 8004280:	2b03      	cmp	r3, #3
 8004282:	d01d      	beq.n	80042c0 <UART_SetConfig+0xf8>
 8004284:	d823      	bhi.n	80042ce <UART_SetConfig+0x106>
 8004286:	2b02      	cmp	r3, #2
 8004288:	d00c      	beq.n	80042a4 <UART_SetConfig+0xdc>
 800428a:	d820      	bhi.n	80042ce <UART_SetConfig+0x106>
 800428c:	2b00      	cmp	r3, #0
 800428e:	d002      	beq.n	8004296 <UART_SetConfig+0xce>
 8004290:	2b01      	cmp	r3, #1
 8004292:	d00e      	beq.n	80042b2 <UART_SetConfig+0xea>
 8004294:	e01b      	b.n	80042ce <UART_SetConfig+0x106>
 8004296:	231b      	movs	r3, #27
 8004298:	2220      	movs	r2, #32
 800429a:	189b      	adds	r3, r3, r2
 800429c:	19db      	adds	r3, r3, r7
 800429e:	2200      	movs	r2, #0
 80042a0:	701a      	strb	r2, [r3, #0]
 80042a2:	e0b4      	b.n	800440e <UART_SetConfig+0x246>
 80042a4:	231b      	movs	r3, #27
 80042a6:	2220      	movs	r2, #32
 80042a8:	189b      	adds	r3, r3, r2
 80042aa:	19db      	adds	r3, r3, r7
 80042ac:	2202      	movs	r2, #2
 80042ae:	701a      	strb	r2, [r3, #0]
 80042b0:	e0ad      	b.n	800440e <UART_SetConfig+0x246>
 80042b2:	231b      	movs	r3, #27
 80042b4:	2220      	movs	r2, #32
 80042b6:	189b      	adds	r3, r3, r2
 80042b8:	19db      	adds	r3, r3, r7
 80042ba:	2204      	movs	r2, #4
 80042bc:	701a      	strb	r2, [r3, #0]
 80042be:	e0a6      	b.n	800440e <UART_SetConfig+0x246>
 80042c0:	231b      	movs	r3, #27
 80042c2:	2220      	movs	r2, #32
 80042c4:	189b      	adds	r3, r3, r2
 80042c6:	19db      	adds	r3, r3, r7
 80042c8:	2208      	movs	r2, #8
 80042ca:	701a      	strb	r2, [r3, #0]
 80042cc:	e09f      	b.n	800440e <UART_SetConfig+0x246>
 80042ce:	231b      	movs	r3, #27
 80042d0:	2220      	movs	r2, #32
 80042d2:	189b      	adds	r3, r3, r2
 80042d4:	19db      	adds	r3, r3, r7
 80042d6:	2210      	movs	r2, #16
 80042d8:	701a      	strb	r2, [r3, #0]
 80042da:	e098      	b.n	800440e <UART_SetConfig+0x246>
 80042dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a7b      	ldr	r2, [pc, #492]	; (80044d0 <UART_SetConfig+0x308>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d131      	bne.n	800434a <UART_SetConfig+0x182>
 80042e6:	4b79      	ldr	r3, [pc, #484]	; (80044cc <UART_SetConfig+0x304>)
 80042e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ea:	220c      	movs	r2, #12
 80042ec:	4013      	ands	r3, r2
 80042ee:	2b0c      	cmp	r3, #12
 80042f0:	d01d      	beq.n	800432e <UART_SetConfig+0x166>
 80042f2:	d823      	bhi.n	800433c <UART_SetConfig+0x174>
 80042f4:	2b08      	cmp	r3, #8
 80042f6:	d00c      	beq.n	8004312 <UART_SetConfig+0x14a>
 80042f8:	d820      	bhi.n	800433c <UART_SetConfig+0x174>
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d002      	beq.n	8004304 <UART_SetConfig+0x13c>
 80042fe:	2b04      	cmp	r3, #4
 8004300:	d00e      	beq.n	8004320 <UART_SetConfig+0x158>
 8004302:	e01b      	b.n	800433c <UART_SetConfig+0x174>
 8004304:	231b      	movs	r3, #27
 8004306:	2220      	movs	r2, #32
 8004308:	189b      	adds	r3, r3, r2
 800430a:	19db      	adds	r3, r3, r7
 800430c:	2200      	movs	r2, #0
 800430e:	701a      	strb	r2, [r3, #0]
 8004310:	e07d      	b.n	800440e <UART_SetConfig+0x246>
 8004312:	231b      	movs	r3, #27
 8004314:	2220      	movs	r2, #32
 8004316:	189b      	adds	r3, r3, r2
 8004318:	19db      	adds	r3, r3, r7
 800431a:	2202      	movs	r2, #2
 800431c:	701a      	strb	r2, [r3, #0]
 800431e:	e076      	b.n	800440e <UART_SetConfig+0x246>
 8004320:	231b      	movs	r3, #27
 8004322:	2220      	movs	r2, #32
 8004324:	189b      	adds	r3, r3, r2
 8004326:	19db      	adds	r3, r3, r7
 8004328:	2204      	movs	r2, #4
 800432a:	701a      	strb	r2, [r3, #0]
 800432c:	e06f      	b.n	800440e <UART_SetConfig+0x246>
 800432e:	231b      	movs	r3, #27
 8004330:	2220      	movs	r2, #32
 8004332:	189b      	adds	r3, r3, r2
 8004334:	19db      	adds	r3, r3, r7
 8004336:	2208      	movs	r2, #8
 8004338:	701a      	strb	r2, [r3, #0]
 800433a:	e068      	b.n	800440e <UART_SetConfig+0x246>
 800433c:	231b      	movs	r3, #27
 800433e:	2220      	movs	r2, #32
 8004340:	189b      	adds	r3, r3, r2
 8004342:	19db      	adds	r3, r3, r7
 8004344:	2210      	movs	r2, #16
 8004346:	701a      	strb	r2, [r3, #0]
 8004348:	e061      	b.n	800440e <UART_SetConfig+0x246>
 800434a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a61      	ldr	r2, [pc, #388]	; (80044d4 <UART_SetConfig+0x30c>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d106      	bne.n	8004362 <UART_SetConfig+0x19a>
 8004354:	231b      	movs	r3, #27
 8004356:	2220      	movs	r2, #32
 8004358:	189b      	adds	r3, r3, r2
 800435a:	19db      	adds	r3, r3, r7
 800435c:	2200      	movs	r2, #0
 800435e:	701a      	strb	r2, [r3, #0]
 8004360:	e055      	b.n	800440e <UART_SetConfig+0x246>
 8004362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a5c      	ldr	r2, [pc, #368]	; (80044d8 <UART_SetConfig+0x310>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d106      	bne.n	800437a <UART_SetConfig+0x1b2>
 800436c:	231b      	movs	r3, #27
 800436e:	2220      	movs	r2, #32
 8004370:	189b      	adds	r3, r3, r2
 8004372:	19db      	adds	r3, r3, r7
 8004374:	2200      	movs	r2, #0
 8004376:	701a      	strb	r2, [r3, #0]
 8004378:	e049      	b.n	800440e <UART_SetConfig+0x246>
 800437a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a50      	ldr	r2, [pc, #320]	; (80044c0 <UART_SetConfig+0x2f8>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d13e      	bne.n	8004402 <UART_SetConfig+0x23a>
 8004384:	4b51      	ldr	r3, [pc, #324]	; (80044cc <UART_SetConfig+0x304>)
 8004386:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004388:	23c0      	movs	r3, #192	; 0xc0
 800438a:	011b      	lsls	r3, r3, #4
 800438c:	4013      	ands	r3, r2
 800438e:	22c0      	movs	r2, #192	; 0xc0
 8004390:	0112      	lsls	r2, r2, #4
 8004392:	4293      	cmp	r3, r2
 8004394:	d027      	beq.n	80043e6 <UART_SetConfig+0x21e>
 8004396:	22c0      	movs	r2, #192	; 0xc0
 8004398:	0112      	lsls	r2, r2, #4
 800439a:	4293      	cmp	r3, r2
 800439c:	d82a      	bhi.n	80043f4 <UART_SetConfig+0x22c>
 800439e:	2280      	movs	r2, #128	; 0x80
 80043a0:	0112      	lsls	r2, r2, #4
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d011      	beq.n	80043ca <UART_SetConfig+0x202>
 80043a6:	2280      	movs	r2, #128	; 0x80
 80043a8:	0112      	lsls	r2, r2, #4
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d822      	bhi.n	80043f4 <UART_SetConfig+0x22c>
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d004      	beq.n	80043bc <UART_SetConfig+0x1f4>
 80043b2:	2280      	movs	r2, #128	; 0x80
 80043b4:	00d2      	lsls	r2, r2, #3
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d00e      	beq.n	80043d8 <UART_SetConfig+0x210>
 80043ba:	e01b      	b.n	80043f4 <UART_SetConfig+0x22c>
 80043bc:	231b      	movs	r3, #27
 80043be:	2220      	movs	r2, #32
 80043c0:	189b      	adds	r3, r3, r2
 80043c2:	19db      	adds	r3, r3, r7
 80043c4:	2200      	movs	r2, #0
 80043c6:	701a      	strb	r2, [r3, #0]
 80043c8:	e021      	b.n	800440e <UART_SetConfig+0x246>
 80043ca:	231b      	movs	r3, #27
 80043cc:	2220      	movs	r2, #32
 80043ce:	189b      	adds	r3, r3, r2
 80043d0:	19db      	adds	r3, r3, r7
 80043d2:	2202      	movs	r2, #2
 80043d4:	701a      	strb	r2, [r3, #0]
 80043d6:	e01a      	b.n	800440e <UART_SetConfig+0x246>
 80043d8:	231b      	movs	r3, #27
 80043da:	2220      	movs	r2, #32
 80043dc:	189b      	adds	r3, r3, r2
 80043de:	19db      	adds	r3, r3, r7
 80043e0:	2204      	movs	r2, #4
 80043e2:	701a      	strb	r2, [r3, #0]
 80043e4:	e013      	b.n	800440e <UART_SetConfig+0x246>
 80043e6:	231b      	movs	r3, #27
 80043e8:	2220      	movs	r2, #32
 80043ea:	189b      	adds	r3, r3, r2
 80043ec:	19db      	adds	r3, r3, r7
 80043ee:	2208      	movs	r2, #8
 80043f0:	701a      	strb	r2, [r3, #0]
 80043f2:	e00c      	b.n	800440e <UART_SetConfig+0x246>
 80043f4:	231b      	movs	r3, #27
 80043f6:	2220      	movs	r2, #32
 80043f8:	189b      	adds	r3, r3, r2
 80043fa:	19db      	adds	r3, r3, r7
 80043fc:	2210      	movs	r2, #16
 80043fe:	701a      	strb	r2, [r3, #0]
 8004400:	e005      	b.n	800440e <UART_SetConfig+0x246>
 8004402:	231b      	movs	r3, #27
 8004404:	2220      	movs	r2, #32
 8004406:	189b      	adds	r3, r3, r2
 8004408:	19db      	adds	r3, r3, r7
 800440a:	2210      	movs	r2, #16
 800440c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800440e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a2b      	ldr	r2, [pc, #172]	; (80044c0 <UART_SetConfig+0x2f8>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d000      	beq.n	800441a <UART_SetConfig+0x252>
 8004418:	e0a9      	b.n	800456e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800441a:	231b      	movs	r3, #27
 800441c:	2220      	movs	r2, #32
 800441e:	189b      	adds	r3, r3, r2
 8004420:	19db      	adds	r3, r3, r7
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	2b08      	cmp	r3, #8
 8004426:	d015      	beq.n	8004454 <UART_SetConfig+0x28c>
 8004428:	dc18      	bgt.n	800445c <UART_SetConfig+0x294>
 800442a:	2b04      	cmp	r3, #4
 800442c:	d00d      	beq.n	800444a <UART_SetConfig+0x282>
 800442e:	dc15      	bgt.n	800445c <UART_SetConfig+0x294>
 8004430:	2b00      	cmp	r3, #0
 8004432:	d002      	beq.n	800443a <UART_SetConfig+0x272>
 8004434:	2b02      	cmp	r3, #2
 8004436:	d005      	beq.n	8004444 <UART_SetConfig+0x27c>
 8004438:	e010      	b.n	800445c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800443a:	f7fe f9d5 	bl	80027e8 <HAL_RCC_GetPCLK1Freq>
 800443e:	0003      	movs	r3, r0
 8004440:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004442:	e014      	b.n	800446e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004444:	4b25      	ldr	r3, [pc, #148]	; (80044dc <UART_SetConfig+0x314>)
 8004446:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004448:	e011      	b.n	800446e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800444a:	f7fe f941 	bl	80026d0 <HAL_RCC_GetSysClockFreq>
 800444e:	0003      	movs	r3, r0
 8004450:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004452:	e00c      	b.n	800446e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004454:	2380      	movs	r3, #128	; 0x80
 8004456:	021b      	lsls	r3, r3, #8
 8004458:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800445a:	e008      	b.n	800446e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 800445c:	2300      	movs	r3, #0
 800445e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004460:	231a      	movs	r3, #26
 8004462:	2220      	movs	r2, #32
 8004464:	189b      	adds	r3, r3, r2
 8004466:	19db      	adds	r3, r3, r7
 8004468:	2201      	movs	r2, #1
 800446a:	701a      	strb	r2, [r3, #0]
        break;
 800446c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800446e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004470:	2b00      	cmp	r3, #0
 8004472:	d100      	bne.n	8004476 <UART_SetConfig+0x2ae>
 8004474:	e14b      	b.n	800470e <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004478:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800447a:	4b19      	ldr	r3, [pc, #100]	; (80044e0 <UART_SetConfig+0x318>)
 800447c:	0052      	lsls	r2, r2, #1
 800447e:	5ad3      	ldrh	r3, [r2, r3]
 8004480:	0019      	movs	r1, r3
 8004482:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004484:	f7fb fe40 	bl	8000108 <__udivsi3>
 8004488:	0003      	movs	r3, r0
 800448a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800448c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448e:	685a      	ldr	r2, [r3, #4]
 8004490:	0013      	movs	r3, r2
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	189b      	adds	r3, r3, r2
 8004496:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004498:	429a      	cmp	r2, r3
 800449a:	d305      	bcc.n	80044a8 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800449c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80044a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d91d      	bls.n	80044e4 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80044a8:	231a      	movs	r3, #26
 80044aa:	2220      	movs	r2, #32
 80044ac:	189b      	adds	r3, r3, r2
 80044ae:	19db      	adds	r3, r3, r7
 80044b0:	2201      	movs	r2, #1
 80044b2:	701a      	strb	r2, [r3, #0]
 80044b4:	e12b      	b.n	800470e <UART_SetConfig+0x546>
 80044b6:	46c0      	nop			; (mov r8, r8)
 80044b8:	cfff69f3 	.word	0xcfff69f3
 80044bc:	ffffcfff 	.word	0xffffcfff
 80044c0:	40008000 	.word	0x40008000
 80044c4:	11fff4ff 	.word	0x11fff4ff
 80044c8:	40013800 	.word	0x40013800
 80044cc:	40021000 	.word	0x40021000
 80044d0:	40004400 	.word	0x40004400
 80044d4:	40004800 	.word	0x40004800
 80044d8:	40004c00 	.word	0x40004c00
 80044dc:	00f42400 	.word	0x00f42400
 80044e0:	080076b8 	.word	0x080076b8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80044e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044e6:	61bb      	str	r3, [r7, #24]
 80044e8:	2300      	movs	r3, #0
 80044ea:	61fb      	str	r3, [r7, #28]
 80044ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044f0:	4b92      	ldr	r3, [pc, #584]	; (800473c <UART_SetConfig+0x574>)
 80044f2:	0052      	lsls	r2, r2, #1
 80044f4:	5ad3      	ldrh	r3, [r2, r3]
 80044f6:	613b      	str	r3, [r7, #16]
 80044f8:	2300      	movs	r3, #0
 80044fa:	617b      	str	r3, [r7, #20]
 80044fc:	693a      	ldr	r2, [r7, #16]
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	69b8      	ldr	r0, [r7, #24]
 8004502:	69f9      	ldr	r1, [r7, #28]
 8004504:	f7fb ff76 	bl	80003f4 <__aeabi_uldivmod>
 8004508:	0002      	movs	r2, r0
 800450a:	000b      	movs	r3, r1
 800450c:	0e11      	lsrs	r1, r2, #24
 800450e:	021d      	lsls	r5, r3, #8
 8004510:	430d      	orrs	r5, r1
 8004512:	0214      	lsls	r4, r2, #8
 8004514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	085b      	lsrs	r3, r3, #1
 800451a:	60bb      	str	r3, [r7, #8]
 800451c:	2300      	movs	r3, #0
 800451e:	60fb      	str	r3, [r7, #12]
 8004520:	68b8      	ldr	r0, [r7, #8]
 8004522:	68f9      	ldr	r1, [r7, #12]
 8004524:	1900      	adds	r0, r0, r4
 8004526:	4169      	adcs	r1, r5
 8004528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	603b      	str	r3, [r7, #0]
 800452e:	2300      	movs	r3, #0
 8004530:	607b      	str	r3, [r7, #4]
 8004532:	683a      	ldr	r2, [r7, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f7fb ff5d 	bl	80003f4 <__aeabi_uldivmod>
 800453a:	0002      	movs	r2, r0
 800453c:	000b      	movs	r3, r1
 800453e:	0013      	movs	r3, r2
 8004540:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004542:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004544:	23c0      	movs	r3, #192	; 0xc0
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	429a      	cmp	r2, r3
 800454a:	d309      	bcc.n	8004560 <UART_SetConfig+0x398>
 800454c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800454e:	2380      	movs	r3, #128	; 0x80
 8004550:	035b      	lsls	r3, r3, #13
 8004552:	429a      	cmp	r2, r3
 8004554:	d204      	bcs.n	8004560 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8004556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800455c:	60da      	str	r2, [r3, #12]
 800455e:	e0d6      	b.n	800470e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8004560:	231a      	movs	r3, #26
 8004562:	2220      	movs	r2, #32
 8004564:	189b      	adds	r3, r3, r2
 8004566:	19db      	adds	r3, r3, r7
 8004568:	2201      	movs	r2, #1
 800456a:	701a      	strb	r2, [r3, #0]
 800456c:	e0cf      	b.n	800470e <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800456e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004570:	69da      	ldr	r2, [r3, #28]
 8004572:	2380      	movs	r3, #128	; 0x80
 8004574:	021b      	lsls	r3, r3, #8
 8004576:	429a      	cmp	r2, r3
 8004578:	d000      	beq.n	800457c <UART_SetConfig+0x3b4>
 800457a:	e070      	b.n	800465e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 800457c:	231b      	movs	r3, #27
 800457e:	2220      	movs	r2, #32
 8004580:	189b      	adds	r3, r3, r2
 8004582:	19db      	adds	r3, r3, r7
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	2b08      	cmp	r3, #8
 8004588:	d015      	beq.n	80045b6 <UART_SetConfig+0x3ee>
 800458a:	dc18      	bgt.n	80045be <UART_SetConfig+0x3f6>
 800458c:	2b04      	cmp	r3, #4
 800458e:	d00d      	beq.n	80045ac <UART_SetConfig+0x3e4>
 8004590:	dc15      	bgt.n	80045be <UART_SetConfig+0x3f6>
 8004592:	2b00      	cmp	r3, #0
 8004594:	d002      	beq.n	800459c <UART_SetConfig+0x3d4>
 8004596:	2b02      	cmp	r3, #2
 8004598:	d005      	beq.n	80045a6 <UART_SetConfig+0x3de>
 800459a:	e010      	b.n	80045be <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800459c:	f7fe f924 	bl	80027e8 <HAL_RCC_GetPCLK1Freq>
 80045a0:	0003      	movs	r3, r0
 80045a2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80045a4:	e014      	b.n	80045d0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045a6:	4b66      	ldr	r3, [pc, #408]	; (8004740 <UART_SetConfig+0x578>)
 80045a8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80045aa:	e011      	b.n	80045d0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045ac:	f7fe f890 	bl	80026d0 <HAL_RCC_GetSysClockFreq>
 80045b0:	0003      	movs	r3, r0
 80045b2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80045b4:	e00c      	b.n	80045d0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045b6:	2380      	movs	r3, #128	; 0x80
 80045b8:	021b      	lsls	r3, r3, #8
 80045ba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80045bc:	e008      	b.n	80045d0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80045be:	2300      	movs	r3, #0
 80045c0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80045c2:	231a      	movs	r3, #26
 80045c4:	2220      	movs	r2, #32
 80045c6:	189b      	adds	r3, r3, r2
 80045c8:	19db      	adds	r3, r3, r7
 80045ca:	2201      	movs	r2, #1
 80045cc:	701a      	strb	r2, [r3, #0]
        break;
 80045ce:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80045d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d100      	bne.n	80045d8 <UART_SetConfig+0x410>
 80045d6:	e09a      	b.n	800470e <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045dc:	4b57      	ldr	r3, [pc, #348]	; (800473c <UART_SetConfig+0x574>)
 80045de:	0052      	lsls	r2, r2, #1
 80045e0:	5ad3      	ldrh	r3, [r2, r3]
 80045e2:	0019      	movs	r1, r3
 80045e4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80045e6:	f7fb fd8f 	bl	8000108 <__udivsi3>
 80045ea:	0003      	movs	r3, r0
 80045ec:	005a      	lsls	r2, r3, #1
 80045ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	085b      	lsrs	r3, r3, #1
 80045f4:	18d2      	adds	r2, r2, r3
 80045f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	0019      	movs	r1, r3
 80045fc:	0010      	movs	r0, r2
 80045fe:	f7fb fd83 	bl	8000108 <__udivsi3>
 8004602:	0003      	movs	r3, r0
 8004604:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004608:	2b0f      	cmp	r3, #15
 800460a:	d921      	bls.n	8004650 <UART_SetConfig+0x488>
 800460c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800460e:	2380      	movs	r3, #128	; 0x80
 8004610:	025b      	lsls	r3, r3, #9
 8004612:	429a      	cmp	r2, r3
 8004614:	d21c      	bcs.n	8004650 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004618:	b29a      	uxth	r2, r3
 800461a:	200e      	movs	r0, #14
 800461c:	2420      	movs	r4, #32
 800461e:	1903      	adds	r3, r0, r4
 8004620:	19db      	adds	r3, r3, r7
 8004622:	210f      	movs	r1, #15
 8004624:	438a      	bics	r2, r1
 8004626:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800462a:	085b      	lsrs	r3, r3, #1
 800462c:	b29b      	uxth	r3, r3
 800462e:	2207      	movs	r2, #7
 8004630:	4013      	ands	r3, r2
 8004632:	b299      	uxth	r1, r3
 8004634:	1903      	adds	r3, r0, r4
 8004636:	19db      	adds	r3, r3, r7
 8004638:	1902      	adds	r2, r0, r4
 800463a:	19d2      	adds	r2, r2, r7
 800463c:	8812      	ldrh	r2, [r2, #0]
 800463e:	430a      	orrs	r2, r1
 8004640:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	1902      	adds	r2, r0, r4
 8004648:	19d2      	adds	r2, r2, r7
 800464a:	8812      	ldrh	r2, [r2, #0]
 800464c:	60da      	str	r2, [r3, #12]
 800464e:	e05e      	b.n	800470e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004650:	231a      	movs	r3, #26
 8004652:	2220      	movs	r2, #32
 8004654:	189b      	adds	r3, r3, r2
 8004656:	19db      	adds	r3, r3, r7
 8004658:	2201      	movs	r2, #1
 800465a:	701a      	strb	r2, [r3, #0]
 800465c:	e057      	b.n	800470e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800465e:	231b      	movs	r3, #27
 8004660:	2220      	movs	r2, #32
 8004662:	189b      	adds	r3, r3, r2
 8004664:	19db      	adds	r3, r3, r7
 8004666:	781b      	ldrb	r3, [r3, #0]
 8004668:	2b08      	cmp	r3, #8
 800466a:	d015      	beq.n	8004698 <UART_SetConfig+0x4d0>
 800466c:	dc18      	bgt.n	80046a0 <UART_SetConfig+0x4d8>
 800466e:	2b04      	cmp	r3, #4
 8004670:	d00d      	beq.n	800468e <UART_SetConfig+0x4c6>
 8004672:	dc15      	bgt.n	80046a0 <UART_SetConfig+0x4d8>
 8004674:	2b00      	cmp	r3, #0
 8004676:	d002      	beq.n	800467e <UART_SetConfig+0x4b6>
 8004678:	2b02      	cmp	r3, #2
 800467a:	d005      	beq.n	8004688 <UART_SetConfig+0x4c0>
 800467c:	e010      	b.n	80046a0 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800467e:	f7fe f8b3 	bl	80027e8 <HAL_RCC_GetPCLK1Freq>
 8004682:	0003      	movs	r3, r0
 8004684:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004686:	e014      	b.n	80046b2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004688:	4b2d      	ldr	r3, [pc, #180]	; (8004740 <UART_SetConfig+0x578>)
 800468a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800468c:	e011      	b.n	80046b2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800468e:	f7fe f81f 	bl	80026d0 <HAL_RCC_GetSysClockFreq>
 8004692:	0003      	movs	r3, r0
 8004694:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004696:	e00c      	b.n	80046b2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004698:	2380      	movs	r3, #128	; 0x80
 800469a:	021b      	lsls	r3, r3, #8
 800469c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800469e:	e008      	b.n	80046b2 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80046a0:	2300      	movs	r3, #0
 80046a2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80046a4:	231a      	movs	r3, #26
 80046a6:	2220      	movs	r2, #32
 80046a8:	189b      	adds	r3, r3, r2
 80046aa:	19db      	adds	r3, r3, r7
 80046ac:	2201      	movs	r2, #1
 80046ae:	701a      	strb	r2, [r3, #0]
        break;
 80046b0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80046b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d02a      	beq.n	800470e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046bc:	4b1f      	ldr	r3, [pc, #124]	; (800473c <UART_SetConfig+0x574>)
 80046be:	0052      	lsls	r2, r2, #1
 80046c0:	5ad3      	ldrh	r3, [r2, r3]
 80046c2:	0019      	movs	r1, r3
 80046c4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80046c6:	f7fb fd1f 	bl	8000108 <__udivsi3>
 80046ca:	0003      	movs	r3, r0
 80046cc:	001a      	movs	r2, r3
 80046ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	085b      	lsrs	r3, r3, #1
 80046d4:	18d2      	adds	r2, r2, r3
 80046d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	0019      	movs	r1, r3
 80046dc:	0010      	movs	r0, r2
 80046de:	f7fb fd13 	bl	8000108 <__udivsi3>
 80046e2:	0003      	movs	r3, r0
 80046e4:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e8:	2b0f      	cmp	r3, #15
 80046ea:	d90a      	bls.n	8004702 <UART_SetConfig+0x53a>
 80046ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046ee:	2380      	movs	r3, #128	; 0x80
 80046f0:	025b      	lsls	r3, r3, #9
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d205      	bcs.n	8004702 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80046f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f8:	b29a      	uxth	r2, r3
 80046fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	60da      	str	r2, [r3, #12]
 8004700:	e005      	b.n	800470e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004702:	231a      	movs	r3, #26
 8004704:	2220      	movs	r2, #32
 8004706:	189b      	adds	r3, r3, r2
 8004708:	19db      	adds	r3, r3, r7
 800470a:	2201      	movs	r2, #1
 800470c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800470e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004710:	226a      	movs	r2, #106	; 0x6a
 8004712:	2101      	movs	r1, #1
 8004714:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004718:	2268      	movs	r2, #104	; 0x68
 800471a:	2101      	movs	r1, #1
 800471c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800471e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004720:	2200      	movs	r2, #0
 8004722:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004726:	2200      	movs	r2, #0
 8004728:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800472a:	231a      	movs	r3, #26
 800472c:	2220      	movs	r2, #32
 800472e:	189b      	adds	r3, r3, r2
 8004730:	19db      	adds	r3, r3, r7
 8004732:	781b      	ldrb	r3, [r3, #0]
}
 8004734:	0018      	movs	r0, r3
 8004736:	46bd      	mov	sp, r7
 8004738:	b010      	add	sp, #64	; 0x40
 800473a:	bdb0      	pop	{r4, r5, r7, pc}
 800473c:	080076b8 	.word	0x080076b8
 8004740:	00f42400 	.word	0x00f42400

08004744 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004750:	2208      	movs	r2, #8
 8004752:	4013      	ands	r3, r2
 8004754:	d00b      	beq.n	800476e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	4a4a      	ldr	r2, [pc, #296]	; (8004888 <UART_AdvFeatureConfig+0x144>)
 800475e:	4013      	ands	r3, r2
 8004760:	0019      	movs	r1, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	430a      	orrs	r2, r1
 800476c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004772:	2201      	movs	r2, #1
 8004774:	4013      	ands	r3, r2
 8004776:	d00b      	beq.n	8004790 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	4a43      	ldr	r2, [pc, #268]	; (800488c <UART_AdvFeatureConfig+0x148>)
 8004780:	4013      	ands	r3, r2
 8004782:	0019      	movs	r1, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	430a      	orrs	r2, r1
 800478e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004794:	2202      	movs	r2, #2
 8004796:	4013      	ands	r3, r2
 8004798:	d00b      	beq.n	80047b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	4a3b      	ldr	r2, [pc, #236]	; (8004890 <UART_AdvFeatureConfig+0x14c>)
 80047a2:	4013      	ands	r3, r2
 80047a4:	0019      	movs	r1, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	430a      	orrs	r2, r1
 80047b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b6:	2204      	movs	r2, #4
 80047b8:	4013      	ands	r3, r2
 80047ba:	d00b      	beq.n	80047d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	4a34      	ldr	r2, [pc, #208]	; (8004894 <UART_AdvFeatureConfig+0x150>)
 80047c4:	4013      	ands	r3, r2
 80047c6:	0019      	movs	r1, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	430a      	orrs	r2, r1
 80047d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047d8:	2210      	movs	r2, #16
 80047da:	4013      	ands	r3, r2
 80047dc:	d00b      	beq.n	80047f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	4a2c      	ldr	r2, [pc, #176]	; (8004898 <UART_AdvFeatureConfig+0x154>)
 80047e6:	4013      	ands	r3, r2
 80047e8:	0019      	movs	r1, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	430a      	orrs	r2, r1
 80047f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047fa:	2220      	movs	r2, #32
 80047fc:	4013      	ands	r3, r2
 80047fe:	d00b      	beq.n	8004818 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	4a25      	ldr	r2, [pc, #148]	; (800489c <UART_AdvFeatureConfig+0x158>)
 8004808:	4013      	ands	r3, r2
 800480a:	0019      	movs	r1, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	430a      	orrs	r2, r1
 8004816:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800481c:	2240      	movs	r2, #64	; 0x40
 800481e:	4013      	ands	r3, r2
 8004820:	d01d      	beq.n	800485e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	4a1d      	ldr	r2, [pc, #116]	; (80048a0 <UART_AdvFeatureConfig+0x15c>)
 800482a:	4013      	ands	r3, r2
 800482c:	0019      	movs	r1, r3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	430a      	orrs	r2, r1
 8004838:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800483e:	2380      	movs	r3, #128	; 0x80
 8004840:	035b      	lsls	r3, r3, #13
 8004842:	429a      	cmp	r2, r3
 8004844:	d10b      	bne.n	800485e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	4a15      	ldr	r2, [pc, #84]	; (80048a4 <UART_AdvFeatureConfig+0x160>)
 800484e:	4013      	ands	r3, r2
 8004850:	0019      	movs	r1, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	430a      	orrs	r2, r1
 800485c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004862:	2280      	movs	r2, #128	; 0x80
 8004864:	4013      	ands	r3, r2
 8004866:	d00b      	beq.n	8004880 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	4a0e      	ldr	r2, [pc, #56]	; (80048a8 <UART_AdvFeatureConfig+0x164>)
 8004870:	4013      	ands	r3, r2
 8004872:	0019      	movs	r1, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	430a      	orrs	r2, r1
 800487e:	605a      	str	r2, [r3, #4]
  }
}
 8004880:	46c0      	nop			; (mov r8, r8)
 8004882:	46bd      	mov	sp, r7
 8004884:	b002      	add	sp, #8
 8004886:	bd80      	pop	{r7, pc}
 8004888:	ffff7fff 	.word	0xffff7fff
 800488c:	fffdffff 	.word	0xfffdffff
 8004890:	fffeffff 	.word	0xfffeffff
 8004894:	fffbffff 	.word	0xfffbffff
 8004898:	ffffefff 	.word	0xffffefff
 800489c:	ffffdfff 	.word	0xffffdfff
 80048a0:	ffefffff 	.word	0xffefffff
 80048a4:	ff9fffff 	.word	0xff9fffff
 80048a8:	fff7ffff 	.word	0xfff7ffff

080048ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b092      	sub	sp, #72	; 0x48
 80048b0:	af02      	add	r7, sp, #8
 80048b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2290      	movs	r2, #144	; 0x90
 80048b8:	2100      	movs	r1, #0
 80048ba:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80048bc:	f7fc fc7e 	bl	80011bc <HAL_GetTick>
 80048c0:	0003      	movs	r3, r0
 80048c2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	2208      	movs	r2, #8
 80048cc:	4013      	ands	r3, r2
 80048ce:	2b08      	cmp	r3, #8
 80048d0:	d12d      	bne.n	800492e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048d4:	2280      	movs	r2, #128	; 0x80
 80048d6:	0391      	lsls	r1, r2, #14
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	4a47      	ldr	r2, [pc, #284]	; (80049f8 <UART_CheckIdleState+0x14c>)
 80048dc:	9200      	str	r2, [sp, #0]
 80048de:	2200      	movs	r2, #0
 80048e0:	f000 f88e 	bl	8004a00 <UART_WaitOnFlagUntilTimeout>
 80048e4:	1e03      	subs	r3, r0, #0
 80048e6:	d022      	beq.n	800492e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048e8:	f3ef 8310 	mrs	r3, PRIMASK
 80048ec:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80048ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80048f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80048f2:	2301      	movs	r3, #1
 80048f4:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f8:	f383 8810 	msr	PRIMASK, r3
}
 80048fc:	46c0      	nop			; (mov r8, r8)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2180      	movs	r1, #128	; 0x80
 800490a:	438a      	bics	r2, r1
 800490c:	601a      	str	r2, [r3, #0]
 800490e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004910:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004914:	f383 8810 	msr	PRIMASK, r3
}
 8004918:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2288      	movs	r2, #136	; 0x88
 800491e:	2120      	movs	r1, #32
 8004920:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2284      	movs	r2, #132	; 0x84
 8004926:	2100      	movs	r1, #0
 8004928:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e060      	b.n	80049f0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2204      	movs	r2, #4
 8004936:	4013      	ands	r3, r2
 8004938:	2b04      	cmp	r3, #4
 800493a:	d146      	bne.n	80049ca <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800493c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800493e:	2280      	movs	r2, #128	; 0x80
 8004940:	03d1      	lsls	r1, r2, #15
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	4a2c      	ldr	r2, [pc, #176]	; (80049f8 <UART_CheckIdleState+0x14c>)
 8004946:	9200      	str	r2, [sp, #0]
 8004948:	2200      	movs	r2, #0
 800494a:	f000 f859 	bl	8004a00 <UART_WaitOnFlagUntilTimeout>
 800494e:	1e03      	subs	r3, r0, #0
 8004950:	d03b      	beq.n	80049ca <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004952:	f3ef 8310 	mrs	r3, PRIMASK
 8004956:	60fb      	str	r3, [r7, #12]
  return(result);
 8004958:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800495a:	637b      	str	r3, [r7, #52]	; 0x34
 800495c:	2301      	movs	r3, #1
 800495e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	f383 8810 	msr	PRIMASK, r3
}
 8004966:	46c0      	nop			; (mov r8, r8)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4922      	ldr	r1, [pc, #136]	; (80049fc <UART_CheckIdleState+0x150>)
 8004974:	400a      	ands	r2, r1
 8004976:	601a      	str	r2, [r3, #0]
 8004978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800497a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	f383 8810 	msr	PRIMASK, r3
}
 8004982:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004984:	f3ef 8310 	mrs	r3, PRIMASK
 8004988:	61bb      	str	r3, [r7, #24]
  return(result);
 800498a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800498c:	633b      	str	r3, [r7, #48]	; 0x30
 800498e:	2301      	movs	r3, #1
 8004990:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	f383 8810 	msr	PRIMASK, r3
}
 8004998:	46c0      	nop			; (mov r8, r8)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	689a      	ldr	r2, [r3, #8]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2101      	movs	r1, #1
 80049a6:	438a      	bics	r2, r1
 80049a8:	609a      	str	r2, [r3, #8]
 80049aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ac:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049ae:	6a3b      	ldr	r3, [r7, #32]
 80049b0:	f383 8810 	msr	PRIMASK, r3
}
 80049b4:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	228c      	movs	r2, #140	; 0x8c
 80049ba:	2120      	movs	r1, #32
 80049bc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2284      	movs	r2, #132	; 0x84
 80049c2:	2100      	movs	r1, #0
 80049c4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e012      	b.n	80049f0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2288      	movs	r2, #136	; 0x88
 80049ce:	2120      	movs	r1, #32
 80049d0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	228c      	movs	r2, #140	; 0x8c
 80049d6:	2120      	movs	r1, #32
 80049d8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2284      	movs	r2, #132	; 0x84
 80049ea:	2100      	movs	r1, #0
 80049ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	0018      	movs	r0, r3
 80049f2:	46bd      	mov	sp, r7
 80049f4:	b010      	add	sp, #64	; 0x40
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	01ffffff 	.word	0x01ffffff
 80049fc:	fffffedf 	.word	0xfffffedf

08004a00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	603b      	str	r3, [r7, #0]
 8004a0c:	1dfb      	adds	r3, r7, #7
 8004a0e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a10:	e051      	b.n	8004ab6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	3301      	adds	r3, #1
 8004a16:	d04e      	beq.n	8004ab6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a18:	f7fc fbd0 	bl	80011bc <HAL_GetTick>
 8004a1c:	0002      	movs	r2, r0
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	69ba      	ldr	r2, [r7, #24]
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d302      	bcc.n	8004a2e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e051      	b.n	8004ad6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	2204      	movs	r2, #4
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	d03b      	beq.n	8004ab6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	2b80      	cmp	r3, #128	; 0x80
 8004a42:	d038      	beq.n	8004ab6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	2b40      	cmp	r3, #64	; 0x40
 8004a48:	d035      	beq.n	8004ab6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	69db      	ldr	r3, [r3, #28]
 8004a50:	2208      	movs	r2, #8
 8004a52:	4013      	ands	r3, r2
 8004a54:	2b08      	cmp	r3, #8
 8004a56:	d111      	bne.n	8004a7c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2208      	movs	r2, #8
 8004a5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	0018      	movs	r0, r3
 8004a64:	f000 f83c 	bl	8004ae0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2290      	movs	r2, #144	; 0x90
 8004a6c:	2108      	movs	r1, #8
 8004a6e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2284      	movs	r2, #132	; 0x84
 8004a74:	2100      	movs	r1, #0
 8004a76:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e02c      	b.n	8004ad6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	69da      	ldr	r2, [r3, #28]
 8004a82:	2380      	movs	r3, #128	; 0x80
 8004a84:	011b      	lsls	r3, r3, #4
 8004a86:	401a      	ands	r2, r3
 8004a88:	2380      	movs	r3, #128	; 0x80
 8004a8a:	011b      	lsls	r3, r3, #4
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d112      	bne.n	8004ab6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2280      	movs	r2, #128	; 0x80
 8004a96:	0112      	lsls	r2, r2, #4
 8004a98:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	0018      	movs	r0, r3
 8004a9e:	f000 f81f 	bl	8004ae0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2290      	movs	r2, #144	; 0x90
 8004aa6:	2120      	movs	r1, #32
 8004aa8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2284      	movs	r2, #132	; 0x84
 8004aae:	2100      	movs	r1, #0
 8004ab0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e00f      	b.n	8004ad6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	69db      	ldr	r3, [r3, #28]
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	4013      	ands	r3, r2
 8004ac0:	68ba      	ldr	r2, [r7, #8]
 8004ac2:	1ad3      	subs	r3, r2, r3
 8004ac4:	425a      	negs	r2, r3
 8004ac6:	4153      	adcs	r3, r2
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	001a      	movs	r2, r3
 8004acc:	1dfb      	adds	r3, r7, #7
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d09e      	beq.n	8004a12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	0018      	movs	r0, r3
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	b004      	add	sp, #16
 8004adc:	bd80      	pop	{r7, pc}
	...

08004ae0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b08e      	sub	sp, #56	; 0x38
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ae8:	f3ef 8310 	mrs	r3, PRIMASK
 8004aec:	617b      	str	r3, [r7, #20]
  return(result);
 8004aee:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004af0:	637b      	str	r3, [r7, #52]	; 0x34
 8004af2:	2301      	movs	r3, #1
 8004af4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004af6:	69bb      	ldr	r3, [r7, #24]
 8004af8:	f383 8810 	msr	PRIMASK, r3
}
 8004afc:	46c0      	nop			; (mov r8, r8)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4926      	ldr	r1, [pc, #152]	; (8004ba4 <UART_EndRxTransfer+0xc4>)
 8004b0a:	400a      	ands	r2, r1
 8004b0c:	601a      	str	r2, [r3, #0]
 8004b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b10:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	f383 8810 	msr	PRIMASK, r3
}
 8004b18:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b1a:	f3ef 8310 	mrs	r3, PRIMASK
 8004b1e:	623b      	str	r3, [r7, #32]
  return(result);
 8004b20:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004b22:	633b      	str	r3, [r7, #48]	; 0x30
 8004b24:	2301      	movs	r3, #1
 8004b26:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2a:	f383 8810 	msr	PRIMASK, r3
}
 8004b2e:	46c0      	nop			; (mov r8, r8)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689a      	ldr	r2, [r3, #8]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	491b      	ldr	r1, [pc, #108]	; (8004ba8 <UART_EndRxTransfer+0xc8>)
 8004b3c:	400a      	ands	r2, r1
 8004b3e:	609a      	str	r2, [r3, #8]
 8004b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b42:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b46:	f383 8810 	msr	PRIMASK, r3
}
 8004b4a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d118      	bne.n	8004b86 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b54:	f3ef 8310 	mrs	r3, PRIMASK
 8004b58:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b5a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b5e:	2301      	movs	r3, #1
 8004b60:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f383 8810 	msr	PRIMASK, r3
}
 8004b68:	46c0      	nop			; (mov r8, r8)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2110      	movs	r1, #16
 8004b76:	438a      	bics	r2, r1
 8004b78:	601a      	str	r2, [r3, #0]
 8004b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b7c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	f383 8810 	msr	PRIMASK, r3
}
 8004b84:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	228c      	movs	r2, #140	; 0x8c
 8004b8a:	2120      	movs	r1, #32
 8004b8c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004b9a:	46c0      	nop			; (mov r8, r8)
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	b00e      	add	sp, #56	; 0x38
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	46c0      	nop			; (mov r8, r8)
 8004ba4:	fffffedf 	.word	0xfffffedf
 8004ba8:	effffffe 	.word	0xeffffffe

08004bac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2284      	movs	r2, #132	; 0x84
 8004bb8:	5c9b      	ldrb	r3, [r3, r2]
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d101      	bne.n	8004bc2 <HAL_UARTEx_DisableFifoMode+0x16>
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	e027      	b.n	8004c12 <HAL_UARTEx_DisableFifoMode+0x66>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2284      	movs	r2, #132	; 0x84
 8004bc6:	2101      	movs	r1, #1
 8004bc8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2288      	movs	r2, #136	; 0x88
 8004bce:	2124      	movs	r1, #36	; 0x24
 8004bd0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2101      	movs	r1, #1
 8004be6:	438a      	bics	r2, r1
 8004be8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	4a0b      	ldr	r2, [pc, #44]	; (8004c1c <HAL_UARTEx_DisableFifoMode+0x70>)
 8004bee:	4013      	ands	r3, r2
 8004bf0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68fa      	ldr	r2, [r7, #12]
 8004bfe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2288      	movs	r2, #136	; 0x88
 8004c04:	2120      	movs	r1, #32
 8004c06:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2284      	movs	r2, #132	; 0x84
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	0018      	movs	r0, r3
 8004c14:	46bd      	mov	sp, r7
 8004c16:	b004      	add	sp, #16
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	46c0      	nop			; (mov r8, r8)
 8004c1c:	dfffffff 	.word	0xdfffffff

08004c20 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2284      	movs	r2, #132	; 0x84
 8004c2e:	5c9b      	ldrb	r3, [r3, r2]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d101      	bne.n	8004c38 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004c34:	2302      	movs	r3, #2
 8004c36:	e02e      	b.n	8004c96 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2284      	movs	r2, #132	; 0x84
 8004c3c:	2101      	movs	r1, #1
 8004c3e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2288      	movs	r2, #136	; 0x88
 8004c44:	2124      	movs	r1, #36	; 0x24
 8004c46:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	2101      	movs	r1, #1
 8004c5c:	438a      	bics	r2, r1
 8004c5e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	00db      	lsls	r3, r3, #3
 8004c68:	08d9      	lsrs	r1, r3, #3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	683a      	ldr	r2, [r7, #0]
 8004c70:	430a      	orrs	r2, r1
 8004c72:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	0018      	movs	r0, r3
 8004c78:	f000 f854 	bl	8004d24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2288      	movs	r2, #136	; 0x88
 8004c88:	2120      	movs	r1, #32
 8004c8a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2284      	movs	r2, #132	; 0x84
 8004c90:	2100      	movs	r1, #0
 8004c92:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c94:	2300      	movs	r3, #0
}
 8004c96:	0018      	movs	r0, r3
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	b004      	add	sp, #16
 8004c9c:	bd80      	pop	{r7, pc}
	...

08004ca0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2284      	movs	r2, #132	; 0x84
 8004cae:	5c9b      	ldrb	r3, [r3, r2]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d101      	bne.n	8004cb8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004cb4:	2302      	movs	r3, #2
 8004cb6:	e02f      	b.n	8004d18 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2284      	movs	r2, #132	; 0x84
 8004cbc:	2101      	movs	r1, #1
 8004cbe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2288      	movs	r2, #136	; 0x88
 8004cc4:	2124      	movs	r1, #36	; 0x24
 8004cc6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2101      	movs	r1, #1
 8004cdc:	438a      	bics	r2, r1
 8004cde:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	4a0e      	ldr	r2, [pc, #56]	; (8004d20 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004ce8:	4013      	ands	r3, r2
 8004cea:	0019      	movs	r1, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	683a      	ldr	r2, [r7, #0]
 8004cf2:	430a      	orrs	r2, r1
 8004cf4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	0018      	movs	r0, r3
 8004cfa:	f000 f813 	bl	8004d24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2288      	movs	r2, #136	; 0x88
 8004d0a:	2120      	movs	r1, #32
 8004d0c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2284      	movs	r2, #132	; 0x84
 8004d12:	2100      	movs	r1, #0
 8004d14:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	0018      	movs	r0, r3
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	b004      	add	sp, #16
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	f1ffffff 	.word	0xf1ffffff

08004d24 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d108      	bne.n	8004d46 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	226a      	movs	r2, #106	; 0x6a
 8004d38:	2101      	movs	r1, #1
 8004d3a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2268      	movs	r2, #104	; 0x68
 8004d40:	2101      	movs	r1, #1
 8004d42:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004d44:	e043      	b.n	8004dce <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004d46:	260f      	movs	r6, #15
 8004d48:	19bb      	adds	r3, r7, r6
 8004d4a:	2208      	movs	r2, #8
 8004d4c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004d4e:	200e      	movs	r0, #14
 8004d50:	183b      	adds	r3, r7, r0
 8004d52:	2208      	movs	r2, #8
 8004d54:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	0e5b      	lsrs	r3, r3, #25
 8004d5e:	b2da      	uxtb	r2, r3
 8004d60:	240d      	movs	r4, #13
 8004d62:	193b      	adds	r3, r7, r4
 8004d64:	2107      	movs	r1, #7
 8004d66:	400a      	ands	r2, r1
 8004d68:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	0f5b      	lsrs	r3, r3, #29
 8004d72:	b2da      	uxtb	r2, r3
 8004d74:	250c      	movs	r5, #12
 8004d76:	197b      	adds	r3, r7, r5
 8004d78:	2107      	movs	r1, #7
 8004d7a:	400a      	ands	r2, r1
 8004d7c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004d7e:	183b      	adds	r3, r7, r0
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	197a      	adds	r2, r7, r5
 8004d84:	7812      	ldrb	r2, [r2, #0]
 8004d86:	4914      	ldr	r1, [pc, #80]	; (8004dd8 <UARTEx_SetNbDataToProcess+0xb4>)
 8004d88:	5c8a      	ldrb	r2, [r1, r2]
 8004d8a:	435a      	muls	r2, r3
 8004d8c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004d8e:	197b      	adds	r3, r7, r5
 8004d90:	781b      	ldrb	r3, [r3, #0]
 8004d92:	4a12      	ldr	r2, [pc, #72]	; (8004ddc <UARTEx_SetNbDataToProcess+0xb8>)
 8004d94:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004d96:	0019      	movs	r1, r3
 8004d98:	f7fb fa40 	bl	800021c <__divsi3>
 8004d9c:	0003      	movs	r3, r0
 8004d9e:	b299      	uxth	r1, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	226a      	movs	r2, #106	; 0x6a
 8004da4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004da6:	19bb      	adds	r3, r7, r6
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	193a      	adds	r2, r7, r4
 8004dac:	7812      	ldrb	r2, [r2, #0]
 8004dae:	490a      	ldr	r1, [pc, #40]	; (8004dd8 <UARTEx_SetNbDataToProcess+0xb4>)
 8004db0:	5c8a      	ldrb	r2, [r1, r2]
 8004db2:	435a      	muls	r2, r3
 8004db4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004db6:	193b      	adds	r3, r7, r4
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	4a08      	ldr	r2, [pc, #32]	; (8004ddc <UARTEx_SetNbDataToProcess+0xb8>)
 8004dbc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004dbe:	0019      	movs	r1, r3
 8004dc0:	f7fb fa2c 	bl	800021c <__divsi3>
 8004dc4:	0003      	movs	r3, r0
 8004dc6:	b299      	uxth	r1, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2268      	movs	r2, #104	; 0x68
 8004dcc:	5299      	strh	r1, [r3, r2]
}
 8004dce:	46c0      	nop			; (mov r8, r8)
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	b005      	add	sp, #20
 8004dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dd6:	46c0      	nop			; (mov r8, r8)
 8004dd8:	080076d0 	.word	0x080076d0
 8004ddc:	080076d8 	.word	0x080076d8

08004de0 <__NVIC_SetPriority>:
{
 8004de0:	b590      	push	{r4, r7, lr}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	0002      	movs	r2, r0
 8004de8:	6039      	str	r1, [r7, #0]
 8004dea:	1dfb      	adds	r3, r7, #7
 8004dec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004dee:	1dfb      	adds	r3, r7, #7
 8004df0:	781b      	ldrb	r3, [r3, #0]
 8004df2:	2b7f      	cmp	r3, #127	; 0x7f
 8004df4:	d828      	bhi.n	8004e48 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004df6:	4a2f      	ldr	r2, [pc, #188]	; (8004eb4 <__NVIC_SetPriority+0xd4>)
 8004df8:	1dfb      	adds	r3, r7, #7
 8004dfa:	781b      	ldrb	r3, [r3, #0]
 8004dfc:	b25b      	sxtb	r3, r3
 8004dfe:	089b      	lsrs	r3, r3, #2
 8004e00:	33c0      	adds	r3, #192	; 0xc0
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	589b      	ldr	r3, [r3, r2]
 8004e06:	1dfa      	adds	r2, r7, #7
 8004e08:	7812      	ldrb	r2, [r2, #0]
 8004e0a:	0011      	movs	r1, r2
 8004e0c:	2203      	movs	r2, #3
 8004e0e:	400a      	ands	r2, r1
 8004e10:	00d2      	lsls	r2, r2, #3
 8004e12:	21ff      	movs	r1, #255	; 0xff
 8004e14:	4091      	lsls	r1, r2
 8004e16:	000a      	movs	r2, r1
 8004e18:	43d2      	mvns	r2, r2
 8004e1a:	401a      	ands	r2, r3
 8004e1c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	019b      	lsls	r3, r3, #6
 8004e22:	22ff      	movs	r2, #255	; 0xff
 8004e24:	401a      	ands	r2, r3
 8004e26:	1dfb      	adds	r3, r7, #7
 8004e28:	781b      	ldrb	r3, [r3, #0]
 8004e2a:	0018      	movs	r0, r3
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	4003      	ands	r3, r0
 8004e30:	00db      	lsls	r3, r3, #3
 8004e32:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e34:	481f      	ldr	r0, [pc, #124]	; (8004eb4 <__NVIC_SetPriority+0xd4>)
 8004e36:	1dfb      	adds	r3, r7, #7
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	b25b      	sxtb	r3, r3
 8004e3c:	089b      	lsrs	r3, r3, #2
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	33c0      	adds	r3, #192	; 0xc0
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	501a      	str	r2, [r3, r0]
}
 8004e46:	e031      	b.n	8004eac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e48:	4a1b      	ldr	r2, [pc, #108]	; (8004eb8 <__NVIC_SetPriority+0xd8>)
 8004e4a:	1dfb      	adds	r3, r7, #7
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	0019      	movs	r1, r3
 8004e50:	230f      	movs	r3, #15
 8004e52:	400b      	ands	r3, r1
 8004e54:	3b08      	subs	r3, #8
 8004e56:	089b      	lsrs	r3, r3, #2
 8004e58:	3306      	adds	r3, #6
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	18d3      	adds	r3, r2, r3
 8004e5e:	3304      	adds	r3, #4
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	1dfa      	adds	r2, r7, #7
 8004e64:	7812      	ldrb	r2, [r2, #0]
 8004e66:	0011      	movs	r1, r2
 8004e68:	2203      	movs	r2, #3
 8004e6a:	400a      	ands	r2, r1
 8004e6c:	00d2      	lsls	r2, r2, #3
 8004e6e:	21ff      	movs	r1, #255	; 0xff
 8004e70:	4091      	lsls	r1, r2
 8004e72:	000a      	movs	r2, r1
 8004e74:	43d2      	mvns	r2, r2
 8004e76:	401a      	ands	r2, r3
 8004e78:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	019b      	lsls	r3, r3, #6
 8004e7e:	22ff      	movs	r2, #255	; 0xff
 8004e80:	401a      	ands	r2, r3
 8004e82:	1dfb      	adds	r3, r7, #7
 8004e84:	781b      	ldrb	r3, [r3, #0]
 8004e86:	0018      	movs	r0, r3
 8004e88:	2303      	movs	r3, #3
 8004e8a:	4003      	ands	r3, r0
 8004e8c:	00db      	lsls	r3, r3, #3
 8004e8e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e90:	4809      	ldr	r0, [pc, #36]	; (8004eb8 <__NVIC_SetPriority+0xd8>)
 8004e92:	1dfb      	adds	r3, r7, #7
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	001c      	movs	r4, r3
 8004e98:	230f      	movs	r3, #15
 8004e9a:	4023      	ands	r3, r4
 8004e9c:	3b08      	subs	r3, #8
 8004e9e:	089b      	lsrs	r3, r3, #2
 8004ea0:	430a      	orrs	r2, r1
 8004ea2:	3306      	adds	r3, #6
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	18c3      	adds	r3, r0, r3
 8004ea8:	3304      	adds	r3, #4
 8004eaa:	601a      	str	r2, [r3, #0]
}
 8004eac:	46c0      	nop			; (mov r8, r8)
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	b003      	add	sp, #12
 8004eb2:	bd90      	pop	{r4, r7, pc}
 8004eb4:	e000e100 	.word	0xe000e100
 8004eb8:	e000ed00 	.word	0xe000ed00

08004ebc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004ec0:	4b05      	ldr	r3, [pc, #20]	; (8004ed8 <SysTick_Handler+0x1c>)
 8004ec2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004ec4:	f001 fbbe 	bl	8006644 <xTaskGetSchedulerState>
 8004ec8:	0003      	movs	r3, r0
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d001      	beq.n	8004ed2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004ece:	f002 f88b 	bl	8006fe8 <xPortSysTickHandler>
  }
}
 8004ed2:	46c0      	nop			; (mov r8, r8)
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}
 8004ed8:	e000e010 	.word	0xe000e010

08004edc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004edc:	b580      	push	{r7, lr}
 8004ede:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004ee0:	2305      	movs	r3, #5
 8004ee2:	425b      	negs	r3, r3
 8004ee4:	2100      	movs	r1, #0
 8004ee6:	0018      	movs	r0, r3
 8004ee8:	f7ff ff7a 	bl	8004de0 <__NVIC_SetPriority>
#endif
}
 8004eec:	46c0      	nop			; (mov r8, r8)
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
	...

08004ef4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004efa:	f3ef 8305 	mrs	r3, IPSR
 8004efe:	603b      	str	r3, [r7, #0]
  return(result);
 8004f00:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d003      	beq.n	8004f0e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004f06:	2306      	movs	r3, #6
 8004f08:	425b      	negs	r3, r3
 8004f0a:	607b      	str	r3, [r7, #4]
 8004f0c:	e00c      	b.n	8004f28 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004f0e:	4b09      	ldr	r3, [pc, #36]	; (8004f34 <osKernelInitialize+0x40>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d105      	bne.n	8004f22 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004f16:	4b07      	ldr	r3, [pc, #28]	; (8004f34 <osKernelInitialize+0x40>)
 8004f18:	2201      	movs	r2, #1
 8004f1a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	607b      	str	r3, [r7, #4]
 8004f20:	e002      	b.n	8004f28 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004f22:	2301      	movs	r3, #1
 8004f24:	425b      	negs	r3, r3
 8004f26:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004f28:	687b      	ldr	r3, [r7, #4]
}
 8004f2a:	0018      	movs	r0, r3
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	b002      	add	sp, #8
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	46c0      	nop			; (mov r8, r8)
 8004f34:	20000240 	.word	0x20000240

08004f38 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f3e:	f3ef 8305 	mrs	r3, IPSR
 8004f42:	603b      	str	r3, [r7, #0]
  return(result);
 8004f44:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d003      	beq.n	8004f52 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004f4a:	2306      	movs	r3, #6
 8004f4c:	425b      	negs	r3, r3
 8004f4e:	607b      	str	r3, [r7, #4]
 8004f50:	e010      	b.n	8004f74 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004f52:	4b0b      	ldr	r3, [pc, #44]	; (8004f80 <osKernelStart+0x48>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d109      	bne.n	8004f6e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004f5a:	f7ff ffbf 	bl	8004edc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004f5e:	4b08      	ldr	r3, [pc, #32]	; (8004f80 <osKernelStart+0x48>)
 8004f60:	2202      	movs	r2, #2
 8004f62:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004f64:	f000 ff84 	bl	8005e70 <vTaskStartScheduler>
      stat = osOK;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	607b      	str	r3, [r7, #4]
 8004f6c:	e002      	b.n	8004f74 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	425b      	negs	r3, r3
 8004f72:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004f74:	687b      	ldr	r3, [r7, #4]
}
 8004f76:	0018      	movs	r0, r3
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	b002      	add	sp, #8
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	46c0      	nop			; (mov r8, r8)
 8004f80:	20000240 	.word	0x20000240

08004f84 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004f84:	b5b0      	push	{r4, r5, r7, lr}
 8004f86:	b08e      	sub	sp, #56	; 0x38
 8004f88:	af04      	add	r7, sp, #16
 8004f8a:	60f8      	str	r0, [r7, #12]
 8004f8c:	60b9      	str	r1, [r7, #8]
 8004f8e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004f90:	2300      	movs	r3, #0
 8004f92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f94:	f3ef 8305 	mrs	r3, IPSR
 8004f98:	617b      	str	r3, [r7, #20]
  return(result);
 8004f9a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d000      	beq.n	8004fa2 <osThreadNew+0x1e>
 8004fa0:	e081      	b.n	80050a6 <osThreadNew+0x122>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d100      	bne.n	8004faa <osThreadNew+0x26>
 8004fa8:	e07d      	b.n	80050a6 <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 8004faa:	2380      	movs	r3, #128	; 0x80
 8004fac:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004fae:	2318      	movs	r3, #24
 8004fb0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	425b      	negs	r3, r3
 8004fba:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d044      	beq.n	800504c <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d002      	beq.n	8004fd0 <osThreadNew+0x4c>
        name = attr->name;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d002      	beq.n	8004fde <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	699b      	ldr	r3, [r3, #24]
 8004fdc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d007      	beq.n	8004ff4 <osThreadNew+0x70>
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	2b38      	cmp	r3, #56	; 0x38
 8004fe8:	d804      	bhi.n	8004ff4 <osThreadNew+0x70>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	d001      	beq.n	8004ff8 <osThreadNew+0x74>
        return (NULL);
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	e057      	b.n	80050a8 <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	695b      	ldr	r3, [r3, #20]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d003      	beq.n	8005008 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	695b      	ldr	r3, [r3, #20]
 8005004:	089b      	lsrs	r3, r3, #2
 8005006:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d00e      	beq.n	800502e <osThreadNew+0xaa>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	2ba7      	cmp	r3, #167	; 0xa7
 8005016:	d90a      	bls.n	800502e <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800501c:	2b00      	cmp	r3, #0
 800501e:	d006      	beq.n	800502e <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	695b      	ldr	r3, [r3, #20]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d002      	beq.n	800502e <osThreadNew+0xaa>
        mem = 1;
 8005028:	2301      	movs	r3, #1
 800502a:	61bb      	str	r3, [r7, #24]
 800502c:	e010      	b.n	8005050 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10c      	bne.n	8005050 <osThreadNew+0xcc>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d108      	bne.n	8005050 <osThreadNew+0xcc>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	691b      	ldr	r3, [r3, #16]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d104      	bne.n	8005050 <osThreadNew+0xcc>
          mem = 0;
 8005046:	2300      	movs	r3, #0
 8005048:	61bb      	str	r3, [r7, #24]
 800504a:	e001      	b.n	8005050 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800504c:	2300      	movs	r3, #0
 800504e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005050:	69bb      	ldr	r3, [r7, #24]
 8005052:	2b01      	cmp	r3, #1
 8005054:	d112      	bne.n	800507c <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800505e:	68bd      	ldr	r5, [r7, #8]
 8005060:	6a3c      	ldr	r4, [r7, #32]
 8005062:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005064:	68f8      	ldr	r0, [r7, #12]
 8005066:	9302      	str	r3, [sp, #8]
 8005068:	9201      	str	r2, [sp, #4]
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	9300      	str	r3, [sp, #0]
 800506e:	002b      	movs	r3, r5
 8005070:	0022      	movs	r2, r4
 8005072:	f000 fd3e 	bl	8005af2 <xTaskCreateStatic>
 8005076:	0003      	movs	r3, r0
 8005078:	613b      	str	r3, [r7, #16]
 800507a:	e014      	b.n	80050a6 <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d111      	bne.n	80050a6 <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005082:	6a3b      	ldr	r3, [r7, #32]
 8005084:	b29a      	uxth	r2, r3
 8005086:	68bc      	ldr	r4, [r7, #8]
 8005088:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800508a:	68f8      	ldr	r0, [r7, #12]
 800508c:	2310      	movs	r3, #16
 800508e:	18fb      	adds	r3, r7, r3
 8005090:	9301      	str	r3, [sp, #4]
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	9300      	str	r3, [sp, #0]
 8005096:	0023      	movs	r3, r4
 8005098:	f000 fd6f 	bl	8005b7a <xTaskCreate>
 800509c:	0003      	movs	r3, r0
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d001      	beq.n	80050a6 <osThreadNew+0x122>
            hTask = NULL;
 80050a2:	2300      	movs	r3, #0
 80050a4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80050a6:	693b      	ldr	r3, [r7, #16]
}
 80050a8:	0018      	movs	r0, r3
 80050aa:	46bd      	mov	sp, r7
 80050ac:	b00a      	add	sp, #40	; 0x28
 80050ae:	bdb0      	pop	{r4, r5, r7, pc}

080050b0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b084      	sub	sp, #16
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050b8:	f3ef 8305 	mrs	r3, IPSR
 80050bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80050be:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d003      	beq.n	80050cc <osDelay+0x1c>
    stat = osErrorISR;
 80050c4:	2306      	movs	r3, #6
 80050c6:	425b      	negs	r3, r3
 80050c8:	60fb      	str	r3, [r7, #12]
 80050ca:	e008      	b.n	80050de <osDelay+0x2e>
  }
  else {
    stat = osOK;
 80050cc:	2300      	movs	r3, #0
 80050ce:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d003      	beq.n	80050de <osDelay+0x2e>
      vTaskDelay(ticks);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	0018      	movs	r0, r3
 80050da:	f000 fea3 	bl	8005e24 <vTaskDelay>
    }
  }

  return (stat);
 80050de:	68fb      	ldr	r3, [r7, #12]
}
 80050e0:	0018      	movs	r0, r3
 80050e2:	46bd      	mov	sp, r7
 80050e4:	b004      	add	sp, #16
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	4a06      	ldr	r2, [pc, #24]	; (8005110 <vApplicationGetIdleTaskMemory+0x28>)
 80050f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	4a05      	ldr	r2, [pc, #20]	; (8005114 <vApplicationGetIdleTaskMemory+0x2c>)
 80050fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2280      	movs	r2, #128	; 0x80
 8005104:	601a      	str	r2, [r3, #0]
}
 8005106:	46c0      	nop			; (mov r8, r8)
 8005108:	46bd      	mov	sp, r7
 800510a:	b004      	add	sp, #16
 800510c:	bd80      	pop	{r7, pc}
 800510e:	46c0      	nop			; (mov r8, r8)
 8005110:	20000244 	.word	0x20000244
 8005114:	200002ec 	.word	0x200002ec

08005118 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005118:	b580      	push	{r7, lr}
 800511a:	b084      	sub	sp, #16
 800511c:	af00      	add	r7, sp, #0
 800511e:	60f8      	str	r0, [r7, #12]
 8005120:	60b9      	str	r1, [r7, #8]
 8005122:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	4a06      	ldr	r2, [pc, #24]	; (8005140 <vApplicationGetTimerTaskMemory+0x28>)
 8005128:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	4a05      	ldr	r2, [pc, #20]	; (8005144 <vApplicationGetTimerTaskMemory+0x2c>)
 800512e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2280      	movs	r2, #128	; 0x80
 8005134:	0052      	lsls	r2, r2, #1
 8005136:	601a      	str	r2, [r3, #0]
}
 8005138:	46c0      	nop			; (mov r8, r8)
 800513a:	46bd      	mov	sp, r7
 800513c:	b004      	add	sp, #16
 800513e:	bd80      	pop	{r7, pc}
 8005140:	200004ec 	.word	0x200004ec
 8005144:	20000594 	.word	0x20000594

08005148 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	3308      	adds	r3, #8
 8005154:	001a      	movs	r2, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	4252      	negs	r2, r2
 8005160:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	3308      	adds	r3, #8
 8005166:	001a      	movs	r2, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	3308      	adds	r3, #8
 8005170:	001a      	movs	r2, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800517c:	46c0      	nop			; (mov r8, r8)
 800517e:	46bd      	mov	sp, r7
 8005180:	b002      	add	sp, #8
 8005182:	bd80      	pop	{r7, pc}

08005184 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b082      	sub	sp, #8
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005192:	46c0      	nop			; (mov r8, r8)
 8005194:	46bd      	mov	sp, r7
 8005196:	b002      	add	sp, #8
 8005198:	bd80      	pop	{r7, pc}

0800519a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800519a:	b580      	push	{r7, lr}
 800519c:	b084      	sub	sp, #16
 800519e:	af00      	add	r7, sp, #0
 80051a0:	6078      	str	r0, [r7, #4]
 80051a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	689a      	ldr	r2, [r3, #8]
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	683a      	ldr	r2, [r7, #0]
 80051be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	1c5a      	adds	r2, r3, #1
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	601a      	str	r2, [r3, #0]
}
 80051d6:	46c0      	nop			; (mov r8, r8)
 80051d8:	46bd      	mov	sp, r7
 80051da:	b004      	add	sp, #16
 80051dc:	bd80      	pop	{r7, pc}

080051de <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80051de:	b580      	push	{r7, lr}
 80051e0:	b084      	sub	sp, #16
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
 80051e6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	3301      	adds	r3, #1
 80051f2:	d103      	bne.n	80051fc <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	691b      	ldr	r3, [r3, #16]
 80051f8:	60fb      	str	r3, [r7, #12]
 80051fa:	e00c      	b.n	8005216 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	3308      	adds	r3, #8
 8005200:	60fb      	str	r3, [r7, #12]
 8005202:	e002      	b.n	800520a <vListInsert+0x2c>
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	60fb      	str	r3, [r7, #12]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68ba      	ldr	r2, [r7, #8]
 8005212:	429a      	cmp	r2, r3
 8005214:	d2f6      	bcs.n	8005204 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	685a      	ldr	r2, [r3, #4]
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	683a      	ldr	r2, [r7, #0]
 8005224:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	68fa      	ldr	r2, [r7, #12]
 800522a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	683a      	ldr	r2, [r7, #0]
 8005230:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	1c5a      	adds	r2, r3, #1
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	601a      	str	r2, [r3, #0]
}
 8005242:	46c0      	nop			; (mov r8, r8)
 8005244:	46bd      	mov	sp, r7
 8005246:	b004      	add	sp, #16
 8005248:	bd80      	pop	{r7, pc}

0800524a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800524a:	b580      	push	{r7, lr}
 800524c:	b084      	sub	sp, #16
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	6892      	ldr	r2, [r2, #8]
 8005260:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	6852      	ldr	r2, [r2, #4]
 800526a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	429a      	cmp	r2, r3
 8005274:	d103      	bne.n	800527e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	689a      	ldr	r2, [r3, #8]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	1e5a      	subs	r2, r3, #1
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
}
 8005292:	0018      	movs	r0, r3
 8005294:	46bd      	mov	sp, r7
 8005296:	b004      	add	sp, #16
 8005298:	bd80      	pop	{r7, pc}

0800529a <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800529a:	b580      	push	{r7, lr}
 800529c:	b084      	sub	sp, #16
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
 80052a2:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d101      	bne.n	80052b2 <xQueueGenericReset+0x18>
 80052ae:	b672      	cpsid	i
 80052b0:	e7fe      	b.n	80052b0 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80052b2:	f001 fe3d 	bl	8006f30 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c2:	434b      	muls	r3, r1
 80052c4:	18d2      	adds	r2, r2, r3
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2200      	movs	r2, #0
 80052ce:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e0:	1e59      	subs	r1, r3, #1
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e6:	434b      	muls	r3, r1
 80052e8:	18d2      	adds	r2, r2, r3
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2244      	movs	r2, #68	; 0x44
 80052f2:	21ff      	movs	r1, #255	; 0xff
 80052f4:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2245      	movs	r2, #69	; 0x45
 80052fa:	21ff      	movs	r1, #255	; 0xff
 80052fc:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d10d      	bne.n	8005320 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d013      	beq.n	8005334 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	3310      	adds	r3, #16
 8005310:	0018      	movs	r0, r3
 8005312:	f000 ffff 	bl	8006314 <xTaskRemoveFromEventList>
 8005316:	1e03      	subs	r3, r0, #0
 8005318:	d00c      	beq.n	8005334 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800531a:	f001 fdf9 	bl	8006f10 <vPortYield>
 800531e:	e009      	b.n	8005334 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	3310      	adds	r3, #16
 8005324:	0018      	movs	r0, r3
 8005326:	f7ff ff0f 	bl	8005148 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	3324      	adds	r3, #36	; 0x24
 800532e:	0018      	movs	r0, r3
 8005330:	f7ff ff0a 	bl	8005148 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005334:	f001 fe0e 	bl	8006f54 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005338:	2301      	movs	r3, #1
}
 800533a:	0018      	movs	r0, r3
 800533c:	46bd      	mov	sp, r7
 800533e:	b004      	add	sp, #16
 8005340:	bd80      	pop	{r7, pc}

08005342 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005342:	b590      	push	{r4, r7, lr}
 8005344:	b089      	sub	sp, #36	; 0x24
 8005346:	af02      	add	r7, sp, #8
 8005348:	60f8      	str	r0, [r7, #12]
 800534a:	60b9      	str	r1, [r7, #8]
 800534c:	607a      	str	r2, [r7, #4]
 800534e:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d101      	bne.n	800535a <xQueueGenericCreateStatic+0x18>
 8005356:	b672      	cpsid	i
 8005358:	e7fe      	b.n	8005358 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d101      	bne.n	8005364 <xQueueGenericCreateStatic+0x22>
 8005360:	b672      	cpsid	i
 8005362:	e7fe      	b.n	8005362 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d002      	beq.n	8005370 <xQueueGenericCreateStatic+0x2e>
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d001      	beq.n	8005374 <xQueueGenericCreateStatic+0x32>
 8005370:	2301      	movs	r3, #1
 8005372:	e000      	b.n	8005376 <xQueueGenericCreateStatic+0x34>
 8005374:	2300      	movs	r3, #0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d101      	bne.n	800537e <xQueueGenericCreateStatic+0x3c>
 800537a:	b672      	cpsid	i
 800537c:	e7fe      	b.n	800537c <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d102      	bne.n	800538a <xQueueGenericCreateStatic+0x48>
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d101      	bne.n	800538e <xQueueGenericCreateStatic+0x4c>
 800538a:	2301      	movs	r3, #1
 800538c:	e000      	b.n	8005390 <xQueueGenericCreateStatic+0x4e>
 800538e:	2300      	movs	r3, #0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d101      	bne.n	8005398 <xQueueGenericCreateStatic+0x56>
 8005394:	b672      	cpsid	i
 8005396:	e7fe      	b.n	8005396 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005398:	2350      	movs	r3, #80	; 0x50
 800539a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	2b50      	cmp	r3, #80	; 0x50
 80053a0:	d001      	beq.n	80053a6 <xQueueGenericCreateStatic+0x64>
 80053a2:	b672      	cpsid	i
 80053a4:	e7fe      	b.n	80053a4 <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80053a6:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00e      	beq.n	80053d0 <xQueueGenericCreateStatic+0x8e>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	2246      	movs	r2, #70	; 0x46
 80053b6:	2101      	movs	r1, #1
 80053b8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80053ba:	2328      	movs	r3, #40	; 0x28
 80053bc:	18fb      	adds	r3, r7, r3
 80053be:	781c      	ldrb	r4, [r3, #0]
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	68b9      	ldr	r1, [r7, #8]
 80053c4:	68f8      	ldr	r0, [r7, #12]
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	9300      	str	r3, [sp, #0]
 80053ca:	0023      	movs	r3, r4
 80053cc:	f000 f805 	bl	80053da <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80053d0:	697b      	ldr	r3, [r7, #20]
	}
 80053d2:	0018      	movs	r0, r3
 80053d4:	46bd      	mov	sp, r7
 80053d6:	b007      	add	sp, #28
 80053d8:	bd90      	pop	{r4, r7, pc}

080053da <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b084      	sub	sp, #16
 80053de:	af00      	add	r7, sp, #0
 80053e0:	60f8      	str	r0, [r7, #12]
 80053e2:	60b9      	str	r1, [r7, #8]
 80053e4:	607a      	str	r2, [r7, #4]
 80053e6:	001a      	movs	r2, r3
 80053e8:	1cfb      	adds	r3, r7, #3
 80053ea:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d103      	bne.n	80053fa <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80053f2:	69bb      	ldr	r3, [r7, #24]
 80053f4:	69ba      	ldr	r2, [r7, #24]
 80053f6:	601a      	str	r2, [r3, #0]
 80053f8:	e002      	b.n	8005400 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005400:	69bb      	ldr	r3, [r7, #24]
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	68ba      	ldr	r2, [r7, #8]
 800540a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	2101      	movs	r1, #1
 8005410:	0018      	movs	r0, r3
 8005412:	f7ff ff42 	bl	800529a <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	1cfa      	adds	r2, r7, #3
 800541a:	214c      	movs	r1, #76	; 0x4c
 800541c:	7812      	ldrb	r2, [r2, #0]
 800541e:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005420:	46c0      	nop			; (mov r8, r8)
 8005422:	46bd      	mov	sp, r7
 8005424:	b004      	add	sp, #16
 8005426:	bd80      	pop	{r7, pc}

08005428 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b08a      	sub	sp, #40	; 0x28
 800542c:	af00      	add	r7, sp, #0
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	60b9      	str	r1, [r7, #8]
 8005432:	607a      	str	r2, [r7, #4]
 8005434:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005436:	2300      	movs	r3, #0
 8005438:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800543e:	6a3b      	ldr	r3, [r7, #32]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d101      	bne.n	8005448 <xQueueGenericSend+0x20>
 8005444:	b672      	cpsid	i
 8005446:	e7fe      	b.n	8005446 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d103      	bne.n	8005456 <xQueueGenericSend+0x2e>
 800544e:	6a3b      	ldr	r3, [r7, #32]
 8005450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <xQueueGenericSend+0x32>
 8005456:	2301      	movs	r3, #1
 8005458:	e000      	b.n	800545c <xQueueGenericSend+0x34>
 800545a:	2300      	movs	r3, #0
 800545c:	2b00      	cmp	r3, #0
 800545e:	d101      	bne.n	8005464 <xQueueGenericSend+0x3c>
 8005460:	b672      	cpsid	i
 8005462:	e7fe      	b.n	8005462 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	2b02      	cmp	r3, #2
 8005468:	d103      	bne.n	8005472 <xQueueGenericSend+0x4a>
 800546a:	6a3b      	ldr	r3, [r7, #32]
 800546c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800546e:	2b01      	cmp	r3, #1
 8005470:	d101      	bne.n	8005476 <xQueueGenericSend+0x4e>
 8005472:	2301      	movs	r3, #1
 8005474:	e000      	b.n	8005478 <xQueueGenericSend+0x50>
 8005476:	2300      	movs	r3, #0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d101      	bne.n	8005480 <xQueueGenericSend+0x58>
 800547c:	b672      	cpsid	i
 800547e:	e7fe      	b.n	800547e <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005480:	f001 f8e0 	bl	8006644 <xTaskGetSchedulerState>
 8005484:	1e03      	subs	r3, r0, #0
 8005486:	d102      	bne.n	800548e <xQueueGenericSend+0x66>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d101      	bne.n	8005492 <xQueueGenericSend+0x6a>
 800548e:	2301      	movs	r3, #1
 8005490:	e000      	b.n	8005494 <xQueueGenericSend+0x6c>
 8005492:	2300      	movs	r3, #0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d101      	bne.n	800549c <xQueueGenericSend+0x74>
 8005498:	b672      	cpsid	i
 800549a:	e7fe      	b.n	800549a <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800549c:	f001 fd48 	bl	8006f30 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80054a0:	6a3b      	ldr	r3, [r7, #32]
 80054a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d302      	bcc.n	80054b2 <xQueueGenericSend+0x8a>
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d11e      	bne.n	80054f0 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80054b2:	683a      	ldr	r2, [r7, #0]
 80054b4:	68b9      	ldr	r1, [r7, #8]
 80054b6:	6a3b      	ldr	r3, [r7, #32]
 80054b8:	0018      	movs	r0, r3
 80054ba:	f000 f9a2 	bl	8005802 <prvCopyDataToQueue>
 80054be:	0003      	movs	r3, r0
 80054c0:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80054c2:	6a3b      	ldr	r3, [r7, #32]
 80054c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d009      	beq.n	80054de <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054ca:	6a3b      	ldr	r3, [r7, #32]
 80054cc:	3324      	adds	r3, #36	; 0x24
 80054ce:	0018      	movs	r0, r3
 80054d0:	f000 ff20 	bl	8006314 <xTaskRemoveFromEventList>
 80054d4:	1e03      	subs	r3, r0, #0
 80054d6:	d007      	beq.n	80054e8 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80054d8:	f001 fd1a 	bl	8006f10 <vPortYield>
 80054dc:	e004      	b.n	80054e8 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d001      	beq.n	80054e8 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80054e4:	f001 fd14 	bl	8006f10 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80054e8:	f001 fd34 	bl	8006f54 <vPortExitCritical>
				return pdPASS;
 80054ec:	2301      	movs	r3, #1
 80054ee:	e05b      	b.n	80055a8 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d103      	bne.n	80054fe <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80054f6:	f001 fd2d 	bl	8006f54 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80054fa:	2300      	movs	r3, #0
 80054fc:	e054      	b.n	80055a8 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 80054fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005500:	2b00      	cmp	r3, #0
 8005502:	d106      	bne.n	8005512 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005504:	2314      	movs	r3, #20
 8005506:	18fb      	adds	r3, r7, r3
 8005508:	0018      	movs	r0, r3
 800550a:	f000 ff5f 	bl	80063cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800550e:	2301      	movs	r3, #1
 8005510:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005512:	f001 fd1f 	bl	8006f54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005516:	f000 fd09 	bl	8005f2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800551a:	f001 fd09 	bl	8006f30 <vPortEnterCritical>
 800551e:	6a3b      	ldr	r3, [r7, #32]
 8005520:	2244      	movs	r2, #68	; 0x44
 8005522:	5c9b      	ldrb	r3, [r3, r2]
 8005524:	b25b      	sxtb	r3, r3
 8005526:	3301      	adds	r3, #1
 8005528:	d103      	bne.n	8005532 <xQueueGenericSend+0x10a>
 800552a:	6a3b      	ldr	r3, [r7, #32]
 800552c:	2244      	movs	r2, #68	; 0x44
 800552e:	2100      	movs	r1, #0
 8005530:	5499      	strb	r1, [r3, r2]
 8005532:	6a3b      	ldr	r3, [r7, #32]
 8005534:	2245      	movs	r2, #69	; 0x45
 8005536:	5c9b      	ldrb	r3, [r3, r2]
 8005538:	b25b      	sxtb	r3, r3
 800553a:	3301      	adds	r3, #1
 800553c:	d103      	bne.n	8005546 <xQueueGenericSend+0x11e>
 800553e:	6a3b      	ldr	r3, [r7, #32]
 8005540:	2245      	movs	r2, #69	; 0x45
 8005542:	2100      	movs	r1, #0
 8005544:	5499      	strb	r1, [r3, r2]
 8005546:	f001 fd05 	bl	8006f54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800554a:	1d3a      	adds	r2, r7, #4
 800554c:	2314      	movs	r3, #20
 800554e:	18fb      	adds	r3, r7, r3
 8005550:	0011      	movs	r1, r2
 8005552:	0018      	movs	r0, r3
 8005554:	f000 ff4e 	bl	80063f4 <xTaskCheckForTimeOut>
 8005558:	1e03      	subs	r3, r0, #0
 800555a:	d11e      	bne.n	800559a <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800555c:	6a3b      	ldr	r3, [r7, #32]
 800555e:	0018      	movs	r0, r3
 8005560:	f000 fa54 	bl	8005a0c <prvIsQueueFull>
 8005564:	1e03      	subs	r3, r0, #0
 8005566:	d011      	beq.n	800558c <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005568:	6a3b      	ldr	r3, [r7, #32]
 800556a:	3310      	adds	r3, #16
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	0011      	movs	r1, r2
 8005570:	0018      	movs	r0, r3
 8005572:	f000 fe8b 	bl	800628c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005576:	6a3b      	ldr	r3, [r7, #32]
 8005578:	0018      	movs	r0, r3
 800557a:	f000 f9d3 	bl	8005924 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800557e:	f000 fce1 	bl	8005f44 <xTaskResumeAll>
 8005582:	1e03      	subs	r3, r0, #0
 8005584:	d18a      	bne.n	800549c <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8005586:	f001 fcc3 	bl	8006f10 <vPortYield>
 800558a:	e787      	b.n	800549c <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800558c:	6a3b      	ldr	r3, [r7, #32]
 800558e:	0018      	movs	r0, r3
 8005590:	f000 f9c8 	bl	8005924 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005594:	f000 fcd6 	bl	8005f44 <xTaskResumeAll>
 8005598:	e780      	b.n	800549c <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800559a:	6a3b      	ldr	r3, [r7, #32]
 800559c:	0018      	movs	r0, r3
 800559e:	f000 f9c1 	bl	8005924 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80055a2:	f000 fccf 	bl	8005f44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80055a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80055a8:	0018      	movs	r0, r3
 80055aa:	46bd      	mov	sp, r7
 80055ac:	b00a      	add	sp, #40	; 0x28
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80055b0:	b590      	push	{r4, r7, lr}
 80055b2:	b08b      	sub	sp, #44	; 0x2c
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	607a      	str	r2, [r7, #4]
 80055bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80055c2:	6a3b      	ldr	r3, [r7, #32]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d101      	bne.n	80055cc <xQueueGenericSendFromISR+0x1c>
 80055c8:	b672      	cpsid	i
 80055ca:	e7fe      	b.n	80055ca <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d103      	bne.n	80055da <xQueueGenericSendFromISR+0x2a>
 80055d2:	6a3b      	ldr	r3, [r7, #32]
 80055d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d101      	bne.n	80055de <xQueueGenericSendFromISR+0x2e>
 80055da:	2301      	movs	r3, #1
 80055dc:	e000      	b.n	80055e0 <xQueueGenericSendFromISR+0x30>
 80055de:	2300      	movs	r3, #0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d101      	bne.n	80055e8 <xQueueGenericSendFromISR+0x38>
 80055e4:	b672      	cpsid	i
 80055e6:	e7fe      	b.n	80055e6 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d103      	bne.n	80055f6 <xQueueGenericSendFromISR+0x46>
 80055ee:	6a3b      	ldr	r3, [r7, #32]
 80055f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d101      	bne.n	80055fa <xQueueGenericSendFromISR+0x4a>
 80055f6:	2301      	movs	r3, #1
 80055f8:	e000      	b.n	80055fc <xQueueGenericSendFromISR+0x4c>
 80055fa:	2300      	movs	r3, #0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d101      	bne.n	8005604 <xQueueGenericSendFromISR+0x54>
 8005600:	b672      	cpsid	i
 8005602:	e7fe      	b.n	8005602 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005604:	f001 fcbe 	bl	8006f84 <ulSetInterruptMaskFromISR>
 8005608:	0003      	movs	r3, r0
 800560a:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800560c:	6a3b      	ldr	r3, [r7, #32]
 800560e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005610:	6a3b      	ldr	r3, [r7, #32]
 8005612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005614:	429a      	cmp	r2, r3
 8005616:	d302      	bcc.n	800561e <xQueueGenericSendFromISR+0x6e>
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	2b02      	cmp	r3, #2
 800561c:	d131      	bne.n	8005682 <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800561e:	241b      	movs	r4, #27
 8005620:	193b      	adds	r3, r7, r4
 8005622:	6a3a      	ldr	r2, [r7, #32]
 8005624:	2145      	movs	r1, #69	; 0x45
 8005626:	5c52      	ldrb	r2, [r2, r1]
 8005628:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800562e:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005630:	683a      	ldr	r2, [r7, #0]
 8005632:	68b9      	ldr	r1, [r7, #8]
 8005634:	6a3b      	ldr	r3, [r7, #32]
 8005636:	0018      	movs	r0, r3
 8005638:	f000 f8e3 	bl	8005802 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800563c:	193b      	adds	r3, r7, r4
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	b25b      	sxtb	r3, r3
 8005642:	3301      	adds	r3, #1
 8005644:	d111      	bne.n	800566a <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005646:	6a3b      	ldr	r3, [r7, #32]
 8005648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564a:	2b00      	cmp	r3, #0
 800564c:	d016      	beq.n	800567c <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800564e:	6a3b      	ldr	r3, [r7, #32]
 8005650:	3324      	adds	r3, #36	; 0x24
 8005652:	0018      	movs	r0, r3
 8005654:	f000 fe5e 	bl	8006314 <xTaskRemoveFromEventList>
 8005658:	1e03      	subs	r3, r0, #0
 800565a:	d00f      	beq.n	800567c <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d00c      	beq.n	800567c <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2201      	movs	r2, #1
 8005666:	601a      	str	r2, [r3, #0]
 8005668:	e008      	b.n	800567c <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800566a:	231b      	movs	r3, #27
 800566c:	18fb      	adds	r3, r7, r3
 800566e:	781b      	ldrb	r3, [r3, #0]
 8005670:	3301      	adds	r3, #1
 8005672:	b2db      	uxtb	r3, r3
 8005674:	b259      	sxtb	r1, r3
 8005676:	6a3b      	ldr	r3, [r7, #32]
 8005678:	2245      	movs	r2, #69	; 0x45
 800567a:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800567c:	2301      	movs	r3, #1
 800567e:	627b      	str	r3, [r7, #36]	; 0x24
		{
 8005680:	e001      	b.n	8005686 <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005682:	2300      	movs	r3, #0
 8005684:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	0018      	movs	r0, r3
 800568a:	f001 fc81 	bl	8006f90 <vClearInterruptMaskFromISR>

	return xReturn;
 800568e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005690:	0018      	movs	r0, r3
 8005692:	46bd      	mov	sp, r7
 8005694:	b00b      	add	sp, #44	; 0x2c
 8005696:	bd90      	pop	{r4, r7, pc}

08005698 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b08a      	sub	sp, #40	; 0x28
 800569c:	af00      	add	r7, sp, #0
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80056a4:	2300      	movs	r3, #0
 80056a6:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80056ac:	6a3b      	ldr	r3, [r7, #32]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d101      	bne.n	80056b6 <xQueueReceive+0x1e>
 80056b2:	b672      	cpsid	i
 80056b4:	e7fe      	b.n	80056b4 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d103      	bne.n	80056c4 <xQueueReceive+0x2c>
 80056bc:	6a3b      	ldr	r3, [r7, #32]
 80056be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d101      	bne.n	80056c8 <xQueueReceive+0x30>
 80056c4:	2301      	movs	r3, #1
 80056c6:	e000      	b.n	80056ca <xQueueReceive+0x32>
 80056c8:	2300      	movs	r3, #0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d101      	bne.n	80056d2 <xQueueReceive+0x3a>
 80056ce:	b672      	cpsid	i
 80056d0:	e7fe      	b.n	80056d0 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80056d2:	f000 ffb7 	bl	8006644 <xTaskGetSchedulerState>
 80056d6:	1e03      	subs	r3, r0, #0
 80056d8:	d102      	bne.n	80056e0 <xQueueReceive+0x48>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d101      	bne.n	80056e4 <xQueueReceive+0x4c>
 80056e0:	2301      	movs	r3, #1
 80056e2:	e000      	b.n	80056e6 <xQueueReceive+0x4e>
 80056e4:	2300      	movs	r3, #0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d101      	bne.n	80056ee <xQueueReceive+0x56>
 80056ea:	b672      	cpsid	i
 80056ec:	e7fe      	b.n	80056ec <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80056ee:	f001 fc1f 	bl	8006f30 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056f2:	6a3b      	ldr	r3, [r7, #32]
 80056f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f6:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056f8:	69fb      	ldr	r3, [r7, #28]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d01a      	beq.n	8005734 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80056fe:	68ba      	ldr	r2, [r7, #8]
 8005700:	6a3b      	ldr	r3, [r7, #32]
 8005702:	0011      	movs	r1, r2
 8005704:	0018      	movs	r0, r3
 8005706:	f000 f8e7 	bl	80058d8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	1e5a      	subs	r2, r3, #1
 800570e:	6a3b      	ldr	r3, [r7, #32]
 8005710:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005712:	6a3b      	ldr	r3, [r7, #32]
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d008      	beq.n	800572c <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800571a:	6a3b      	ldr	r3, [r7, #32]
 800571c:	3310      	adds	r3, #16
 800571e:	0018      	movs	r0, r3
 8005720:	f000 fdf8 	bl	8006314 <xTaskRemoveFromEventList>
 8005724:	1e03      	subs	r3, r0, #0
 8005726:	d001      	beq.n	800572c <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005728:	f001 fbf2 	bl	8006f10 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800572c:	f001 fc12 	bl	8006f54 <vPortExitCritical>
				return pdPASS;
 8005730:	2301      	movs	r3, #1
 8005732:	e062      	b.n	80057fa <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d103      	bne.n	8005742 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800573a:	f001 fc0b 	bl	8006f54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800573e:	2300      	movs	r3, #0
 8005740:	e05b      	b.n	80057fa <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005744:	2b00      	cmp	r3, #0
 8005746:	d106      	bne.n	8005756 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005748:	2314      	movs	r3, #20
 800574a:	18fb      	adds	r3, r7, r3
 800574c:	0018      	movs	r0, r3
 800574e:	f000 fe3d 	bl	80063cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005752:	2301      	movs	r3, #1
 8005754:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005756:	f001 fbfd 	bl	8006f54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800575a:	f000 fbe7 	bl	8005f2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800575e:	f001 fbe7 	bl	8006f30 <vPortEnterCritical>
 8005762:	6a3b      	ldr	r3, [r7, #32]
 8005764:	2244      	movs	r2, #68	; 0x44
 8005766:	5c9b      	ldrb	r3, [r3, r2]
 8005768:	b25b      	sxtb	r3, r3
 800576a:	3301      	adds	r3, #1
 800576c:	d103      	bne.n	8005776 <xQueueReceive+0xde>
 800576e:	6a3b      	ldr	r3, [r7, #32]
 8005770:	2244      	movs	r2, #68	; 0x44
 8005772:	2100      	movs	r1, #0
 8005774:	5499      	strb	r1, [r3, r2]
 8005776:	6a3b      	ldr	r3, [r7, #32]
 8005778:	2245      	movs	r2, #69	; 0x45
 800577a:	5c9b      	ldrb	r3, [r3, r2]
 800577c:	b25b      	sxtb	r3, r3
 800577e:	3301      	adds	r3, #1
 8005780:	d103      	bne.n	800578a <xQueueReceive+0xf2>
 8005782:	6a3b      	ldr	r3, [r7, #32]
 8005784:	2245      	movs	r2, #69	; 0x45
 8005786:	2100      	movs	r1, #0
 8005788:	5499      	strb	r1, [r3, r2]
 800578a:	f001 fbe3 	bl	8006f54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800578e:	1d3a      	adds	r2, r7, #4
 8005790:	2314      	movs	r3, #20
 8005792:	18fb      	adds	r3, r7, r3
 8005794:	0011      	movs	r1, r2
 8005796:	0018      	movs	r0, r3
 8005798:	f000 fe2c 	bl	80063f4 <xTaskCheckForTimeOut>
 800579c:	1e03      	subs	r3, r0, #0
 800579e:	d11e      	bne.n	80057de <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057a0:	6a3b      	ldr	r3, [r7, #32]
 80057a2:	0018      	movs	r0, r3
 80057a4:	f000 f91c 	bl	80059e0 <prvIsQueueEmpty>
 80057a8:	1e03      	subs	r3, r0, #0
 80057aa:	d011      	beq.n	80057d0 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80057ac:	6a3b      	ldr	r3, [r7, #32]
 80057ae:	3324      	adds	r3, #36	; 0x24
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	0011      	movs	r1, r2
 80057b4:	0018      	movs	r0, r3
 80057b6:	f000 fd69 	bl	800628c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80057ba:	6a3b      	ldr	r3, [r7, #32]
 80057bc:	0018      	movs	r0, r3
 80057be:	f000 f8b1 	bl	8005924 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80057c2:	f000 fbbf 	bl	8005f44 <xTaskResumeAll>
 80057c6:	1e03      	subs	r3, r0, #0
 80057c8:	d191      	bne.n	80056ee <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 80057ca:	f001 fba1 	bl	8006f10 <vPortYield>
 80057ce:	e78e      	b.n	80056ee <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80057d0:	6a3b      	ldr	r3, [r7, #32]
 80057d2:	0018      	movs	r0, r3
 80057d4:	f000 f8a6 	bl	8005924 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80057d8:	f000 fbb4 	bl	8005f44 <xTaskResumeAll>
 80057dc:	e787      	b.n	80056ee <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80057de:	6a3b      	ldr	r3, [r7, #32]
 80057e0:	0018      	movs	r0, r3
 80057e2:	f000 f89f 	bl	8005924 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80057e6:	f000 fbad 	bl	8005f44 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057ea:	6a3b      	ldr	r3, [r7, #32]
 80057ec:	0018      	movs	r0, r3
 80057ee:	f000 f8f7 	bl	80059e0 <prvIsQueueEmpty>
 80057f2:	1e03      	subs	r3, r0, #0
 80057f4:	d100      	bne.n	80057f8 <xQueueReceive+0x160>
 80057f6:	e77a      	b.n	80056ee <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80057f8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80057fa:	0018      	movs	r0, r3
 80057fc:	46bd      	mov	sp, r7
 80057fe:	b00a      	add	sp, #40	; 0x28
 8005800:	bd80      	pop	{r7, pc}

08005802 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005802:	b580      	push	{r7, lr}
 8005804:	b086      	sub	sp, #24
 8005806:	af00      	add	r7, sp, #0
 8005808:	60f8      	str	r0, [r7, #12]
 800580a:	60b9      	str	r1, [r7, #8]
 800580c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800580e:	2300      	movs	r3, #0
 8005810:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005816:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800581c:	2b00      	cmp	r3, #0
 800581e:	d10e      	bne.n	800583e <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d14e      	bne.n	80058c6 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	0018      	movs	r0, r3
 800582e:	f000 ff25 	bl	800667c <xTaskPriorityDisinherit>
 8005832:	0003      	movs	r3, r0
 8005834:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	609a      	str	r2, [r3, #8]
 800583c:	e043      	b.n	80058c6 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d119      	bne.n	8005878 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6858      	ldr	r0, [r3, #4]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	0019      	movs	r1, r3
 8005850:	f001 fe44 	bl	80074dc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	685a      	ldr	r2, [r3, #4]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585c:	18d2      	adds	r2, r2, r3
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	685a      	ldr	r2, [r3, #4]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	429a      	cmp	r2, r3
 800586c:	d32b      	bcc.n	80058c6 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	605a      	str	r2, [r3, #4]
 8005876:	e026      	b.n	80058c6 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	68d8      	ldr	r0, [r3, #12]
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	0019      	movs	r1, r3
 8005884:	f001 fe2a 	bl	80074dc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	68da      	ldr	r2, [r3, #12]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005890:	425b      	negs	r3, r3
 8005892:	18d2      	adds	r2, r2, r3
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	68da      	ldr	r2, [r3, #12]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d207      	bcs.n	80058b4 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	689a      	ldr	r2, [r3, #8]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ac:	425b      	negs	r3, r3
 80058ae:	18d2      	adds	r2, r2, r3
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d105      	bne.n	80058c6 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d002      	beq.n	80058c6 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	3b01      	subs	r3, #1
 80058c4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	1c5a      	adds	r2, r3, #1
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80058ce:	697b      	ldr	r3, [r7, #20]
}
 80058d0:	0018      	movs	r0, r3
 80058d2:	46bd      	mov	sp, r7
 80058d4:	b006      	add	sp, #24
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b082      	sub	sp, #8
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d018      	beq.n	800591c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	68da      	ldr	r2, [r3, #12]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f2:	18d2      	adds	r2, r2, r3
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	68da      	ldr	r2, [r3, #12]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	429a      	cmp	r2, r3
 8005902:	d303      	bcc.n	800590c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	68d9      	ldr	r1, [r3, #12]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	0018      	movs	r0, r3
 8005918:	f001 fde0 	bl	80074dc <memcpy>
	}
}
 800591c:	46c0      	nop			; (mov r8, r8)
 800591e:	46bd      	mov	sp, r7
 8005920:	b002      	add	sp, #8
 8005922:	bd80      	pop	{r7, pc}

08005924 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800592c:	f001 fb00 	bl	8006f30 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005930:	230f      	movs	r3, #15
 8005932:	18fb      	adds	r3, r7, r3
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	2145      	movs	r1, #69	; 0x45
 8005938:	5c52      	ldrb	r2, [r2, r1]
 800593a:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800593c:	e013      	b.n	8005966 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005942:	2b00      	cmp	r3, #0
 8005944:	d016      	beq.n	8005974 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	3324      	adds	r3, #36	; 0x24
 800594a:	0018      	movs	r0, r3
 800594c:	f000 fce2 	bl	8006314 <xTaskRemoveFromEventList>
 8005950:	1e03      	subs	r3, r0, #0
 8005952:	d001      	beq.n	8005958 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005954:	f000 fd9e 	bl	8006494 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005958:	210f      	movs	r1, #15
 800595a:	187b      	adds	r3, r7, r1
 800595c:	781b      	ldrb	r3, [r3, #0]
 800595e:	3b01      	subs	r3, #1
 8005960:	b2da      	uxtb	r2, r3
 8005962:	187b      	adds	r3, r7, r1
 8005964:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005966:	230f      	movs	r3, #15
 8005968:	18fb      	adds	r3, r7, r3
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	b25b      	sxtb	r3, r3
 800596e:	2b00      	cmp	r3, #0
 8005970:	dce5      	bgt.n	800593e <prvUnlockQueue+0x1a>
 8005972:	e000      	b.n	8005976 <prvUnlockQueue+0x52>
					break;
 8005974:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2245      	movs	r2, #69	; 0x45
 800597a:	21ff      	movs	r1, #255	; 0xff
 800597c:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800597e:	f001 fae9 	bl	8006f54 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005982:	f001 fad5 	bl	8006f30 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005986:	230e      	movs	r3, #14
 8005988:	18fb      	adds	r3, r7, r3
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	2144      	movs	r1, #68	; 0x44
 800598e:	5c52      	ldrb	r2, [r2, r1]
 8005990:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005992:	e013      	b.n	80059bc <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d016      	beq.n	80059ca <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	3310      	adds	r3, #16
 80059a0:	0018      	movs	r0, r3
 80059a2:	f000 fcb7 	bl	8006314 <xTaskRemoveFromEventList>
 80059a6:	1e03      	subs	r3, r0, #0
 80059a8:	d001      	beq.n	80059ae <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 80059aa:	f000 fd73 	bl	8006494 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80059ae:	210e      	movs	r1, #14
 80059b0:	187b      	adds	r3, r7, r1
 80059b2:	781b      	ldrb	r3, [r3, #0]
 80059b4:	3b01      	subs	r3, #1
 80059b6:	b2da      	uxtb	r2, r3
 80059b8:	187b      	adds	r3, r7, r1
 80059ba:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059bc:	230e      	movs	r3, #14
 80059be:	18fb      	adds	r3, r7, r3
 80059c0:	781b      	ldrb	r3, [r3, #0]
 80059c2:	b25b      	sxtb	r3, r3
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	dce5      	bgt.n	8005994 <prvUnlockQueue+0x70>
 80059c8:	e000      	b.n	80059cc <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 80059ca:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2244      	movs	r2, #68	; 0x44
 80059d0:	21ff      	movs	r1, #255	; 0xff
 80059d2:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80059d4:	f001 fabe 	bl	8006f54 <vPortExitCritical>
}
 80059d8:	46c0      	nop			; (mov r8, r8)
 80059da:	46bd      	mov	sp, r7
 80059dc:	b004      	add	sp, #16
 80059de:	bd80      	pop	{r7, pc}

080059e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80059e8:	f001 faa2 	bl	8006f30 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d102      	bne.n	80059fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80059f4:	2301      	movs	r3, #1
 80059f6:	60fb      	str	r3, [r7, #12]
 80059f8:	e001      	b.n	80059fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80059fa:	2300      	movs	r3, #0
 80059fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80059fe:	f001 faa9 	bl	8006f54 <vPortExitCritical>

	return xReturn;
 8005a02:	68fb      	ldr	r3, [r7, #12]
}
 8005a04:	0018      	movs	r0, r3
 8005a06:	46bd      	mov	sp, r7
 8005a08:	b004      	add	sp, #16
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a14:	f001 fa8c 	bl	8006f30 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d102      	bne.n	8005a2a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005a24:	2301      	movs	r3, #1
 8005a26:	60fb      	str	r3, [r7, #12]
 8005a28:	e001      	b.n	8005a2e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a2e:	f001 fa91 	bl	8006f54 <vPortExitCritical>

	return xReturn;
 8005a32:	68fb      	ldr	r3, [r7, #12]
}
 8005a34:	0018      	movs	r0, r3
 8005a36:	46bd      	mov	sp, r7
 8005a38:	b004      	add	sp, #16
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a46:	2300      	movs	r3, #0
 8005a48:	60fb      	str	r3, [r7, #12]
 8005a4a:	e015      	b.n	8005a78 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005a4c:	4b0e      	ldr	r3, [pc, #56]	; (8005a88 <vQueueAddToRegistry+0x4c>)
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	00d2      	lsls	r2, r2, #3
 8005a52:	58d3      	ldr	r3, [r2, r3]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10c      	bne.n	8005a72 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005a58:	4b0b      	ldr	r3, [pc, #44]	; (8005a88 <vQueueAddToRegistry+0x4c>)
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	00d2      	lsls	r2, r2, #3
 8005a5e:	6839      	ldr	r1, [r7, #0]
 8005a60:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005a62:	4a09      	ldr	r2, [pc, #36]	; (8005a88 <vQueueAddToRegistry+0x4c>)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	00db      	lsls	r3, r3, #3
 8005a68:	18d3      	adds	r3, r2, r3
 8005a6a:	3304      	adds	r3, #4
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005a70:	e006      	b.n	8005a80 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	3301      	adds	r3, #1
 8005a76:	60fb      	str	r3, [r7, #12]
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2b07      	cmp	r3, #7
 8005a7c:	d9e6      	bls.n	8005a4c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005a7e:	46c0      	nop			; (mov r8, r8)
 8005a80:	46c0      	nop			; (mov r8, r8)
 8005a82:	46bd      	mov	sp, r7
 8005a84:	b004      	add	sp, #16
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	20000994 	.word	0x20000994

08005a8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b086      	sub	sp, #24
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005a9c:	f001 fa48 	bl	8006f30 <vPortEnterCritical>
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	2244      	movs	r2, #68	; 0x44
 8005aa4:	5c9b      	ldrb	r3, [r3, r2]
 8005aa6:	b25b      	sxtb	r3, r3
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	d103      	bne.n	8005ab4 <vQueueWaitForMessageRestricted+0x28>
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	2244      	movs	r2, #68	; 0x44
 8005ab0:	2100      	movs	r1, #0
 8005ab2:	5499      	strb	r1, [r3, r2]
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	2245      	movs	r2, #69	; 0x45
 8005ab8:	5c9b      	ldrb	r3, [r3, r2]
 8005aba:	b25b      	sxtb	r3, r3
 8005abc:	3301      	adds	r3, #1
 8005abe:	d103      	bne.n	8005ac8 <vQueueWaitForMessageRestricted+0x3c>
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	2245      	movs	r2, #69	; 0x45
 8005ac4:	2100      	movs	r1, #0
 8005ac6:	5499      	strb	r1, [r3, r2]
 8005ac8:	f001 fa44 	bl	8006f54 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d106      	bne.n	8005ae2 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	3324      	adds	r3, #36	; 0x24
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	68b9      	ldr	r1, [r7, #8]
 8005adc:	0018      	movs	r0, r3
 8005ade:	f000 fbf3 	bl	80062c8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	0018      	movs	r0, r3
 8005ae6:	f7ff ff1d 	bl	8005924 <prvUnlockQueue>
	}
 8005aea:	46c0      	nop			; (mov r8, r8)
 8005aec:	46bd      	mov	sp, r7
 8005aee:	b006      	add	sp, #24
 8005af0:	bd80      	pop	{r7, pc}

08005af2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005af2:	b590      	push	{r4, r7, lr}
 8005af4:	b08d      	sub	sp, #52	; 0x34
 8005af6:	af04      	add	r7, sp, #16
 8005af8:	60f8      	str	r0, [r7, #12]
 8005afa:	60b9      	str	r1, [r7, #8]
 8005afc:	607a      	str	r2, [r7, #4]
 8005afe:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d101      	bne.n	8005b0a <xTaskCreateStatic+0x18>
 8005b06:	b672      	cpsid	i
 8005b08:	e7fe      	b.n	8005b08 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8005b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d101      	bne.n	8005b14 <xTaskCreateStatic+0x22>
 8005b10:	b672      	cpsid	i
 8005b12:	e7fe      	b.n	8005b12 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005b14:	23a8      	movs	r3, #168	; 0xa8
 8005b16:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	2ba8      	cmp	r3, #168	; 0xa8
 8005b1c:	d001      	beq.n	8005b22 <xTaskCreateStatic+0x30>
 8005b1e:	b672      	cpsid	i
 8005b20:	e7fe      	b.n	8005b20 <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005b22:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d020      	beq.n	8005b6c <xTaskCreateStatic+0x7a>
 8005b2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d01d      	beq.n	8005b6c <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b32:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b38:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	22a5      	movs	r2, #165	; 0xa5
 8005b3e:	2102      	movs	r1, #2
 8005b40:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005b42:	683c      	ldr	r4, [r7, #0]
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	68b9      	ldr	r1, [r7, #8]
 8005b48:	68f8      	ldr	r0, [r7, #12]
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	9303      	str	r3, [sp, #12]
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	9302      	str	r3, [sp, #8]
 8005b52:	2318      	movs	r3, #24
 8005b54:	18fb      	adds	r3, r7, r3
 8005b56:	9301      	str	r3, [sp, #4]
 8005b58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	0023      	movs	r3, r4
 8005b5e:	f000 f859 	bl	8005c14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	0018      	movs	r0, r3
 8005b66:	f000 f8f5 	bl	8005d54 <prvAddNewTaskToReadyList>
 8005b6a:	e001      	b.n	8005b70 <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005b70:	69bb      	ldr	r3, [r7, #24]
	}
 8005b72:	0018      	movs	r0, r3
 8005b74:	46bd      	mov	sp, r7
 8005b76:	b009      	add	sp, #36	; 0x24
 8005b78:	bd90      	pop	{r4, r7, pc}

08005b7a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b7a:	b590      	push	{r4, r7, lr}
 8005b7c:	b08d      	sub	sp, #52	; 0x34
 8005b7e:	af04      	add	r7, sp, #16
 8005b80:	60f8      	str	r0, [r7, #12]
 8005b82:	60b9      	str	r1, [r7, #8]
 8005b84:	603b      	str	r3, [r7, #0]
 8005b86:	1dbb      	adds	r3, r7, #6
 8005b88:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005b8a:	1dbb      	adds	r3, r7, #6
 8005b8c:	881b      	ldrh	r3, [r3, #0]
 8005b8e:	009b      	lsls	r3, r3, #2
 8005b90:	0018      	movs	r0, r3
 8005b92:	f001 fa65 	bl	8007060 <pvPortMalloc>
 8005b96:	0003      	movs	r3, r0
 8005b98:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d010      	beq.n	8005bc2 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005ba0:	20a8      	movs	r0, #168	; 0xa8
 8005ba2:	f001 fa5d 	bl	8007060 <pvPortMalloc>
 8005ba6:	0003      	movs	r3, r0
 8005ba8:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d003      	beq.n	8005bb8 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005bb0:	69fb      	ldr	r3, [r7, #28]
 8005bb2:	697a      	ldr	r2, [r7, #20]
 8005bb4:	631a      	str	r2, [r3, #48]	; 0x30
 8005bb6:	e006      	b.n	8005bc6 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	0018      	movs	r0, r3
 8005bbc:	f001 fafc 	bl	80071b8 <vPortFree>
 8005bc0:	e001      	b.n	8005bc6 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d01a      	beq.n	8005c02 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005bcc:	69fb      	ldr	r3, [r7, #28]
 8005bce:	22a5      	movs	r2, #165	; 0xa5
 8005bd0:	2100      	movs	r1, #0
 8005bd2:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005bd4:	1dbb      	adds	r3, r7, #6
 8005bd6:	881a      	ldrh	r2, [r3, #0]
 8005bd8:	683c      	ldr	r4, [r7, #0]
 8005bda:	68b9      	ldr	r1, [r7, #8]
 8005bdc:	68f8      	ldr	r0, [r7, #12]
 8005bde:	2300      	movs	r3, #0
 8005be0:	9303      	str	r3, [sp, #12]
 8005be2:	69fb      	ldr	r3, [r7, #28]
 8005be4:	9302      	str	r3, [sp, #8]
 8005be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005be8:	9301      	str	r3, [sp, #4]
 8005bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bec:	9300      	str	r3, [sp, #0]
 8005bee:	0023      	movs	r3, r4
 8005bf0:	f000 f810 	bl	8005c14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	0018      	movs	r0, r3
 8005bf8:	f000 f8ac 	bl	8005d54 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	61bb      	str	r3, [r7, #24]
 8005c00:	e002      	b.n	8005c08 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005c02:	2301      	movs	r3, #1
 8005c04:	425b      	negs	r3, r3
 8005c06:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005c08:	69bb      	ldr	r3, [r7, #24]
	}
 8005c0a:	0018      	movs	r0, r3
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	b009      	add	sp, #36	; 0x24
 8005c10:	bd90      	pop	{r4, r7, pc}
	...

08005c14 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b086      	sub	sp, #24
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	60b9      	str	r1, [r7, #8]
 8005c1e:	607a      	str	r2, [r7, #4]
 8005c20:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c24:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	001a      	movs	r2, r3
 8005c2c:	21a5      	movs	r1, #165	; 0xa5
 8005c2e:	f001 fbc9 	bl	80073c4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4942      	ldr	r1, [pc, #264]	; (8005d44 <prvInitialiseNewTask+0x130>)
 8005c3a:	468c      	mov	ip, r1
 8005c3c:	4463      	add	r3, ip
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	18d3      	adds	r3, r2, r3
 8005c42:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	2207      	movs	r2, #7
 8005c48:	4393      	bics	r3, r2
 8005c4a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	2207      	movs	r2, #7
 8005c50:	4013      	ands	r3, r2
 8005c52:	d001      	beq.n	8005c58 <prvInitialiseNewTask+0x44>
 8005c54:	b672      	cpsid	i
 8005c56:	e7fe      	b.n	8005c56 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d020      	beq.n	8005ca0 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c5e:	2300      	movs	r3, #0
 8005c60:	617b      	str	r3, [r7, #20]
 8005c62:	e013      	b.n	8005c8c <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c64:	68ba      	ldr	r2, [r7, #8]
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	18d3      	adds	r3, r2, r3
 8005c6a:	7818      	ldrb	r0, [r3, #0]
 8005c6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c6e:	2134      	movs	r1, #52	; 0x34
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	18d3      	adds	r3, r2, r3
 8005c74:	185b      	adds	r3, r3, r1
 8005c76:	1c02      	adds	r2, r0, #0
 8005c78:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005c7a:	68ba      	ldr	r2, [r7, #8]
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	18d3      	adds	r3, r2, r3
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d006      	beq.n	8005c94 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	3301      	adds	r3, #1
 8005c8a:	617b      	str	r3, [r7, #20]
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	2b0f      	cmp	r3, #15
 8005c90:	d9e8      	bls.n	8005c64 <prvInitialiseNewTask+0x50>
 8005c92:	e000      	b.n	8005c96 <prvInitialiseNewTask+0x82>
			{
				break;
 8005c94:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c98:	2243      	movs	r2, #67	; 0x43
 8005c9a:	2100      	movs	r1, #0
 8005c9c:	5499      	strb	r1, [r3, r2]
 8005c9e:	e003      	b.n	8005ca8 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ca2:	2234      	movs	r2, #52	; 0x34
 8005ca4:	2100      	movs	r1, #0
 8005ca6:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ca8:	6a3b      	ldr	r3, [r7, #32]
 8005caa:	2b37      	cmp	r3, #55	; 0x37
 8005cac:	d901      	bls.n	8005cb2 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005cae:	2337      	movs	r3, #55	; 0x37
 8005cb0:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cb4:	6a3a      	ldr	r2, [r7, #32]
 8005cb6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cba:	6a3a      	ldr	r2, [r7, #32]
 8005cbc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cc6:	3304      	adds	r3, #4
 8005cc8:	0018      	movs	r0, r3
 8005cca:	f7ff fa5b 	bl	8005184 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cd0:	3318      	adds	r3, #24
 8005cd2:	0018      	movs	r0, r3
 8005cd4:	f7ff fa56 	bl	8005184 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005cdc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cde:	6a3b      	ldr	r3, [r7, #32]
 8005ce0:	2238      	movs	r2, #56	; 0x38
 8005ce2:	1ad2      	subs	r2, r2, r3
 8005ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ce6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005cec:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf0:	22a0      	movs	r2, #160	; 0xa0
 8005cf2:	2100      	movs	r1, #0
 8005cf4:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf8:	22a4      	movs	r2, #164	; 0xa4
 8005cfa:	2100      	movs	r1, #0
 8005cfc:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d00:	3354      	adds	r3, #84	; 0x54
 8005d02:	224c      	movs	r2, #76	; 0x4c
 8005d04:	2100      	movs	r1, #0
 8005d06:	0018      	movs	r0, r3
 8005d08:	f001 fb5c 	bl	80073c4 <memset>
 8005d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d0e:	4a0e      	ldr	r2, [pc, #56]	; (8005d48 <prvInitialiseNewTask+0x134>)
 8005d10:	659a      	str	r2, [r3, #88]	; 0x58
 8005d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d14:	4a0d      	ldr	r2, [pc, #52]	; (8005d4c <prvInitialiseNewTask+0x138>)
 8005d16:	65da      	str	r2, [r3, #92]	; 0x5c
 8005d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d1a:	4a0d      	ldr	r2, [pc, #52]	; (8005d50 <prvInitialiseNewTask+0x13c>)
 8005d1c:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	68f9      	ldr	r1, [r7, #12]
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	0018      	movs	r0, r3
 8005d26:	f001 f86b 	bl	8006e00 <pxPortInitialiseStack>
 8005d2a:	0002      	movs	r2, r0
 8005d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d2e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d002      	beq.n	8005d3c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d3a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d3c:	46c0      	nop			; (mov r8, r8)
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	b006      	add	sp, #24
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	3fffffff 	.word	0x3fffffff
 8005d48:	20001c20 	.word	0x20001c20
 8005d4c:	20001c88 	.word	0x20001c88
 8005d50:	20001cf0 	.word	0x20001cf0

08005d54 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b082      	sub	sp, #8
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d5c:	f001 f8e8 	bl	8006f30 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d60:	4b2a      	ldr	r3, [pc, #168]	; (8005e0c <prvAddNewTaskToReadyList+0xb8>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	1c5a      	adds	r2, r3, #1
 8005d66:	4b29      	ldr	r3, [pc, #164]	; (8005e0c <prvAddNewTaskToReadyList+0xb8>)
 8005d68:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8005d6a:	4b29      	ldr	r3, [pc, #164]	; (8005e10 <prvAddNewTaskToReadyList+0xbc>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d109      	bne.n	8005d86 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d72:	4b27      	ldr	r3, [pc, #156]	; (8005e10 <prvAddNewTaskToReadyList+0xbc>)
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d78:	4b24      	ldr	r3, [pc, #144]	; (8005e0c <prvAddNewTaskToReadyList+0xb8>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d110      	bne.n	8005da2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d80:	f000 fba2 	bl	80064c8 <prvInitialiseTaskLists>
 8005d84:	e00d      	b.n	8005da2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d86:	4b23      	ldr	r3, [pc, #140]	; (8005e14 <prvAddNewTaskToReadyList+0xc0>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d109      	bne.n	8005da2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d8e:	4b20      	ldr	r3, [pc, #128]	; (8005e10 <prvAddNewTaskToReadyList+0xbc>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d802      	bhi.n	8005da2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d9c:	4b1c      	ldr	r3, [pc, #112]	; (8005e10 <prvAddNewTaskToReadyList+0xbc>)
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005da2:	4b1d      	ldr	r3, [pc, #116]	; (8005e18 <prvAddNewTaskToReadyList+0xc4>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	1c5a      	adds	r2, r3, #1
 8005da8:	4b1b      	ldr	r3, [pc, #108]	; (8005e18 <prvAddNewTaskToReadyList+0xc4>)
 8005daa:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005dac:	4b1a      	ldr	r3, [pc, #104]	; (8005e18 <prvAddNewTaskToReadyList+0xc4>)
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005db8:	4b18      	ldr	r3, [pc, #96]	; (8005e1c <prvAddNewTaskToReadyList+0xc8>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d903      	bls.n	8005dc8 <prvAddNewTaskToReadyList+0x74>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc4:	4b15      	ldr	r3, [pc, #84]	; (8005e1c <prvAddNewTaskToReadyList+0xc8>)
 8005dc6:	601a      	str	r2, [r3, #0]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dcc:	0013      	movs	r3, r2
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	189b      	adds	r3, r3, r2
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	4a12      	ldr	r2, [pc, #72]	; (8005e20 <prvAddNewTaskToReadyList+0xcc>)
 8005dd6:	189a      	adds	r2, r3, r2
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	3304      	adds	r3, #4
 8005ddc:	0019      	movs	r1, r3
 8005dde:	0010      	movs	r0, r2
 8005de0:	f7ff f9db 	bl	800519a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005de4:	f001 f8b6 	bl	8006f54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005de8:	4b0a      	ldr	r3, [pc, #40]	; (8005e14 <prvAddNewTaskToReadyList+0xc0>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d008      	beq.n	8005e02 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005df0:	4b07      	ldr	r3, [pc, #28]	; (8005e10 <prvAddNewTaskToReadyList+0xbc>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d201      	bcs.n	8005e02 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005dfe:	f001 f887 	bl	8006f10 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e02:	46c0      	nop			; (mov r8, r8)
 8005e04:	46bd      	mov	sp, r7
 8005e06:	b002      	add	sp, #8
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	46c0      	nop			; (mov r8, r8)
 8005e0c:	20000ea8 	.word	0x20000ea8
 8005e10:	200009d4 	.word	0x200009d4
 8005e14:	20000eb4 	.word	0x20000eb4
 8005e18:	20000ec4 	.word	0x20000ec4
 8005e1c:	20000eb0 	.word	0x20000eb0
 8005e20:	200009d8 	.word	0x200009d8

08005e24 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d010      	beq.n	8005e58 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005e36:	4b0d      	ldr	r3, [pc, #52]	; (8005e6c <vTaskDelay+0x48>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d001      	beq.n	8005e42 <vTaskDelay+0x1e>
 8005e3e:	b672      	cpsid	i
 8005e40:	e7fe      	b.n	8005e40 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8005e42:	f000 f873 	bl	8005f2c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2100      	movs	r1, #0
 8005e4a:	0018      	movs	r0, r3
 8005e4c:	f000 fc72 	bl	8006734 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e50:	f000 f878 	bl	8005f44 <xTaskResumeAll>
 8005e54:	0003      	movs	r3, r0
 8005e56:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d101      	bne.n	8005e62 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8005e5e:	f001 f857 	bl	8006f10 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e62:	46c0      	nop			; (mov r8, r8)
 8005e64:	46bd      	mov	sp, r7
 8005e66:	b004      	add	sp, #16
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	46c0      	nop			; (mov r8, r8)
 8005e6c:	20000ed0 	.word	0x20000ed0

08005e70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e70:	b590      	push	{r4, r7, lr}
 8005e72:	b089      	sub	sp, #36	; 0x24
 8005e74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e76:	2300      	movs	r3, #0
 8005e78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e7e:	003a      	movs	r2, r7
 8005e80:	1d39      	adds	r1, r7, #4
 8005e82:	2308      	movs	r3, #8
 8005e84:	18fb      	adds	r3, r7, r3
 8005e86:	0018      	movs	r0, r3
 8005e88:	f7ff f92e 	bl	80050e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005e8c:	683c      	ldr	r4, [r7, #0]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	68ba      	ldr	r2, [r7, #8]
 8005e92:	491e      	ldr	r1, [pc, #120]	; (8005f0c <vTaskStartScheduler+0x9c>)
 8005e94:	481e      	ldr	r0, [pc, #120]	; (8005f10 <vTaskStartScheduler+0xa0>)
 8005e96:	9202      	str	r2, [sp, #8]
 8005e98:	9301      	str	r3, [sp, #4]
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	9300      	str	r3, [sp, #0]
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	0022      	movs	r2, r4
 8005ea2:	f7ff fe26 	bl	8005af2 <xTaskCreateStatic>
 8005ea6:	0002      	movs	r2, r0
 8005ea8:	4b1a      	ldr	r3, [pc, #104]	; (8005f14 <vTaskStartScheduler+0xa4>)
 8005eaa:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005eac:	4b19      	ldr	r3, [pc, #100]	; (8005f14 <vTaskStartScheduler+0xa4>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	60fb      	str	r3, [r7, #12]
 8005eb8:	e001      	b.n	8005ebe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d103      	bne.n	8005ecc <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8005ec4:	f000 fc8a 	bl	80067dc <xTimerCreateTimerTask>
 8005ec8:	0003      	movs	r3, r0
 8005eca:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d113      	bne.n	8005efa <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8005ed2:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005ed4:	4b10      	ldr	r3, [pc, #64]	; (8005f18 <vTaskStartScheduler+0xa8>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	3354      	adds	r3, #84	; 0x54
 8005eda:	001a      	movs	r2, r3
 8005edc:	4b0f      	ldr	r3, [pc, #60]	; (8005f1c <vTaskStartScheduler+0xac>)
 8005ede:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005ee0:	4b0f      	ldr	r3, [pc, #60]	; (8005f20 <vTaskStartScheduler+0xb0>)
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	4252      	negs	r2, r2
 8005ee6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005ee8:	4b0e      	ldr	r3, [pc, #56]	; (8005f24 <vTaskStartScheduler+0xb4>)
 8005eea:	2201      	movs	r2, #1
 8005eec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005eee:	4b0e      	ldr	r3, [pc, #56]	; (8005f28 <vTaskStartScheduler+0xb8>)
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005ef4:	f000 ffe8 	bl	8006ec8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005ef8:	e004      	b.n	8005f04 <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	3301      	adds	r3, #1
 8005efe:	d101      	bne.n	8005f04 <vTaskStartScheduler+0x94>
 8005f00:	b672      	cpsid	i
 8005f02:	e7fe      	b.n	8005f02 <vTaskStartScheduler+0x92>
}
 8005f04:	46c0      	nop			; (mov r8, r8)
 8005f06:	46bd      	mov	sp, r7
 8005f08:	b005      	add	sp, #20
 8005f0a:	bd90      	pop	{r4, r7, pc}
 8005f0c:	080075c8 	.word	0x080075c8
 8005f10:	080064a9 	.word	0x080064a9
 8005f14:	20000ecc 	.word	0x20000ecc
 8005f18:	200009d4 	.word	0x200009d4
 8005f1c:	2000005c 	.word	0x2000005c
 8005f20:	20000ec8 	.word	0x20000ec8
 8005f24:	20000eb4 	.word	0x20000eb4
 8005f28:	20000eac 	.word	0x20000eac

08005f2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005f30:	4b03      	ldr	r3, [pc, #12]	; (8005f40 <vTaskSuspendAll+0x14>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	1c5a      	adds	r2, r3, #1
 8005f36:	4b02      	ldr	r3, [pc, #8]	; (8005f40 <vTaskSuspendAll+0x14>)
 8005f38:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005f3a:	46c0      	nop			; (mov r8, r8)
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	20000ed0 	.word	0x20000ed0

08005f44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f52:	4b3a      	ldr	r3, [pc, #232]	; (800603c <xTaskResumeAll+0xf8>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d101      	bne.n	8005f5e <xTaskResumeAll+0x1a>
 8005f5a:	b672      	cpsid	i
 8005f5c:	e7fe      	b.n	8005f5c <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f5e:	f000 ffe7 	bl	8006f30 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f62:	4b36      	ldr	r3, [pc, #216]	; (800603c <xTaskResumeAll+0xf8>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	1e5a      	subs	r2, r3, #1
 8005f68:	4b34      	ldr	r3, [pc, #208]	; (800603c <xTaskResumeAll+0xf8>)
 8005f6a:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f6c:	4b33      	ldr	r3, [pc, #204]	; (800603c <xTaskResumeAll+0xf8>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d15b      	bne.n	800602c <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005f74:	4b32      	ldr	r3, [pc, #200]	; (8006040 <xTaskResumeAll+0xfc>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d057      	beq.n	800602c <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f7c:	e02f      	b.n	8005fde <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f7e:	4b31      	ldr	r3, [pc, #196]	; (8006044 <xTaskResumeAll+0x100>)
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	3318      	adds	r3, #24
 8005f8a:	0018      	movs	r0, r3
 8005f8c:	f7ff f95d 	bl	800524a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	3304      	adds	r3, #4
 8005f94:	0018      	movs	r0, r3
 8005f96:	f7ff f958 	bl	800524a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f9e:	4b2a      	ldr	r3, [pc, #168]	; (8006048 <xTaskResumeAll+0x104>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d903      	bls.n	8005fae <xTaskResumeAll+0x6a>
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005faa:	4b27      	ldr	r3, [pc, #156]	; (8006048 <xTaskResumeAll+0x104>)
 8005fac:	601a      	str	r2, [r3, #0]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fb2:	0013      	movs	r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	189b      	adds	r3, r3, r2
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	4a24      	ldr	r2, [pc, #144]	; (800604c <xTaskResumeAll+0x108>)
 8005fbc:	189a      	adds	r2, r3, r2
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	3304      	adds	r3, #4
 8005fc2:	0019      	movs	r1, r3
 8005fc4:	0010      	movs	r0, r2
 8005fc6:	f7ff f8e8 	bl	800519a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fce:	4b20      	ldr	r3, [pc, #128]	; (8006050 <xTaskResumeAll+0x10c>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d302      	bcc.n	8005fde <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8005fd8:	4b1e      	ldr	r3, [pc, #120]	; (8006054 <xTaskResumeAll+0x110>)
 8005fda:	2201      	movs	r2, #1
 8005fdc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fde:	4b19      	ldr	r3, [pc, #100]	; (8006044 <xTaskResumeAll+0x100>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1cb      	bne.n	8005f7e <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d001      	beq.n	8005ff0 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005fec:	f000 fb0c 	bl	8006608 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005ff0:	4b19      	ldr	r3, [pc, #100]	; (8006058 <xTaskResumeAll+0x114>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00f      	beq.n	800601c <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ffc:	f000 f83c 	bl	8006078 <xTaskIncrementTick>
 8006000:	1e03      	subs	r3, r0, #0
 8006002:	d002      	beq.n	800600a <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8006004:	4b13      	ldr	r3, [pc, #76]	; (8006054 <xTaskResumeAll+0x110>)
 8006006:	2201      	movs	r2, #1
 8006008:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	3b01      	subs	r3, #1
 800600e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d1f2      	bne.n	8005ffc <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 8006016:	4b10      	ldr	r3, [pc, #64]	; (8006058 <xTaskResumeAll+0x114>)
 8006018:	2200      	movs	r2, #0
 800601a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800601c:	4b0d      	ldr	r3, [pc, #52]	; (8006054 <xTaskResumeAll+0x110>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d003      	beq.n	800602c <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006024:	2301      	movs	r3, #1
 8006026:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006028:	f000 ff72 	bl	8006f10 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800602c:	f000 ff92 	bl	8006f54 <vPortExitCritical>

	return xAlreadyYielded;
 8006030:	68bb      	ldr	r3, [r7, #8]
}
 8006032:	0018      	movs	r0, r3
 8006034:	46bd      	mov	sp, r7
 8006036:	b004      	add	sp, #16
 8006038:	bd80      	pop	{r7, pc}
 800603a:	46c0      	nop			; (mov r8, r8)
 800603c:	20000ed0 	.word	0x20000ed0
 8006040:	20000ea8 	.word	0x20000ea8
 8006044:	20000e68 	.word	0x20000e68
 8006048:	20000eb0 	.word	0x20000eb0
 800604c:	200009d8 	.word	0x200009d8
 8006050:	200009d4 	.word	0x200009d4
 8006054:	20000ebc 	.word	0x20000ebc
 8006058:	20000eb8 	.word	0x20000eb8

0800605c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006062:	4b04      	ldr	r3, [pc, #16]	; (8006074 <xTaskGetTickCount+0x18>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006068:	687b      	ldr	r3, [r7, #4]
}
 800606a:	0018      	movs	r0, r3
 800606c:	46bd      	mov	sp, r7
 800606e:	b002      	add	sp, #8
 8006070:	bd80      	pop	{r7, pc}
 8006072:	46c0      	nop			; (mov r8, r8)
 8006074:	20000eac 	.word	0x20000eac

08006078 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b086      	sub	sp, #24
 800607c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800607e:	2300      	movs	r3, #0
 8006080:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006082:	4b4a      	ldr	r3, [pc, #296]	; (80061ac <xTaskIncrementTick+0x134>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d000      	beq.n	800608c <xTaskIncrementTick+0x14>
 800608a:	e084      	b.n	8006196 <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800608c:	4b48      	ldr	r3, [pc, #288]	; (80061b0 <xTaskIncrementTick+0x138>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	3301      	adds	r3, #1
 8006092:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006094:	4b46      	ldr	r3, [pc, #280]	; (80061b0 <xTaskIncrementTick+0x138>)
 8006096:	693a      	ldr	r2, [r7, #16]
 8006098:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d117      	bne.n	80060d0 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 80060a0:	4b44      	ldr	r3, [pc, #272]	; (80061b4 <xTaskIncrementTick+0x13c>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d001      	beq.n	80060ae <xTaskIncrementTick+0x36>
 80060aa:	b672      	cpsid	i
 80060ac:	e7fe      	b.n	80060ac <xTaskIncrementTick+0x34>
 80060ae:	4b41      	ldr	r3, [pc, #260]	; (80061b4 <xTaskIncrementTick+0x13c>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	60fb      	str	r3, [r7, #12]
 80060b4:	4b40      	ldr	r3, [pc, #256]	; (80061b8 <xTaskIncrementTick+0x140>)
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	4b3e      	ldr	r3, [pc, #248]	; (80061b4 <xTaskIncrementTick+0x13c>)
 80060ba:	601a      	str	r2, [r3, #0]
 80060bc:	4b3e      	ldr	r3, [pc, #248]	; (80061b8 <xTaskIncrementTick+0x140>)
 80060be:	68fa      	ldr	r2, [r7, #12]
 80060c0:	601a      	str	r2, [r3, #0]
 80060c2:	4b3e      	ldr	r3, [pc, #248]	; (80061bc <xTaskIncrementTick+0x144>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	1c5a      	adds	r2, r3, #1
 80060c8:	4b3c      	ldr	r3, [pc, #240]	; (80061bc <xTaskIncrementTick+0x144>)
 80060ca:	601a      	str	r2, [r3, #0]
 80060cc:	f000 fa9c 	bl	8006608 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80060d0:	4b3b      	ldr	r3, [pc, #236]	; (80061c0 <xTaskIncrementTick+0x148>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	693a      	ldr	r2, [r7, #16]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d349      	bcc.n	800616e <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060da:	4b36      	ldr	r3, [pc, #216]	; (80061b4 <xTaskIncrementTick+0x13c>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d104      	bne.n	80060ee <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060e4:	4b36      	ldr	r3, [pc, #216]	; (80061c0 <xTaskIncrementTick+0x148>)
 80060e6:	2201      	movs	r2, #1
 80060e8:	4252      	negs	r2, r2
 80060ea:	601a      	str	r2, [r3, #0]
					break;
 80060ec:	e03f      	b.n	800616e <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060ee:	4b31      	ldr	r3, [pc, #196]	; (80061b4 <xTaskIncrementTick+0x13c>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	429a      	cmp	r2, r3
 8006104:	d203      	bcs.n	800610e <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006106:	4b2e      	ldr	r3, [pc, #184]	; (80061c0 <xTaskIncrementTick+0x148>)
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800610c:	e02f      	b.n	800616e <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	3304      	adds	r3, #4
 8006112:	0018      	movs	r0, r3
 8006114:	f7ff f899 	bl	800524a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800611c:	2b00      	cmp	r3, #0
 800611e:	d004      	beq.n	800612a <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	3318      	adds	r3, #24
 8006124:	0018      	movs	r0, r3
 8006126:	f7ff f890 	bl	800524a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800612e:	4b25      	ldr	r3, [pc, #148]	; (80061c4 <xTaskIncrementTick+0x14c>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	429a      	cmp	r2, r3
 8006134:	d903      	bls.n	800613e <xTaskIncrementTick+0xc6>
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800613a:	4b22      	ldr	r3, [pc, #136]	; (80061c4 <xTaskIncrementTick+0x14c>)
 800613c:	601a      	str	r2, [r3, #0]
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006142:	0013      	movs	r3, r2
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	189b      	adds	r3, r3, r2
 8006148:	009b      	lsls	r3, r3, #2
 800614a:	4a1f      	ldr	r2, [pc, #124]	; (80061c8 <xTaskIncrementTick+0x150>)
 800614c:	189a      	adds	r2, r3, r2
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	3304      	adds	r3, #4
 8006152:	0019      	movs	r1, r3
 8006154:	0010      	movs	r0, r2
 8006156:	f7ff f820 	bl	800519a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800615e:	4b1b      	ldr	r3, [pc, #108]	; (80061cc <xTaskIncrementTick+0x154>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006164:	429a      	cmp	r2, r3
 8006166:	d3b8      	bcc.n	80060da <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8006168:	2301      	movs	r3, #1
 800616a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800616c:	e7b5      	b.n	80060da <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800616e:	4b17      	ldr	r3, [pc, #92]	; (80061cc <xTaskIncrementTick+0x154>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006174:	4914      	ldr	r1, [pc, #80]	; (80061c8 <xTaskIncrementTick+0x150>)
 8006176:	0013      	movs	r3, r2
 8006178:	009b      	lsls	r3, r3, #2
 800617a:	189b      	adds	r3, r3, r2
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	585b      	ldr	r3, [r3, r1]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d901      	bls.n	8006188 <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 8006184:	2301      	movs	r3, #1
 8006186:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006188:	4b11      	ldr	r3, [pc, #68]	; (80061d0 <xTaskIncrementTick+0x158>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d007      	beq.n	80061a0 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 8006190:	2301      	movs	r3, #1
 8006192:	617b      	str	r3, [r7, #20]
 8006194:	e004      	b.n	80061a0 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006196:	4b0f      	ldr	r3, [pc, #60]	; (80061d4 <xTaskIncrementTick+0x15c>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	1c5a      	adds	r2, r3, #1
 800619c:	4b0d      	ldr	r3, [pc, #52]	; (80061d4 <xTaskIncrementTick+0x15c>)
 800619e:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80061a0:	697b      	ldr	r3, [r7, #20]
}
 80061a2:	0018      	movs	r0, r3
 80061a4:	46bd      	mov	sp, r7
 80061a6:	b006      	add	sp, #24
 80061a8:	bd80      	pop	{r7, pc}
 80061aa:	46c0      	nop			; (mov r8, r8)
 80061ac:	20000ed0 	.word	0x20000ed0
 80061b0:	20000eac 	.word	0x20000eac
 80061b4:	20000e60 	.word	0x20000e60
 80061b8:	20000e64 	.word	0x20000e64
 80061bc:	20000ec0 	.word	0x20000ec0
 80061c0:	20000ec8 	.word	0x20000ec8
 80061c4:	20000eb0 	.word	0x20000eb0
 80061c8:	200009d8 	.word	0x200009d8
 80061cc:	200009d4 	.word	0x200009d4
 80061d0:	20000ebc 	.word	0x20000ebc
 80061d4:	20000eb8 	.word	0x20000eb8

080061d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b082      	sub	sp, #8
 80061dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80061de:	4b25      	ldr	r3, [pc, #148]	; (8006274 <vTaskSwitchContext+0x9c>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d003      	beq.n	80061ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80061e6:	4b24      	ldr	r3, [pc, #144]	; (8006278 <vTaskSwitchContext+0xa0>)
 80061e8:	2201      	movs	r2, #1
 80061ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80061ec:	e03d      	b.n	800626a <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 80061ee:	4b22      	ldr	r3, [pc, #136]	; (8006278 <vTaskSwitchContext+0xa0>)
 80061f0:	2200      	movs	r2, #0
 80061f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061f4:	4b21      	ldr	r3, [pc, #132]	; (800627c <vTaskSwitchContext+0xa4>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	607b      	str	r3, [r7, #4]
 80061fa:	e007      	b.n	800620c <vTaskSwitchContext+0x34>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d101      	bne.n	8006206 <vTaskSwitchContext+0x2e>
 8006202:	b672      	cpsid	i
 8006204:	e7fe      	b.n	8006204 <vTaskSwitchContext+0x2c>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	3b01      	subs	r3, #1
 800620a:	607b      	str	r3, [r7, #4]
 800620c:	491c      	ldr	r1, [pc, #112]	; (8006280 <vTaskSwitchContext+0xa8>)
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	0013      	movs	r3, r2
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	189b      	adds	r3, r3, r2
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	585b      	ldr	r3, [r3, r1]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d0ee      	beq.n	80061fc <vTaskSwitchContext+0x24>
 800621e:	687a      	ldr	r2, [r7, #4]
 8006220:	0013      	movs	r3, r2
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	189b      	adds	r3, r3, r2
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	4a15      	ldr	r2, [pc, #84]	; (8006280 <vTaskSwitchContext+0xa8>)
 800622a:	189b      	adds	r3, r3, r2
 800622c:	603b      	str	r3, [r7, #0]
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	685a      	ldr	r2, [r3, #4]
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	605a      	str	r2, [r3, #4]
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	685a      	ldr	r2, [r3, #4]
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	3308      	adds	r3, #8
 8006240:	429a      	cmp	r2, r3
 8006242:	d104      	bne.n	800624e <vTaskSwitchContext+0x76>
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	685a      	ldr	r2, [r3, #4]
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	605a      	str	r2, [r3, #4]
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	68da      	ldr	r2, [r3, #12]
 8006254:	4b0b      	ldr	r3, [pc, #44]	; (8006284 <vTaskSwitchContext+0xac>)
 8006256:	601a      	str	r2, [r3, #0]
 8006258:	4b08      	ldr	r3, [pc, #32]	; (800627c <vTaskSwitchContext+0xa4>)
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800625e:	4b09      	ldr	r3, [pc, #36]	; (8006284 <vTaskSwitchContext+0xac>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	3354      	adds	r3, #84	; 0x54
 8006264:	001a      	movs	r2, r3
 8006266:	4b08      	ldr	r3, [pc, #32]	; (8006288 <vTaskSwitchContext+0xb0>)
 8006268:	601a      	str	r2, [r3, #0]
}
 800626a:	46c0      	nop			; (mov r8, r8)
 800626c:	46bd      	mov	sp, r7
 800626e:	b002      	add	sp, #8
 8006270:	bd80      	pop	{r7, pc}
 8006272:	46c0      	nop			; (mov r8, r8)
 8006274:	20000ed0 	.word	0x20000ed0
 8006278:	20000ebc 	.word	0x20000ebc
 800627c:	20000eb0 	.word	0x20000eb0
 8006280:	200009d8 	.word	0x200009d8
 8006284:	200009d4 	.word	0x200009d4
 8006288:	2000005c 	.word	0x2000005c

0800628c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b082      	sub	sp, #8
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d101      	bne.n	80062a0 <vTaskPlaceOnEventList+0x14>
 800629c:	b672      	cpsid	i
 800629e:	e7fe      	b.n	800629e <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062a0:	4b08      	ldr	r3, [pc, #32]	; (80062c4 <vTaskPlaceOnEventList+0x38>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	3318      	adds	r3, #24
 80062a6:	001a      	movs	r2, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	0011      	movs	r1, r2
 80062ac:	0018      	movs	r0, r3
 80062ae:	f7fe ff96 	bl	80051de <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	2101      	movs	r1, #1
 80062b6:	0018      	movs	r0, r3
 80062b8:	f000 fa3c 	bl	8006734 <prvAddCurrentTaskToDelayedList>
}
 80062bc:	46c0      	nop			; (mov r8, r8)
 80062be:	46bd      	mov	sp, r7
 80062c0:	b002      	add	sp, #8
 80062c2:	bd80      	pop	{r7, pc}
 80062c4:	200009d4 	.word	0x200009d4

080062c8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d101      	bne.n	80062de <vTaskPlaceOnEventListRestricted+0x16>
 80062da:	b672      	cpsid	i
 80062dc:	e7fe      	b.n	80062dc <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062de:	4b0c      	ldr	r3, [pc, #48]	; (8006310 <vTaskPlaceOnEventListRestricted+0x48>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	3318      	adds	r3, #24
 80062e4:	001a      	movs	r2, r3
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	0011      	movs	r1, r2
 80062ea:	0018      	movs	r0, r3
 80062ec:	f7fe ff55 	bl	800519a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d002      	beq.n	80062fc <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 80062f6:	2301      	movs	r3, #1
 80062f8:	425b      	negs	r3, r3
 80062fa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	0011      	movs	r1, r2
 8006302:	0018      	movs	r0, r3
 8006304:	f000 fa16 	bl	8006734 <prvAddCurrentTaskToDelayedList>
	}
 8006308:	46c0      	nop			; (mov r8, r8)
 800630a:	46bd      	mov	sp, r7
 800630c:	b004      	add	sp, #16
 800630e:	bd80      	pop	{r7, pc}
 8006310:	200009d4 	.word	0x200009d4

08006314 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	68db      	ldr	r3, [r3, #12]
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d101      	bne.n	800632e <xTaskRemoveFromEventList+0x1a>
 800632a:	b672      	cpsid	i
 800632c:	e7fe      	b.n	800632c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	3318      	adds	r3, #24
 8006332:	0018      	movs	r0, r3
 8006334:	f7fe ff89 	bl	800524a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006338:	4b1e      	ldr	r3, [pc, #120]	; (80063b4 <xTaskRemoveFromEventList+0xa0>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d11d      	bne.n	800637c <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	3304      	adds	r3, #4
 8006344:	0018      	movs	r0, r3
 8006346:	f7fe ff80 	bl	800524a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800634e:	4b1a      	ldr	r3, [pc, #104]	; (80063b8 <xTaskRemoveFromEventList+0xa4>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	429a      	cmp	r2, r3
 8006354:	d903      	bls.n	800635e <xTaskRemoveFromEventList+0x4a>
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800635a:	4b17      	ldr	r3, [pc, #92]	; (80063b8 <xTaskRemoveFromEventList+0xa4>)
 800635c:	601a      	str	r2, [r3, #0]
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006362:	0013      	movs	r3, r2
 8006364:	009b      	lsls	r3, r3, #2
 8006366:	189b      	adds	r3, r3, r2
 8006368:	009b      	lsls	r3, r3, #2
 800636a:	4a14      	ldr	r2, [pc, #80]	; (80063bc <xTaskRemoveFromEventList+0xa8>)
 800636c:	189a      	adds	r2, r3, r2
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	3304      	adds	r3, #4
 8006372:	0019      	movs	r1, r3
 8006374:	0010      	movs	r0, r2
 8006376:	f7fe ff10 	bl	800519a <vListInsertEnd>
 800637a:	e007      	b.n	800638c <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	3318      	adds	r3, #24
 8006380:	001a      	movs	r2, r3
 8006382:	4b0f      	ldr	r3, [pc, #60]	; (80063c0 <xTaskRemoveFromEventList+0xac>)
 8006384:	0011      	movs	r1, r2
 8006386:	0018      	movs	r0, r3
 8006388:	f7fe ff07 	bl	800519a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006390:	4b0c      	ldr	r3, [pc, #48]	; (80063c4 <xTaskRemoveFromEventList+0xb0>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006396:	429a      	cmp	r2, r3
 8006398:	d905      	bls.n	80063a6 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800639a:	2301      	movs	r3, #1
 800639c:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800639e:	4b0a      	ldr	r3, [pc, #40]	; (80063c8 <xTaskRemoveFromEventList+0xb4>)
 80063a0:	2201      	movs	r2, #1
 80063a2:	601a      	str	r2, [r3, #0]
 80063a4:	e001      	b.n	80063aa <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 80063a6:	2300      	movs	r3, #0
 80063a8:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80063aa:	68fb      	ldr	r3, [r7, #12]
}
 80063ac:	0018      	movs	r0, r3
 80063ae:	46bd      	mov	sp, r7
 80063b0:	b004      	add	sp, #16
 80063b2:	bd80      	pop	{r7, pc}
 80063b4:	20000ed0 	.word	0x20000ed0
 80063b8:	20000eb0 	.word	0x20000eb0
 80063bc:	200009d8 	.word	0x200009d8
 80063c0:	20000e68 	.word	0x20000e68
 80063c4:	200009d4 	.word	0x200009d4
 80063c8:	20000ebc 	.word	0x20000ebc

080063cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80063d4:	4b05      	ldr	r3, [pc, #20]	; (80063ec <vTaskInternalSetTimeOutState+0x20>)
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80063dc:	4b04      	ldr	r3, [pc, #16]	; (80063f0 <vTaskInternalSetTimeOutState+0x24>)
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	605a      	str	r2, [r3, #4]
}
 80063e4:	46c0      	nop			; (mov r8, r8)
 80063e6:	46bd      	mov	sp, r7
 80063e8:	b002      	add	sp, #8
 80063ea:	bd80      	pop	{r7, pc}
 80063ec:	20000ec0 	.word	0x20000ec0
 80063f0:	20000eac 	.word	0x20000eac

080063f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b086      	sub	sp, #24
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d101      	bne.n	8006408 <xTaskCheckForTimeOut+0x14>
 8006404:	b672      	cpsid	i
 8006406:	e7fe      	b.n	8006406 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <xTaskCheckForTimeOut+0x1e>
 800640e:	b672      	cpsid	i
 8006410:	e7fe      	b.n	8006410 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 8006412:	f000 fd8d 	bl	8006f30 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006416:	4b1d      	ldr	r3, [pc, #116]	; (800648c <xTaskCheckForTimeOut+0x98>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	693a      	ldr	r2, [r7, #16]
 8006422:	1ad3      	subs	r3, r2, r3
 8006424:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	3301      	adds	r3, #1
 800642c:	d102      	bne.n	8006434 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800642e:	2300      	movs	r3, #0
 8006430:	617b      	str	r3, [r7, #20]
 8006432:	e024      	b.n	800647e <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681a      	ldr	r2, [r3, #0]
 8006438:	4b15      	ldr	r3, [pc, #84]	; (8006490 <xTaskCheckForTimeOut+0x9c>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	429a      	cmp	r2, r3
 800643e:	d007      	beq.n	8006450 <xTaskCheckForTimeOut+0x5c>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	693a      	ldr	r2, [r7, #16]
 8006446:	429a      	cmp	r2, r3
 8006448:	d302      	bcc.n	8006450 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800644a:	2301      	movs	r3, #1
 800644c:	617b      	str	r3, [r7, #20]
 800644e:	e016      	b.n	800647e <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68fa      	ldr	r2, [r7, #12]
 8006456:	429a      	cmp	r2, r3
 8006458:	d20c      	bcs.n	8006474 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	1ad2      	subs	r2, r2, r3
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	0018      	movs	r0, r3
 800646a:	f7ff ffaf 	bl	80063cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800646e:	2300      	movs	r3, #0
 8006470:	617b      	str	r3, [r7, #20]
 8006472:	e004      	b.n	800647e <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	2200      	movs	r2, #0
 8006478:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800647a:	2301      	movs	r3, #1
 800647c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800647e:	f000 fd69 	bl	8006f54 <vPortExitCritical>

	return xReturn;
 8006482:	697b      	ldr	r3, [r7, #20]
}
 8006484:	0018      	movs	r0, r3
 8006486:	46bd      	mov	sp, r7
 8006488:	b006      	add	sp, #24
 800648a:	bd80      	pop	{r7, pc}
 800648c:	20000eac 	.word	0x20000eac
 8006490:	20000ec0 	.word	0x20000ec0

08006494 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006494:	b580      	push	{r7, lr}
 8006496:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006498:	4b02      	ldr	r3, [pc, #8]	; (80064a4 <vTaskMissedYield+0x10>)
 800649a:	2201      	movs	r2, #1
 800649c:	601a      	str	r2, [r3, #0]
}
 800649e:	46c0      	nop			; (mov r8, r8)
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	20000ebc 	.word	0x20000ebc

080064a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80064b0:	f000 f84e 	bl	8006550 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80064b4:	4b03      	ldr	r3, [pc, #12]	; (80064c4 <prvIdleTask+0x1c>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d9f9      	bls.n	80064b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80064bc:	f000 fd28 	bl	8006f10 <vPortYield>
		prvCheckTasksWaitingTermination();
 80064c0:	e7f6      	b.n	80064b0 <prvIdleTask+0x8>
 80064c2:	46c0      	nop			; (mov r8, r8)
 80064c4:	200009d8 	.word	0x200009d8

080064c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b082      	sub	sp, #8
 80064cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064ce:	2300      	movs	r3, #0
 80064d0:	607b      	str	r3, [r7, #4]
 80064d2:	e00c      	b.n	80064ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	0013      	movs	r3, r2
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	189b      	adds	r3, r3, r2
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	4a14      	ldr	r2, [pc, #80]	; (8006530 <prvInitialiseTaskLists+0x68>)
 80064e0:	189b      	adds	r3, r3, r2
 80064e2:	0018      	movs	r0, r3
 80064e4:	f7fe fe30 	bl	8005148 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	3301      	adds	r3, #1
 80064ec:	607b      	str	r3, [r7, #4]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2b37      	cmp	r3, #55	; 0x37
 80064f2:	d9ef      	bls.n	80064d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80064f4:	4b0f      	ldr	r3, [pc, #60]	; (8006534 <prvInitialiseTaskLists+0x6c>)
 80064f6:	0018      	movs	r0, r3
 80064f8:	f7fe fe26 	bl	8005148 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80064fc:	4b0e      	ldr	r3, [pc, #56]	; (8006538 <prvInitialiseTaskLists+0x70>)
 80064fe:	0018      	movs	r0, r3
 8006500:	f7fe fe22 	bl	8005148 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006504:	4b0d      	ldr	r3, [pc, #52]	; (800653c <prvInitialiseTaskLists+0x74>)
 8006506:	0018      	movs	r0, r3
 8006508:	f7fe fe1e 	bl	8005148 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800650c:	4b0c      	ldr	r3, [pc, #48]	; (8006540 <prvInitialiseTaskLists+0x78>)
 800650e:	0018      	movs	r0, r3
 8006510:	f7fe fe1a 	bl	8005148 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006514:	4b0b      	ldr	r3, [pc, #44]	; (8006544 <prvInitialiseTaskLists+0x7c>)
 8006516:	0018      	movs	r0, r3
 8006518:	f7fe fe16 	bl	8005148 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800651c:	4b0a      	ldr	r3, [pc, #40]	; (8006548 <prvInitialiseTaskLists+0x80>)
 800651e:	4a05      	ldr	r2, [pc, #20]	; (8006534 <prvInitialiseTaskLists+0x6c>)
 8006520:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006522:	4b0a      	ldr	r3, [pc, #40]	; (800654c <prvInitialiseTaskLists+0x84>)
 8006524:	4a04      	ldr	r2, [pc, #16]	; (8006538 <prvInitialiseTaskLists+0x70>)
 8006526:	601a      	str	r2, [r3, #0]
}
 8006528:	46c0      	nop			; (mov r8, r8)
 800652a:	46bd      	mov	sp, r7
 800652c:	b002      	add	sp, #8
 800652e:	bd80      	pop	{r7, pc}
 8006530:	200009d8 	.word	0x200009d8
 8006534:	20000e38 	.word	0x20000e38
 8006538:	20000e4c 	.word	0x20000e4c
 800653c:	20000e68 	.word	0x20000e68
 8006540:	20000e7c 	.word	0x20000e7c
 8006544:	20000e94 	.word	0x20000e94
 8006548:	20000e60 	.word	0x20000e60
 800654c:	20000e64 	.word	0x20000e64

08006550 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b082      	sub	sp, #8
 8006554:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006556:	e01a      	b.n	800658e <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8006558:	f000 fcea 	bl	8006f30 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800655c:	4b10      	ldr	r3, [pc, #64]	; (80065a0 <prvCheckTasksWaitingTermination+0x50>)
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	3304      	adds	r3, #4
 8006568:	0018      	movs	r0, r3
 800656a:	f7fe fe6e 	bl	800524a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800656e:	4b0d      	ldr	r3, [pc, #52]	; (80065a4 <prvCheckTasksWaitingTermination+0x54>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	1e5a      	subs	r2, r3, #1
 8006574:	4b0b      	ldr	r3, [pc, #44]	; (80065a4 <prvCheckTasksWaitingTermination+0x54>)
 8006576:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006578:	4b0b      	ldr	r3, [pc, #44]	; (80065a8 <prvCheckTasksWaitingTermination+0x58>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	1e5a      	subs	r2, r3, #1
 800657e:	4b0a      	ldr	r3, [pc, #40]	; (80065a8 <prvCheckTasksWaitingTermination+0x58>)
 8006580:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8006582:	f000 fce7 	bl	8006f54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	0018      	movs	r0, r3
 800658a:	f000 f80f 	bl	80065ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800658e:	4b06      	ldr	r3, [pc, #24]	; (80065a8 <prvCheckTasksWaitingTermination+0x58>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1e0      	bne.n	8006558 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006596:	46c0      	nop			; (mov r8, r8)
 8006598:	46c0      	nop			; (mov r8, r8)
 800659a:	46bd      	mov	sp, r7
 800659c:	b002      	add	sp, #8
 800659e:	bd80      	pop	{r7, pc}
 80065a0:	20000e7c 	.word	0x20000e7c
 80065a4:	20000ea8 	.word	0x20000ea8
 80065a8:	20000e90 	.word	0x20000e90

080065ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b082      	sub	sp, #8
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	3354      	adds	r3, #84	; 0x54
 80065b8:	0018      	movs	r0, r3
 80065ba:	f000 ff0b 	bl	80073d4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	22a5      	movs	r2, #165	; 0xa5
 80065c2:	5c9b      	ldrb	r3, [r3, r2]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d109      	bne.n	80065dc <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065cc:	0018      	movs	r0, r3
 80065ce:	f000 fdf3 	bl	80071b8 <vPortFree>
				vPortFree( pxTCB );
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	0018      	movs	r0, r3
 80065d6:	f000 fdef 	bl	80071b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80065da:	e010      	b.n	80065fe <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	22a5      	movs	r2, #165	; 0xa5
 80065e0:	5c9b      	ldrb	r3, [r3, r2]
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d104      	bne.n	80065f0 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	0018      	movs	r0, r3
 80065ea:	f000 fde5 	bl	80071b8 <vPortFree>
	}
 80065ee:	e006      	b.n	80065fe <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	22a5      	movs	r2, #165	; 0xa5
 80065f4:	5c9b      	ldrb	r3, [r3, r2]
 80065f6:	2b02      	cmp	r3, #2
 80065f8:	d001      	beq.n	80065fe <prvDeleteTCB+0x52>
 80065fa:	b672      	cpsid	i
 80065fc:	e7fe      	b.n	80065fc <prvDeleteTCB+0x50>
	}
 80065fe:	46c0      	nop			; (mov r8, r8)
 8006600:	46bd      	mov	sp, r7
 8006602:	b002      	add	sp, #8
 8006604:	bd80      	pop	{r7, pc}
	...

08006608 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800660e:	4b0b      	ldr	r3, [pc, #44]	; (800663c <prvResetNextTaskUnblockTime+0x34>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d104      	bne.n	8006622 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006618:	4b09      	ldr	r3, [pc, #36]	; (8006640 <prvResetNextTaskUnblockTime+0x38>)
 800661a:	2201      	movs	r2, #1
 800661c:	4252      	negs	r2, r2
 800661e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006620:	e008      	b.n	8006634 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006622:	4b06      	ldr	r3, [pc, #24]	; (800663c <prvResetNextTaskUnblockTime+0x34>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	685a      	ldr	r2, [r3, #4]
 8006630:	4b03      	ldr	r3, [pc, #12]	; (8006640 <prvResetNextTaskUnblockTime+0x38>)
 8006632:	601a      	str	r2, [r3, #0]
}
 8006634:	46c0      	nop			; (mov r8, r8)
 8006636:	46bd      	mov	sp, r7
 8006638:	b002      	add	sp, #8
 800663a:	bd80      	pop	{r7, pc}
 800663c:	20000e60 	.word	0x20000e60
 8006640:	20000ec8 	.word	0x20000ec8

08006644 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800664a:	4b0a      	ldr	r3, [pc, #40]	; (8006674 <xTaskGetSchedulerState+0x30>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d102      	bne.n	8006658 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006652:	2301      	movs	r3, #1
 8006654:	607b      	str	r3, [r7, #4]
 8006656:	e008      	b.n	800666a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006658:	4b07      	ldr	r3, [pc, #28]	; (8006678 <xTaskGetSchedulerState+0x34>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d102      	bne.n	8006666 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006660:	2302      	movs	r3, #2
 8006662:	607b      	str	r3, [r7, #4]
 8006664:	e001      	b.n	800666a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006666:	2300      	movs	r3, #0
 8006668:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800666a:	687b      	ldr	r3, [r7, #4]
	}
 800666c:	0018      	movs	r0, r3
 800666e:	46bd      	mov	sp, r7
 8006670:	b002      	add	sp, #8
 8006672:	bd80      	pop	{r7, pc}
 8006674:	20000eb4 	.word	0x20000eb4
 8006678:	20000ed0 	.word	0x20000ed0

0800667c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006688:	2300      	movs	r3, #0
 800668a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d044      	beq.n	800671c <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006692:	4b25      	ldr	r3, [pc, #148]	; (8006728 <xTaskPriorityDisinherit+0xac>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68ba      	ldr	r2, [r7, #8]
 8006698:	429a      	cmp	r2, r3
 800669a:	d001      	beq.n	80066a0 <xTaskPriorityDisinherit+0x24>
 800669c:	b672      	cpsid	i
 800669e:	e7fe      	b.n	800669e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d101      	bne.n	80066ac <xTaskPriorityDisinherit+0x30>
 80066a8:	b672      	cpsid	i
 80066aa:	e7fe      	b.n	80066aa <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066b0:	1e5a      	subs	r2, r3, #1
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066be:	429a      	cmp	r2, r3
 80066c0:	d02c      	beq.n	800671c <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d128      	bne.n	800671c <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	3304      	adds	r3, #4
 80066ce:	0018      	movs	r0, r3
 80066d0:	f7fe fdbb 	bl	800524a <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066e0:	2238      	movs	r2, #56	; 0x38
 80066e2:	1ad2      	subs	r2, r2, r3
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066ec:	4b0f      	ldr	r3, [pc, #60]	; (800672c <xTaskPriorityDisinherit+0xb0>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d903      	bls.n	80066fc <xTaskPriorityDisinherit+0x80>
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066f8:	4b0c      	ldr	r3, [pc, #48]	; (800672c <xTaskPriorityDisinherit+0xb0>)
 80066fa:	601a      	str	r2, [r3, #0]
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006700:	0013      	movs	r3, r2
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	189b      	adds	r3, r3, r2
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	4a09      	ldr	r2, [pc, #36]	; (8006730 <xTaskPriorityDisinherit+0xb4>)
 800670a:	189a      	adds	r2, r3, r2
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	3304      	adds	r3, #4
 8006710:	0019      	movs	r1, r3
 8006712:	0010      	movs	r0, r2
 8006714:	f7fe fd41 	bl	800519a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006718:	2301      	movs	r3, #1
 800671a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800671c:	68fb      	ldr	r3, [r7, #12]
	}
 800671e:	0018      	movs	r0, r3
 8006720:	46bd      	mov	sp, r7
 8006722:	b004      	add	sp, #16
 8006724:	bd80      	pop	{r7, pc}
 8006726:	46c0      	nop			; (mov r8, r8)
 8006728:	200009d4 	.word	0x200009d4
 800672c:	20000eb0 	.word	0x20000eb0
 8006730:	200009d8 	.word	0x200009d8

08006734 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800673e:	4b21      	ldr	r3, [pc, #132]	; (80067c4 <prvAddCurrentTaskToDelayedList+0x90>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006744:	4b20      	ldr	r3, [pc, #128]	; (80067c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	3304      	adds	r3, #4
 800674a:	0018      	movs	r0, r3
 800674c:	f7fe fd7d 	bl	800524a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	3301      	adds	r3, #1
 8006754:	d10b      	bne.n	800676e <prvAddCurrentTaskToDelayedList+0x3a>
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d008      	beq.n	800676e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800675c:	4b1a      	ldr	r3, [pc, #104]	; (80067c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	1d1a      	adds	r2, r3, #4
 8006762:	4b1a      	ldr	r3, [pc, #104]	; (80067cc <prvAddCurrentTaskToDelayedList+0x98>)
 8006764:	0011      	movs	r1, r2
 8006766:	0018      	movs	r0, r3
 8006768:	f7fe fd17 	bl	800519a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800676c:	e026      	b.n	80067bc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800676e:	68fa      	ldr	r2, [r7, #12]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	18d3      	adds	r3, r2, r3
 8006774:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006776:	4b14      	ldr	r3, [pc, #80]	; (80067c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	68ba      	ldr	r2, [r7, #8]
 800677c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800677e:	68ba      	ldr	r2, [r7, #8]
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	429a      	cmp	r2, r3
 8006784:	d209      	bcs.n	800679a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006786:	4b12      	ldr	r3, [pc, #72]	; (80067d0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	4b0f      	ldr	r3, [pc, #60]	; (80067c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	3304      	adds	r3, #4
 8006790:	0019      	movs	r1, r3
 8006792:	0010      	movs	r0, r2
 8006794:	f7fe fd23 	bl	80051de <vListInsert>
}
 8006798:	e010      	b.n	80067bc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800679a:	4b0e      	ldr	r3, [pc, #56]	; (80067d4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	4b0a      	ldr	r3, [pc, #40]	; (80067c8 <prvAddCurrentTaskToDelayedList+0x94>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	3304      	adds	r3, #4
 80067a4:	0019      	movs	r1, r3
 80067a6:	0010      	movs	r0, r2
 80067a8:	f7fe fd19 	bl	80051de <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80067ac:	4b0a      	ldr	r3, [pc, #40]	; (80067d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68ba      	ldr	r2, [r7, #8]
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d202      	bcs.n	80067bc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80067b6:	4b08      	ldr	r3, [pc, #32]	; (80067d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80067b8:	68ba      	ldr	r2, [r7, #8]
 80067ba:	601a      	str	r2, [r3, #0]
}
 80067bc:	46c0      	nop			; (mov r8, r8)
 80067be:	46bd      	mov	sp, r7
 80067c0:	b004      	add	sp, #16
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	20000eac 	.word	0x20000eac
 80067c8:	200009d4 	.word	0x200009d4
 80067cc:	20000e94 	.word	0x20000e94
 80067d0:	20000e64 	.word	0x20000e64
 80067d4:	20000e60 	.word	0x20000e60
 80067d8:	20000ec8 	.word	0x20000ec8

080067dc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80067dc:	b590      	push	{r4, r7, lr}
 80067de:	b089      	sub	sp, #36	; 0x24
 80067e0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80067e2:	2300      	movs	r3, #0
 80067e4:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80067e6:	f000 fac9 	bl	8006d7c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80067ea:	4b17      	ldr	r3, [pc, #92]	; (8006848 <xTimerCreateTimerTask+0x6c>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d020      	beq.n	8006834 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80067f2:	2300      	movs	r3, #0
 80067f4:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80067f6:	2300      	movs	r3, #0
 80067f8:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80067fa:	003a      	movs	r2, r7
 80067fc:	1d39      	adds	r1, r7, #4
 80067fe:	2308      	movs	r3, #8
 8006800:	18fb      	adds	r3, r7, r3
 8006802:	0018      	movs	r0, r3
 8006804:	f7fe fc88 	bl	8005118 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006808:	683c      	ldr	r4, [r7, #0]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	490f      	ldr	r1, [pc, #60]	; (800684c <xTimerCreateTimerTask+0x70>)
 8006810:	480f      	ldr	r0, [pc, #60]	; (8006850 <xTimerCreateTimerTask+0x74>)
 8006812:	9202      	str	r2, [sp, #8]
 8006814:	9301      	str	r3, [sp, #4]
 8006816:	2302      	movs	r3, #2
 8006818:	9300      	str	r3, [sp, #0]
 800681a:	2300      	movs	r3, #0
 800681c:	0022      	movs	r2, r4
 800681e:	f7ff f968 	bl	8005af2 <xTaskCreateStatic>
 8006822:	0002      	movs	r2, r0
 8006824:	4b0b      	ldr	r3, [pc, #44]	; (8006854 <xTimerCreateTimerTask+0x78>)
 8006826:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006828:	4b0a      	ldr	r3, [pc, #40]	; (8006854 <xTimerCreateTimerTask+0x78>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d001      	beq.n	8006834 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8006830:	2301      	movs	r3, #1
 8006832:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d101      	bne.n	800683e <xTimerCreateTimerTask+0x62>
 800683a:	b672      	cpsid	i
 800683c:	e7fe      	b.n	800683c <xTimerCreateTimerTask+0x60>
	return xReturn;
 800683e:	68fb      	ldr	r3, [r7, #12]
}
 8006840:	0018      	movs	r0, r3
 8006842:	46bd      	mov	sp, r7
 8006844:	b005      	add	sp, #20
 8006846:	bd90      	pop	{r4, r7, pc}
 8006848:	20000f04 	.word	0x20000f04
 800684c:	080075d0 	.word	0x080075d0
 8006850:	08006975 	.word	0x08006975
 8006854:	20000f08 	.word	0x20000f08

08006858 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006858:	b590      	push	{r4, r7, lr}
 800685a:	b08b      	sub	sp, #44	; 0x2c
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	607a      	str	r2, [r7, #4]
 8006864:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006866:	2300      	movs	r3, #0
 8006868:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d101      	bne.n	8006874 <xTimerGenericCommand+0x1c>
 8006870:	b672      	cpsid	i
 8006872:	e7fe      	b.n	8006872 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006874:	4b1c      	ldr	r3, [pc, #112]	; (80068e8 <xTimerGenericCommand+0x90>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d030      	beq.n	80068de <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800687c:	2414      	movs	r4, #20
 800687e:	193b      	adds	r3, r7, r4
 8006880:	68ba      	ldr	r2, [r7, #8]
 8006882:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006884:	193b      	adds	r3, r7, r4
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800688a:	193b      	adds	r3, r7, r4
 800688c:	68fa      	ldr	r2, [r7, #12]
 800688e:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	2b05      	cmp	r3, #5
 8006894:	dc19      	bgt.n	80068ca <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006896:	f7ff fed5 	bl	8006644 <xTaskGetSchedulerState>
 800689a:	0003      	movs	r3, r0
 800689c:	2b02      	cmp	r3, #2
 800689e:	d109      	bne.n	80068b4 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80068a0:	4b11      	ldr	r3, [pc, #68]	; (80068e8 <xTimerGenericCommand+0x90>)
 80068a2:	6818      	ldr	r0, [r3, #0]
 80068a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068a6:	1939      	adds	r1, r7, r4
 80068a8:	2300      	movs	r3, #0
 80068aa:	f7fe fdbd 	bl	8005428 <xQueueGenericSend>
 80068ae:	0003      	movs	r3, r0
 80068b0:	627b      	str	r3, [r7, #36]	; 0x24
 80068b2:	e014      	b.n	80068de <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80068b4:	4b0c      	ldr	r3, [pc, #48]	; (80068e8 <xTimerGenericCommand+0x90>)
 80068b6:	6818      	ldr	r0, [r3, #0]
 80068b8:	2314      	movs	r3, #20
 80068ba:	18f9      	adds	r1, r7, r3
 80068bc:	2300      	movs	r3, #0
 80068be:	2200      	movs	r2, #0
 80068c0:	f7fe fdb2 	bl	8005428 <xQueueGenericSend>
 80068c4:	0003      	movs	r3, r0
 80068c6:	627b      	str	r3, [r7, #36]	; 0x24
 80068c8:	e009      	b.n	80068de <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80068ca:	4b07      	ldr	r3, [pc, #28]	; (80068e8 <xTimerGenericCommand+0x90>)
 80068cc:	6818      	ldr	r0, [r3, #0]
 80068ce:	683a      	ldr	r2, [r7, #0]
 80068d0:	2314      	movs	r3, #20
 80068d2:	18f9      	adds	r1, r7, r3
 80068d4:	2300      	movs	r3, #0
 80068d6:	f7fe fe6b 	bl	80055b0 <xQueueGenericSendFromISR>
 80068da:	0003      	movs	r3, r0
 80068dc:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80068de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80068e0:	0018      	movs	r0, r3
 80068e2:	46bd      	mov	sp, r7
 80068e4:	b00b      	add	sp, #44	; 0x2c
 80068e6:	bd90      	pop	{r4, r7, pc}
 80068e8:	20000f04 	.word	0x20000f04

080068ec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b086      	sub	sp, #24
 80068f0:	af02      	add	r7, sp, #8
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068f6:	4b1e      	ldr	r3, [pc, #120]	; (8006970 <prvProcessExpiredTimer+0x84>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	3304      	adds	r3, #4
 8006904:	0018      	movs	r0, r3
 8006906:	f7fe fca0 	bl	800524a <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2228      	movs	r2, #40	; 0x28
 800690e:	5c9b      	ldrb	r3, [r3, r2]
 8006910:	001a      	movs	r2, r3
 8006912:	2304      	movs	r3, #4
 8006914:	4013      	ands	r3, r2
 8006916:	d019      	beq.n	800694c <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	699a      	ldr	r2, [r3, #24]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	18d1      	adds	r1, r2, r3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	683a      	ldr	r2, [r7, #0]
 8006924:	68f8      	ldr	r0, [r7, #12]
 8006926:	f000 f8c3 	bl	8006ab0 <prvInsertTimerInActiveList>
 800692a:	1e03      	subs	r3, r0, #0
 800692c:	d017      	beq.n	800695e <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800692e:	687a      	ldr	r2, [r7, #4]
 8006930:	68f8      	ldr	r0, [r7, #12]
 8006932:	2300      	movs	r3, #0
 8006934:	9300      	str	r3, [sp, #0]
 8006936:	2300      	movs	r3, #0
 8006938:	2100      	movs	r1, #0
 800693a:	f7ff ff8d 	bl	8006858 <xTimerGenericCommand>
 800693e:	0003      	movs	r3, r0
 8006940:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d10a      	bne.n	800695e <prvProcessExpiredTimer+0x72>
 8006948:	b672      	cpsid	i
 800694a:	e7fe      	b.n	800694a <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2228      	movs	r2, #40	; 0x28
 8006950:	5c9b      	ldrb	r3, [r3, r2]
 8006952:	2201      	movs	r2, #1
 8006954:	4393      	bics	r3, r2
 8006956:	b2d9      	uxtb	r1, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2228      	movs	r2, #40	; 0x28
 800695c:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6a1b      	ldr	r3, [r3, #32]
 8006962:	68fa      	ldr	r2, [r7, #12]
 8006964:	0010      	movs	r0, r2
 8006966:	4798      	blx	r3
}
 8006968:	46c0      	nop			; (mov r8, r8)
 800696a:	46bd      	mov	sp, r7
 800696c:	b004      	add	sp, #16
 800696e:	bd80      	pop	{r7, pc}
 8006970:	20000efc 	.word	0x20000efc

08006974 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800697c:	2308      	movs	r3, #8
 800697e:	18fb      	adds	r3, r7, r3
 8006980:	0018      	movs	r0, r3
 8006982:	f000 f853 	bl	8006a2c <prvGetNextExpireTime>
 8006986:	0003      	movs	r3, r0
 8006988:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800698a:	68ba      	ldr	r2, [r7, #8]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	0011      	movs	r1, r2
 8006990:	0018      	movs	r0, r3
 8006992:	f000 f803 	bl	800699c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006996:	f000 f8cd 	bl	8006b34 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800699a:	e7ef      	b.n	800697c <prvTimerTask+0x8>

0800699c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b084      	sub	sp, #16
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80069a6:	f7ff fac1 	bl	8005f2c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80069aa:	2308      	movs	r3, #8
 80069ac:	18fb      	adds	r3, r7, r3
 80069ae:	0018      	movs	r0, r3
 80069b0:	f000 f85e 	bl	8006a70 <prvSampleTimeNow>
 80069b4:	0003      	movs	r3, r0
 80069b6:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d12b      	bne.n	8006a16 <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d10c      	bne.n	80069de <prvProcessTimerOrBlockTask+0x42>
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d808      	bhi.n	80069de <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 80069cc:	f7ff faba 	bl	8005f44 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80069d0:	68fa      	ldr	r2, [r7, #12]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	0011      	movs	r1, r2
 80069d6:	0018      	movs	r0, r3
 80069d8:	f7ff ff88 	bl	80068ec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80069dc:	e01d      	b.n	8006a1a <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d008      	beq.n	80069f6 <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80069e4:	4b0f      	ldr	r3, [pc, #60]	; (8006a24 <prvProcessTimerOrBlockTask+0x88>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d101      	bne.n	80069f2 <prvProcessTimerOrBlockTask+0x56>
 80069ee:	2301      	movs	r3, #1
 80069f0:	e000      	b.n	80069f4 <prvProcessTimerOrBlockTask+0x58>
 80069f2:	2300      	movs	r3, #0
 80069f4:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80069f6:	4b0c      	ldr	r3, [pc, #48]	; (8006a28 <prvProcessTimerOrBlockTask+0x8c>)
 80069f8:	6818      	ldr	r0, [r3, #0]
 80069fa:	687a      	ldr	r2, [r7, #4]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	1ad3      	subs	r3, r2, r3
 8006a00:	683a      	ldr	r2, [r7, #0]
 8006a02:	0019      	movs	r1, r3
 8006a04:	f7ff f842 	bl	8005a8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006a08:	f7ff fa9c 	bl	8005f44 <xTaskResumeAll>
 8006a0c:	1e03      	subs	r3, r0, #0
 8006a0e:	d104      	bne.n	8006a1a <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 8006a10:	f000 fa7e 	bl	8006f10 <vPortYield>
}
 8006a14:	e001      	b.n	8006a1a <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 8006a16:	f7ff fa95 	bl	8005f44 <xTaskResumeAll>
}
 8006a1a:	46c0      	nop			; (mov r8, r8)
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	b004      	add	sp, #16
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	46c0      	nop			; (mov r8, r8)
 8006a24:	20000f00 	.word	0x20000f00
 8006a28:	20000f04 	.word	0x20000f04

08006a2c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006a34:	4b0d      	ldr	r3, [pc, #52]	; (8006a6c <prvGetNextExpireTime+0x40>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d101      	bne.n	8006a42 <prvGetNextExpireTime+0x16>
 8006a3e:	2201      	movs	r2, #1
 8006a40:	e000      	b.n	8006a44 <prvGetNextExpireTime+0x18>
 8006a42:	2200      	movs	r2, #0
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d105      	bne.n	8006a5c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a50:	4b06      	ldr	r3, [pc, #24]	; (8006a6c <prvGetNextExpireTime+0x40>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	60fb      	str	r3, [r7, #12]
 8006a5a:	e001      	b.n	8006a60 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006a60:	68fb      	ldr	r3, [r7, #12]
}
 8006a62:	0018      	movs	r0, r3
 8006a64:	46bd      	mov	sp, r7
 8006a66:	b004      	add	sp, #16
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	46c0      	nop			; (mov r8, r8)
 8006a6c:	20000efc 	.word	0x20000efc

08006a70 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006a78:	f7ff faf0 	bl	800605c <xTaskGetTickCount>
 8006a7c:	0003      	movs	r3, r0
 8006a7e:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8006a80:	4b0a      	ldr	r3, [pc, #40]	; (8006aac <prvSampleTimeNow+0x3c>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d205      	bcs.n	8006a96 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8006a8a:	f000 f919 	bl	8006cc0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	601a      	str	r2, [r3, #0]
 8006a94:	e002      	b.n	8006a9c <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006a9c:	4b03      	ldr	r3, [pc, #12]	; (8006aac <prvSampleTimeNow+0x3c>)
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
}
 8006aa4:	0018      	movs	r0, r3
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	b004      	add	sp, #16
 8006aaa:	bd80      	pop	{r7, pc}
 8006aac:	20000f0c 	.word	0x20000f0c

08006ab0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b086      	sub	sp, #24
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	607a      	str	r2, [r7, #4]
 8006abc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	68ba      	ldr	r2, [r7, #8]
 8006ac6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006ace:	68ba      	ldr	r2, [r7, #8]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d812      	bhi.n	8006afc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ad6:	687a      	ldr	r2, [r7, #4]
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	1ad2      	subs	r2, r2, r3
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d302      	bcc.n	8006aea <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	617b      	str	r3, [r7, #20]
 8006ae8:	e01b      	b.n	8006b22 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006aea:	4b10      	ldr	r3, [pc, #64]	; (8006b2c <prvInsertTimerInActiveList+0x7c>)
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	3304      	adds	r3, #4
 8006af2:	0019      	movs	r1, r3
 8006af4:	0010      	movs	r0, r2
 8006af6:	f7fe fb72 	bl	80051de <vListInsert>
 8006afa:	e012      	b.n	8006b22 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006afc:	687a      	ldr	r2, [r7, #4]
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d206      	bcs.n	8006b12 <prvInsertTimerInActiveList+0x62>
 8006b04:	68ba      	ldr	r2, [r7, #8]
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d302      	bcc.n	8006b12 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	617b      	str	r3, [r7, #20]
 8006b10:	e007      	b.n	8006b22 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b12:	4b07      	ldr	r3, [pc, #28]	; (8006b30 <prvInsertTimerInActiveList+0x80>)
 8006b14:	681a      	ldr	r2, [r3, #0]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	3304      	adds	r3, #4
 8006b1a:	0019      	movs	r1, r3
 8006b1c:	0010      	movs	r0, r2
 8006b1e:	f7fe fb5e 	bl	80051de <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006b22:	697b      	ldr	r3, [r7, #20]
}
 8006b24:	0018      	movs	r0, r3
 8006b26:	46bd      	mov	sp, r7
 8006b28:	b006      	add	sp, #24
 8006b2a:	bd80      	pop	{r7, pc}
 8006b2c:	20000f00 	.word	0x20000f00
 8006b30:	20000efc 	.word	0x20000efc

08006b34 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006b34:	b590      	push	{r4, r7, lr}
 8006b36:	b08d      	sub	sp, #52	; 0x34
 8006b38:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006b3a:	e0ac      	b.n	8006c96 <prvProcessReceivedCommands+0x162>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006b3c:	2208      	movs	r2, #8
 8006b3e:	18bb      	adds	r3, r7, r2
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	da0f      	bge.n	8006b66 <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006b46:	18bb      	adds	r3, r7, r2
 8006b48:	3304      	adds	r3, #4
 8006b4a:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d101      	bne.n	8006b56 <prvProcessReceivedCommands+0x22>
 8006b52:	b672      	cpsid	i
 8006b54:	e7fe      	b.n	8006b54 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b5c:	6858      	ldr	r0, [r3, #4]
 8006b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	0019      	movs	r1, r3
 8006b64:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006b66:	2208      	movs	r2, #8
 8006b68:	18bb      	adds	r3, r7, r2
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	da00      	bge.n	8006b72 <prvProcessReceivedCommands+0x3e>
 8006b70:	e091      	b.n	8006c96 <prvProcessReceivedCommands+0x162>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006b72:	18bb      	adds	r3, r7, r2
 8006b74:	689b      	ldr	r3, [r3, #8]
 8006b76:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006b78:	6a3b      	ldr	r3, [r7, #32]
 8006b7a:	695b      	ldr	r3, [r3, #20]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d004      	beq.n	8006b8a <prvProcessReceivedCommands+0x56>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b80:	6a3b      	ldr	r3, [r7, #32]
 8006b82:	3304      	adds	r3, #4
 8006b84:	0018      	movs	r0, r3
 8006b86:	f7fe fb60 	bl	800524a <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b8a:	1d3b      	adds	r3, r7, #4
 8006b8c:	0018      	movs	r0, r3
 8006b8e:	f7ff ff6f 	bl	8006a70 <prvSampleTimeNow>
 8006b92:	0003      	movs	r3, r0
 8006b94:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8006b96:	2308      	movs	r3, #8
 8006b98:	18fb      	adds	r3, r7, r3
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	2b09      	cmp	r3, #9
 8006b9e:	d900      	bls.n	8006ba2 <prvProcessReceivedCommands+0x6e>
 8006ba0:	e078      	b.n	8006c94 <prvProcessReceivedCommands+0x160>
 8006ba2:	009a      	lsls	r2, r3, #2
 8006ba4:	4b44      	ldr	r3, [pc, #272]	; (8006cb8 <prvProcessReceivedCommands+0x184>)
 8006ba6:	18d3      	adds	r3, r2, r3
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006bac:	6a3b      	ldr	r3, [r7, #32]
 8006bae:	2228      	movs	r2, #40	; 0x28
 8006bb0:	5c9b      	ldrb	r3, [r3, r2]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	b2d9      	uxtb	r1, r3
 8006bb8:	6a3b      	ldr	r3, [r7, #32]
 8006bba:	2228      	movs	r2, #40	; 0x28
 8006bbc:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006bbe:	2408      	movs	r4, #8
 8006bc0:	193b      	adds	r3, r7, r4
 8006bc2:	685a      	ldr	r2, [r3, #4]
 8006bc4:	6a3b      	ldr	r3, [r7, #32]
 8006bc6:	699b      	ldr	r3, [r3, #24]
 8006bc8:	18d1      	adds	r1, r2, r3
 8006bca:	193b      	adds	r3, r7, r4
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	69fa      	ldr	r2, [r7, #28]
 8006bd0:	6a38      	ldr	r0, [r7, #32]
 8006bd2:	f7ff ff6d 	bl	8006ab0 <prvInsertTimerInActiveList>
 8006bd6:	1e03      	subs	r3, r0, #0
 8006bd8:	d05d      	beq.n	8006c96 <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bda:	6a3b      	ldr	r3, [r7, #32]
 8006bdc:	6a1b      	ldr	r3, [r3, #32]
 8006bde:	6a3a      	ldr	r2, [r7, #32]
 8006be0:	0010      	movs	r0, r2
 8006be2:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006be4:	6a3b      	ldr	r3, [r7, #32]
 8006be6:	2228      	movs	r2, #40	; 0x28
 8006be8:	5c9b      	ldrb	r3, [r3, r2]
 8006bea:	001a      	movs	r2, r3
 8006bec:	2304      	movs	r3, #4
 8006bee:	4013      	ands	r3, r2
 8006bf0:	d051      	beq.n	8006c96 <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006bf2:	193b      	adds	r3, r7, r4
 8006bf4:	685a      	ldr	r2, [r3, #4]
 8006bf6:	6a3b      	ldr	r3, [r7, #32]
 8006bf8:	699b      	ldr	r3, [r3, #24]
 8006bfa:	18d2      	adds	r2, r2, r3
 8006bfc:	6a38      	ldr	r0, [r7, #32]
 8006bfe:	2300      	movs	r3, #0
 8006c00:	9300      	str	r3, [sp, #0]
 8006c02:	2300      	movs	r3, #0
 8006c04:	2100      	movs	r1, #0
 8006c06:	f7ff fe27 	bl	8006858 <xTimerGenericCommand>
 8006c0a:	0003      	movs	r3, r0
 8006c0c:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8006c0e:	69bb      	ldr	r3, [r7, #24]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d140      	bne.n	8006c96 <prvProcessReceivedCommands+0x162>
 8006c14:	b672      	cpsid	i
 8006c16:	e7fe      	b.n	8006c16 <prvProcessReceivedCommands+0xe2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006c18:	6a3b      	ldr	r3, [r7, #32]
 8006c1a:	2228      	movs	r2, #40	; 0x28
 8006c1c:	5c9b      	ldrb	r3, [r3, r2]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	4393      	bics	r3, r2
 8006c22:	b2d9      	uxtb	r1, r3
 8006c24:	6a3b      	ldr	r3, [r7, #32]
 8006c26:	2228      	movs	r2, #40	; 0x28
 8006c28:	5499      	strb	r1, [r3, r2]
					break;
 8006c2a:	e034      	b.n	8006c96 <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006c2c:	6a3b      	ldr	r3, [r7, #32]
 8006c2e:	2228      	movs	r2, #40	; 0x28
 8006c30:	5c9b      	ldrb	r3, [r3, r2]
 8006c32:	2201      	movs	r2, #1
 8006c34:	4313      	orrs	r3, r2
 8006c36:	b2d9      	uxtb	r1, r3
 8006c38:	6a3b      	ldr	r3, [r7, #32]
 8006c3a:	2228      	movs	r2, #40	; 0x28
 8006c3c:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006c3e:	2308      	movs	r3, #8
 8006c40:	18fb      	adds	r3, r7, r3
 8006c42:	685a      	ldr	r2, [r3, #4]
 8006c44:	6a3b      	ldr	r3, [r7, #32]
 8006c46:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006c48:	6a3b      	ldr	r3, [r7, #32]
 8006c4a:	699b      	ldr	r3, [r3, #24]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d101      	bne.n	8006c54 <prvProcessReceivedCommands+0x120>
 8006c50:	b672      	cpsid	i
 8006c52:	e7fe      	b.n	8006c52 <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006c54:	6a3b      	ldr	r3, [r7, #32]
 8006c56:	699a      	ldr	r2, [r3, #24]
 8006c58:	69fb      	ldr	r3, [r7, #28]
 8006c5a:	18d1      	adds	r1, r2, r3
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	69fa      	ldr	r2, [r7, #28]
 8006c60:	6a38      	ldr	r0, [r7, #32]
 8006c62:	f7ff ff25 	bl	8006ab0 <prvInsertTimerInActiveList>
					break;
 8006c66:	e016      	b.n	8006c96 <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006c68:	6a3b      	ldr	r3, [r7, #32]
 8006c6a:	2228      	movs	r2, #40	; 0x28
 8006c6c:	5c9b      	ldrb	r3, [r3, r2]
 8006c6e:	001a      	movs	r2, r3
 8006c70:	2302      	movs	r3, #2
 8006c72:	4013      	ands	r3, r2
 8006c74:	d104      	bne.n	8006c80 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 8006c76:	6a3b      	ldr	r3, [r7, #32]
 8006c78:	0018      	movs	r0, r3
 8006c7a:	f000 fa9d 	bl	80071b8 <vPortFree>
 8006c7e:	e00a      	b.n	8006c96 <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006c80:	6a3b      	ldr	r3, [r7, #32]
 8006c82:	2228      	movs	r2, #40	; 0x28
 8006c84:	5c9b      	ldrb	r3, [r3, r2]
 8006c86:	2201      	movs	r2, #1
 8006c88:	4393      	bics	r3, r2
 8006c8a:	b2d9      	uxtb	r1, r3
 8006c8c:	6a3b      	ldr	r3, [r7, #32]
 8006c8e:	2228      	movs	r2, #40	; 0x28
 8006c90:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006c92:	e000      	b.n	8006c96 <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
 8006c94:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c96:	4b09      	ldr	r3, [pc, #36]	; (8006cbc <prvProcessReceivedCommands+0x188>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	2208      	movs	r2, #8
 8006c9c:	18b9      	adds	r1, r7, r2
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	0018      	movs	r0, r3
 8006ca2:	f7fe fcf9 	bl	8005698 <xQueueReceive>
 8006ca6:	1e03      	subs	r3, r0, #0
 8006ca8:	d000      	beq.n	8006cac <prvProcessReceivedCommands+0x178>
 8006caa:	e747      	b.n	8006b3c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006cac:	46c0      	nop			; (mov r8, r8)
 8006cae:	46c0      	nop			; (mov r8, r8)
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	b00b      	add	sp, #44	; 0x2c
 8006cb4:	bd90      	pop	{r4, r7, pc}
 8006cb6:	46c0      	nop			; (mov r8, r8)
 8006cb8:	080076e0 	.word	0x080076e0
 8006cbc:	20000f04 	.word	0x20000f04

08006cc0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b088      	sub	sp, #32
 8006cc4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006cc6:	e041      	b.n	8006d4c <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006cc8:	4b2a      	ldr	r3, [pc, #168]	; (8006d74 <prvSwitchTimerLists+0xb4>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68db      	ldr	r3, [r3, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cd2:	4b28      	ldr	r3, [pc, #160]	; (8006d74 <prvSwitchTimerLists+0xb4>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	68db      	ldr	r3, [r3, #12]
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	3304      	adds	r3, #4
 8006ce0:	0018      	movs	r0, r3
 8006ce2:	f7fe fab2 	bl	800524a <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6a1b      	ldr	r3, [r3, #32]
 8006cea:	68fa      	ldr	r2, [r7, #12]
 8006cec:	0010      	movs	r0, r2
 8006cee:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2228      	movs	r2, #40	; 0x28
 8006cf4:	5c9b      	ldrb	r3, [r3, r2]
 8006cf6:	001a      	movs	r2, r3
 8006cf8:	2304      	movs	r3, #4
 8006cfa:	4013      	ands	r3, r2
 8006cfc:	d026      	beq.n	8006d4c <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	699b      	ldr	r3, [r3, #24]
 8006d02:	693a      	ldr	r2, [r7, #16]
 8006d04:	18d3      	adds	r3, r2, r3
 8006d06:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006d08:	68ba      	ldr	r2, [r7, #8]
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d90e      	bls.n	8006d2e <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	68ba      	ldr	r2, [r7, #8]
 8006d14:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	68fa      	ldr	r2, [r7, #12]
 8006d1a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d1c:	4b15      	ldr	r3, [pc, #84]	; (8006d74 <prvSwitchTimerLists+0xb4>)
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	3304      	adds	r3, #4
 8006d24:	0019      	movs	r1, r3
 8006d26:	0010      	movs	r0, r2
 8006d28:	f7fe fa59 	bl	80051de <vListInsert>
 8006d2c:	e00e      	b.n	8006d4c <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	68f8      	ldr	r0, [r7, #12]
 8006d32:	2300      	movs	r3, #0
 8006d34:	9300      	str	r3, [sp, #0]
 8006d36:	2300      	movs	r3, #0
 8006d38:	2100      	movs	r1, #0
 8006d3a:	f7ff fd8d 	bl	8006858 <xTimerGenericCommand>
 8006d3e:	0003      	movs	r3, r0
 8006d40:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d101      	bne.n	8006d4c <prvSwitchTimerLists+0x8c>
 8006d48:	b672      	cpsid	i
 8006d4a:	e7fe      	b.n	8006d4a <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006d4c:	4b09      	ldr	r3, [pc, #36]	; (8006d74 <prvSwitchTimerLists+0xb4>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d1b8      	bne.n	8006cc8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006d56:	4b07      	ldr	r3, [pc, #28]	; (8006d74 <prvSwitchTimerLists+0xb4>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006d5c:	4b06      	ldr	r3, [pc, #24]	; (8006d78 <prvSwitchTimerLists+0xb8>)
 8006d5e:	681a      	ldr	r2, [r3, #0]
 8006d60:	4b04      	ldr	r3, [pc, #16]	; (8006d74 <prvSwitchTimerLists+0xb4>)
 8006d62:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8006d64:	4b04      	ldr	r3, [pc, #16]	; (8006d78 <prvSwitchTimerLists+0xb8>)
 8006d66:	697a      	ldr	r2, [r7, #20]
 8006d68:	601a      	str	r2, [r3, #0]
}
 8006d6a:	46c0      	nop			; (mov r8, r8)
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	b006      	add	sp, #24
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	46c0      	nop			; (mov r8, r8)
 8006d74:	20000efc 	.word	0x20000efc
 8006d78:	20000f00 	.word	0x20000f00

08006d7c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006d82:	f000 f8d5 	bl	8006f30 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006d86:	4b16      	ldr	r3, [pc, #88]	; (8006de0 <prvCheckForValidListAndQueue+0x64>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d123      	bne.n	8006dd6 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8006d8e:	4b15      	ldr	r3, [pc, #84]	; (8006de4 <prvCheckForValidListAndQueue+0x68>)
 8006d90:	0018      	movs	r0, r3
 8006d92:	f7fe f9d9 	bl	8005148 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006d96:	4b14      	ldr	r3, [pc, #80]	; (8006de8 <prvCheckForValidListAndQueue+0x6c>)
 8006d98:	0018      	movs	r0, r3
 8006d9a:	f7fe f9d5 	bl	8005148 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006d9e:	4b13      	ldr	r3, [pc, #76]	; (8006dec <prvCheckForValidListAndQueue+0x70>)
 8006da0:	4a10      	ldr	r2, [pc, #64]	; (8006de4 <prvCheckForValidListAndQueue+0x68>)
 8006da2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006da4:	4b12      	ldr	r3, [pc, #72]	; (8006df0 <prvCheckForValidListAndQueue+0x74>)
 8006da6:	4a10      	ldr	r2, [pc, #64]	; (8006de8 <prvCheckForValidListAndQueue+0x6c>)
 8006da8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006daa:	4b12      	ldr	r3, [pc, #72]	; (8006df4 <prvCheckForValidListAndQueue+0x78>)
 8006dac:	4a12      	ldr	r2, [pc, #72]	; (8006df8 <prvCheckForValidListAndQueue+0x7c>)
 8006dae:	2100      	movs	r1, #0
 8006db0:	9100      	str	r1, [sp, #0]
 8006db2:	2110      	movs	r1, #16
 8006db4:	200a      	movs	r0, #10
 8006db6:	f7fe fac4 	bl	8005342 <xQueueGenericCreateStatic>
 8006dba:	0002      	movs	r2, r0
 8006dbc:	4b08      	ldr	r3, [pc, #32]	; (8006de0 <prvCheckForValidListAndQueue+0x64>)
 8006dbe:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006dc0:	4b07      	ldr	r3, [pc, #28]	; (8006de0 <prvCheckForValidListAndQueue+0x64>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d006      	beq.n	8006dd6 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006dc8:	4b05      	ldr	r3, [pc, #20]	; (8006de0 <prvCheckForValidListAndQueue+0x64>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a0b      	ldr	r2, [pc, #44]	; (8006dfc <prvCheckForValidListAndQueue+0x80>)
 8006dce:	0011      	movs	r1, r2
 8006dd0:	0018      	movs	r0, r3
 8006dd2:	f7fe fe33 	bl	8005a3c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006dd6:	f000 f8bd 	bl	8006f54 <vPortExitCritical>
}
 8006dda:	46c0      	nop			; (mov r8, r8)
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}
 8006de0:	20000f04 	.word	0x20000f04
 8006de4:	20000ed4 	.word	0x20000ed4
 8006de8:	20000ee8 	.word	0x20000ee8
 8006dec:	20000efc 	.word	0x20000efc
 8006df0:	20000f00 	.word	0x20000f00
 8006df4:	20000fb0 	.word	0x20000fb0
 8006df8:	20000f10 	.word	0x20000f10
 8006dfc:	080075d8 	.word	0x080075d8

08006e00 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b084      	sub	sp, #16
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	60f8      	str	r0, [r7, #12]
 8006e08:	60b9      	str	r1, [r7, #8]
 8006e0a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	3b04      	subs	r3, #4
 8006e10:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2280      	movs	r2, #128	; 0x80
 8006e16:	0452      	lsls	r2, r2, #17
 8006e18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	3b04      	subs	r3, #4
 8006e1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8006e20:	68ba      	ldr	r2, [r7, #8]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	3b04      	subs	r3, #4
 8006e2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006e2c:	4a08      	ldr	r2, [pc, #32]	; (8006e50 <pxPortInitialiseStack+0x50>)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	3b14      	subs	r3, #20
 8006e36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	3b20      	subs	r3, #32
 8006e42:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006e44:	68fb      	ldr	r3, [r7, #12]
}
 8006e46:	0018      	movs	r0, r3
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	b004      	add	sp, #16
 8006e4c:	bd80      	pop	{r7, pc}
 8006e4e:	46c0      	nop			; (mov r8, r8)
 8006e50:	08006e55 	.word	0x08006e55

08006e54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b082      	sub	sp, #8
 8006e58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006e5e:	4b08      	ldr	r3, [pc, #32]	; (8006e80 <prvTaskExitError+0x2c>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	3301      	adds	r3, #1
 8006e64:	d001      	beq.n	8006e6a <prvTaskExitError+0x16>
 8006e66:	b672      	cpsid	i
 8006e68:	e7fe      	b.n	8006e68 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8006e6a:	b672      	cpsid	i
	while( ulDummy == 0 )
 8006e6c:	46c0      	nop			; (mov r8, r8)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d0fc      	beq.n	8006e6e <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006e74:	46c0      	nop			; (mov r8, r8)
 8006e76:	46c0      	nop			; (mov r8, r8)
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	b002      	add	sp, #8
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	46c0      	nop			; (mov r8, r8)
 8006e80:	2000000c 	.word	0x2000000c

08006e84 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8006e88:	46c0      	nop			; (mov r8, r8)
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
	...

08006e90 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8006e90:	4a0b      	ldr	r2, [pc, #44]	; (8006ec0 <pxCurrentTCBConst2>)
 8006e92:	6813      	ldr	r3, [r2, #0]
 8006e94:	6818      	ldr	r0, [r3, #0]
 8006e96:	3020      	adds	r0, #32
 8006e98:	f380 8809 	msr	PSP, r0
 8006e9c:	2002      	movs	r0, #2
 8006e9e:	f380 8814 	msr	CONTROL, r0
 8006ea2:	f3bf 8f6f 	isb	sy
 8006ea6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8006ea8:	46ae      	mov	lr, r5
 8006eaa:	bc08      	pop	{r3}
 8006eac:	bc04      	pop	{r2}
 8006eae:	b662      	cpsie	i
 8006eb0:	4718      	bx	r3
 8006eb2:	46c0      	nop			; (mov r8, r8)
 8006eb4:	46c0      	nop			; (mov r8, r8)
 8006eb6:	46c0      	nop			; (mov r8, r8)
 8006eb8:	46c0      	nop			; (mov r8, r8)
 8006eba:	46c0      	nop			; (mov r8, r8)
 8006ebc:	46c0      	nop			; (mov r8, r8)
 8006ebe:	46c0      	nop			; (mov r8, r8)

08006ec0 <pxCurrentTCBConst2>:
 8006ec0:	200009d4 	.word	0x200009d4
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8006ec4:	46c0      	nop			; (mov r8, r8)
 8006ec6:	46c0      	nop			; (mov r8, r8)

08006ec8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006ecc:	4b0e      	ldr	r3, [pc, #56]	; (8006f08 <xPortStartScheduler+0x40>)
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	4b0d      	ldr	r3, [pc, #52]	; (8006f08 <xPortStartScheduler+0x40>)
 8006ed2:	21ff      	movs	r1, #255	; 0xff
 8006ed4:	0409      	lsls	r1, r1, #16
 8006ed6:	430a      	orrs	r2, r1
 8006ed8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006eda:	4b0b      	ldr	r3, [pc, #44]	; (8006f08 <xPortStartScheduler+0x40>)
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	4b0a      	ldr	r3, [pc, #40]	; (8006f08 <xPortStartScheduler+0x40>)
 8006ee0:	21ff      	movs	r1, #255	; 0xff
 8006ee2:	0609      	lsls	r1, r1, #24
 8006ee4:	430a      	orrs	r2, r1
 8006ee6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006ee8:	f000 f898 	bl	800701c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006eec:	4b07      	ldr	r3, [pc, #28]	; (8006f0c <xPortStartScheduler+0x44>)
 8006eee:	2200      	movs	r2, #0
 8006ef0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8006ef2:	f7ff ffcd 	bl	8006e90 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006ef6:	f7ff f96f 	bl	80061d8 <vTaskSwitchContext>
	prvTaskExitError();
 8006efa:	f7ff ffab 	bl	8006e54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	0018      	movs	r0, r3
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
 8006f06:	46c0      	nop			; (mov r8, r8)
 8006f08:	e000ed20 	.word	0xe000ed20
 8006f0c:	2000000c 	.word	0x2000000c

08006f10 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006f14:	4b05      	ldr	r3, [pc, #20]	; (8006f2c <vPortYield+0x1c>)
 8006f16:	2280      	movs	r2, #128	; 0x80
 8006f18:	0552      	lsls	r2, r2, #21
 8006f1a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8006f1c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006f20:	f3bf 8f6f 	isb	sy
}
 8006f24:	46c0      	nop			; (mov r8, r8)
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	46c0      	nop			; (mov r8, r8)
 8006f2c:	e000ed04 	.word	0xe000ed04

08006f30 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8006f34:	b672      	cpsid	i
	uxCriticalNesting++;
 8006f36:	4b06      	ldr	r3, [pc, #24]	; (8006f50 <vPortEnterCritical+0x20>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	1c5a      	adds	r2, r3, #1
 8006f3c:	4b04      	ldr	r3, [pc, #16]	; (8006f50 <vPortEnterCritical+0x20>)
 8006f3e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8006f40:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006f44:	f3bf 8f6f 	isb	sy
}
 8006f48:	46c0      	nop			; (mov r8, r8)
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	46c0      	nop			; (mov r8, r8)
 8006f50:	2000000c 	.word	0x2000000c

08006f54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006f58:	4b09      	ldr	r3, [pc, #36]	; (8006f80 <vPortExitCritical+0x2c>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d101      	bne.n	8006f64 <vPortExitCritical+0x10>
 8006f60:	b672      	cpsid	i
 8006f62:	e7fe      	b.n	8006f62 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8006f64:	4b06      	ldr	r3, [pc, #24]	; (8006f80 <vPortExitCritical+0x2c>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	1e5a      	subs	r2, r3, #1
 8006f6a:	4b05      	ldr	r3, [pc, #20]	; (8006f80 <vPortExitCritical+0x2c>)
 8006f6c:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8006f6e:	4b04      	ldr	r3, [pc, #16]	; (8006f80 <vPortExitCritical+0x2c>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d100      	bne.n	8006f78 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 8006f76:	b662      	cpsie	i
	}
}
 8006f78:	46c0      	nop			; (mov r8, r8)
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}
 8006f7e:	46c0      	nop			; (mov r8, r8)
 8006f80:	2000000c 	.word	0x2000000c

08006f84 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8006f84:	f3ef 8010 	mrs	r0, PRIMASK
 8006f88:	b672      	cpsid	i
 8006f8a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8006f8c:	46c0      	nop			; (mov r8, r8)
 8006f8e:	0018      	movs	r0, r3

08006f90 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8006f90:	f380 8810 	msr	PRIMASK, r0
 8006f94:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8006f96:	46c0      	nop			; (mov r8, r8)
	...

08006fa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006fa0:	f3ef 8009 	mrs	r0, PSP
 8006fa4:	4b0e      	ldr	r3, [pc, #56]	; (8006fe0 <pxCurrentTCBConst>)
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	3820      	subs	r0, #32
 8006faa:	6010      	str	r0, [r2, #0]
 8006fac:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8006fae:	4644      	mov	r4, r8
 8006fb0:	464d      	mov	r5, r9
 8006fb2:	4656      	mov	r6, sl
 8006fb4:	465f      	mov	r7, fp
 8006fb6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8006fb8:	b508      	push	{r3, lr}
 8006fba:	b672      	cpsid	i
 8006fbc:	f7ff f90c 	bl	80061d8 <vTaskSwitchContext>
 8006fc0:	b662      	cpsie	i
 8006fc2:	bc0c      	pop	{r2, r3}
 8006fc4:	6811      	ldr	r1, [r2, #0]
 8006fc6:	6808      	ldr	r0, [r1, #0]
 8006fc8:	3010      	adds	r0, #16
 8006fca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8006fcc:	46a0      	mov	r8, r4
 8006fce:	46a9      	mov	r9, r5
 8006fd0:	46b2      	mov	sl, r6
 8006fd2:	46bb      	mov	fp, r7
 8006fd4:	f380 8809 	msr	PSP, r0
 8006fd8:	3820      	subs	r0, #32
 8006fda:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8006fdc:	4718      	bx	r3
 8006fde:	46c0      	nop			; (mov r8, r8)

08006fe0 <pxCurrentTCBConst>:
 8006fe0:	200009d4 	.word	0x200009d4
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8006fe4:	46c0      	nop			; (mov r8, r8)
 8006fe6:	46c0      	nop			; (mov r8, r8)

08006fe8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8006fee:	f7ff ffc9 	bl	8006f84 <ulSetInterruptMaskFromISR>
 8006ff2:	0003      	movs	r3, r0
 8006ff4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006ff6:	f7ff f83f 	bl	8006078 <xTaskIncrementTick>
 8006ffa:	1e03      	subs	r3, r0, #0
 8006ffc:	d003      	beq.n	8007006 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006ffe:	4b06      	ldr	r3, [pc, #24]	; (8007018 <xPortSysTickHandler+0x30>)
 8007000:	2280      	movs	r2, #128	; 0x80
 8007002:	0552      	lsls	r2, r2, #21
 8007004:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	0018      	movs	r0, r3
 800700a:	f7ff ffc1 	bl	8006f90 <vClearInterruptMaskFromISR>
}
 800700e:	46c0      	nop			; (mov r8, r8)
 8007010:	46bd      	mov	sp, r7
 8007012:	b002      	add	sp, #8
 8007014:	bd80      	pop	{r7, pc}
 8007016:	46c0      	nop			; (mov r8, r8)
 8007018:	e000ed04 	.word	0xe000ed04

0800701c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800701c:	b580      	push	{r7, lr}
 800701e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007020:	4b0b      	ldr	r3, [pc, #44]	; (8007050 <vPortSetupTimerInterrupt+0x34>)
 8007022:	2200      	movs	r2, #0
 8007024:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007026:	4b0b      	ldr	r3, [pc, #44]	; (8007054 <vPortSetupTimerInterrupt+0x38>)
 8007028:	2200      	movs	r2, #0
 800702a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800702c:	4b0a      	ldr	r3, [pc, #40]	; (8007058 <vPortSetupTimerInterrupt+0x3c>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	22fa      	movs	r2, #250	; 0xfa
 8007032:	0091      	lsls	r1, r2, #2
 8007034:	0018      	movs	r0, r3
 8007036:	f7f9 f867 	bl	8000108 <__udivsi3>
 800703a:	0003      	movs	r3, r0
 800703c:	001a      	movs	r2, r3
 800703e:	4b07      	ldr	r3, [pc, #28]	; (800705c <vPortSetupTimerInterrupt+0x40>)
 8007040:	3a01      	subs	r2, #1
 8007042:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8007044:	4b02      	ldr	r3, [pc, #8]	; (8007050 <vPortSetupTimerInterrupt+0x34>)
 8007046:	2207      	movs	r2, #7
 8007048:	601a      	str	r2, [r3, #0]
}
 800704a:	46c0      	nop			; (mov r8, r8)
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}
 8007050:	e000e010 	.word	0xe000e010
 8007054:	e000e018 	.word	0xe000e018
 8007058:	20000000 	.word	0x20000000
 800705c:	e000e014 	.word	0xe000e014

08007060 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b086      	sub	sp, #24
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007068:	2300      	movs	r3, #0
 800706a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800706c:	f7fe ff5e 	bl	8005f2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007070:	4b4b      	ldr	r3, [pc, #300]	; (80071a0 <pvPortMalloc+0x140>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d101      	bne.n	800707c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007078:	f000 f8ec 	bl	8007254 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800707c:	4b49      	ldr	r3, [pc, #292]	; (80071a4 <pvPortMalloc+0x144>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	4013      	ands	r3, r2
 8007084:	d000      	beq.n	8007088 <pvPortMalloc+0x28>
 8007086:	e07e      	b.n	8007186 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d012      	beq.n	80070b4 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800708e:	2208      	movs	r2, #8
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	189b      	adds	r3, r3, r2
 8007094:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2207      	movs	r2, #7
 800709a:	4013      	ands	r3, r2
 800709c:	d00a      	beq.n	80070b4 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2207      	movs	r2, #7
 80070a2:	4393      	bics	r3, r2
 80070a4:	3308      	adds	r3, #8
 80070a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2207      	movs	r2, #7
 80070ac:	4013      	ands	r3, r2
 80070ae:	d001      	beq.n	80070b4 <pvPortMalloc+0x54>
 80070b0:	b672      	cpsid	i
 80070b2:	e7fe      	b.n	80070b2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d065      	beq.n	8007186 <pvPortMalloc+0x126>
 80070ba:	4b3b      	ldr	r3, [pc, #236]	; (80071a8 <pvPortMalloc+0x148>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d860      	bhi.n	8007186 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80070c4:	4b39      	ldr	r3, [pc, #228]	; (80071ac <pvPortMalloc+0x14c>)
 80070c6:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80070c8:	4b38      	ldr	r3, [pc, #224]	; (80071ac <pvPortMalloc+0x14c>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80070ce:	e004      	b.n	80070da <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d903      	bls.n	80070ec <pvPortMalloc+0x8c>
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d1f1      	bne.n	80070d0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80070ec:	4b2c      	ldr	r3, [pc, #176]	; (80071a0 <pvPortMalloc+0x140>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	697a      	ldr	r2, [r7, #20]
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d047      	beq.n	8007186 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2208      	movs	r2, #8
 80070fc:	189b      	adds	r3, r3, r2
 80070fe:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	685a      	ldr	r2, [r3, #4]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	1ad2      	subs	r2, r2, r3
 8007110:	2308      	movs	r3, #8
 8007112:	005b      	lsls	r3, r3, #1
 8007114:	429a      	cmp	r2, r3
 8007116:	d916      	bls.n	8007146 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007118:	697a      	ldr	r2, [r7, #20]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	18d3      	adds	r3, r2, r3
 800711e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	2207      	movs	r2, #7
 8007124:	4013      	ands	r3, r2
 8007126:	d001      	beq.n	800712c <pvPortMalloc+0xcc>
 8007128:	b672      	cpsid	i
 800712a:	e7fe      	b.n	800712a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	685a      	ldr	r2, [r3, #4]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	1ad2      	subs	r2, r2, r3
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	687a      	ldr	r2, [r7, #4]
 800713c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	0018      	movs	r0, r3
 8007142:	f000 f8e7 	bl	8007314 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007146:	4b18      	ldr	r3, [pc, #96]	; (80071a8 <pvPortMalloc+0x148>)
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	1ad2      	subs	r2, r2, r3
 8007150:	4b15      	ldr	r3, [pc, #84]	; (80071a8 <pvPortMalloc+0x148>)
 8007152:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007154:	4b14      	ldr	r3, [pc, #80]	; (80071a8 <pvPortMalloc+0x148>)
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	4b15      	ldr	r3, [pc, #84]	; (80071b0 <pvPortMalloc+0x150>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	429a      	cmp	r2, r3
 800715e:	d203      	bcs.n	8007168 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007160:	4b11      	ldr	r3, [pc, #68]	; (80071a8 <pvPortMalloc+0x148>)
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	4b12      	ldr	r3, [pc, #72]	; (80071b0 <pvPortMalloc+0x150>)
 8007166:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	685a      	ldr	r2, [r3, #4]
 800716c:	4b0d      	ldr	r3, [pc, #52]	; (80071a4 <pvPortMalloc+0x144>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	431a      	orrs	r2, r3
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	2200      	movs	r2, #0
 800717a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800717c:	4b0d      	ldr	r3, [pc, #52]	; (80071b4 <pvPortMalloc+0x154>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	1c5a      	adds	r2, r3, #1
 8007182:	4b0c      	ldr	r3, [pc, #48]	; (80071b4 <pvPortMalloc+0x154>)
 8007184:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007186:	f7fe fedd 	bl	8005f44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2207      	movs	r2, #7
 800718e:	4013      	ands	r3, r2
 8007190:	d001      	beq.n	8007196 <pvPortMalloc+0x136>
 8007192:	b672      	cpsid	i
 8007194:	e7fe      	b.n	8007194 <pvPortMalloc+0x134>
	return pvReturn;
 8007196:	68fb      	ldr	r3, [r7, #12]
}
 8007198:	0018      	movs	r0, r3
 800719a:	46bd      	mov	sp, r7
 800719c:	b006      	add	sp, #24
 800719e:	bd80      	pop	{r7, pc}
 80071a0:	20001c08 	.word	0x20001c08
 80071a4:	20001c1c 	.word	0x20001c1c
 80071a8:	20001c0c 	.word	0x20001c0c
 80071ac:	20001c00 	.word	0x20001c00
 80071b0:	20001c10 	.word	0x20001c10
 80071b4:	20001c14 	.word	0x20001c14

080071b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b084      	sub	sp, #16
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d03a      	beq.n	8007240 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80071ca:	2308      	movs	r3, #8
 80071cc:	425b      	negs	r3, r3
 80071ce:	68fa      	ldr	r2, [r7, #12]
 80071d0:	18d3      	adds	r3, r2, r3
 80071d2:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	685a      	ldr	r2, [r3, #4]
 80071dc:	4b1a      	ldr	r3, [pc, #104]	; (8007248 <vPortFree+0x90>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4013      	ands	r3, r2
 80071e2:	d101      	bne.n	80071e8 <vPortFree+0x30>
 80071e4:	b672      	cpsid	i
 80071e6:	e7fe      	b.n	80071e6 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d001      	beq.n	80071f4 <vPortFree+0x3c>
 80071f0:	b672      	cpsid	i
 80071f2:	e7fe      	b.n	80071f2 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	685a      	ldr	r2, [r3, #4]
 80071f8:	4b13      	ldr	r3, [pc, #76]	; (8007248 <vPortFree+0x90>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4013      	ands	r3, r2
 80071fe:	d01f      	beq.n	8007240 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d11b      	bne.n	8007240 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	685a      	ldr	r2, [r3, #4]
 800720c:	4b0e      	ldr	r3, [pc, #56]	; (8007248 <vPortFree+0x90>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	43db      	mvns	r3, r3
 8007212:	401a      	ands	r2, r3
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007218:	f7fe fe88 	bl	8005f2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	685a      	ldr	r2, [r3, #4]
 8007220:	4b0a      	ldr	r3, [pc, #40]	; (800724c <vPortFree+0x94>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	18d2      	adds	r2, r2, r3
 8007226:	4b09      	ldr	r3, [pc, #36]	; (800724c <vPortFree+0x94>)
 8007228:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	0018      	movs	r0, r3
 800722e:	f000 f871 	bl	8007314 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007232:	4b07      	ldr	r3, [pc, #28]	; (8007250 <vPortFree+0x98>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	1c5a      	adds	r2, r3, #1
 8007238:	4b05      	ldr	r3, [pc, #20]	; (8007250 <vPortFree+0x98>)
 800723a:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 800723c:	f7fe fe82 	bl	8005f44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007240:	46c0      	nop			; (mov r8, r8)
 8007242:	46bd      	mov	sp, r7
 8007244:	b004      	add	sp, #16
 8007246:	bd80      	pop	{r7, pc}
 8007248:	20001c1c 	.word	0x20001c1c
 800724c:	20001c0c 	.word	0x20001c0c
 8007250:	20001c18 	.word	0x20001c18

08007254 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b084      	sub	sp, #16
 8007258:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800725a:	23c0      	movs	r3, #192	; 0xc0
 800725c:	011b      	lsls	r3, r3, #4
 800725e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007260:	4b26      	ldr	r3, [pc, #152]	; (80072fc <prvHeapInit+0xa8>)
 8007262:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2207      	movs	r2, #7
 8007268:	4013      	ands	r3, r2
 800726a:	d00c      	beq.n	8007286 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	3307      	adds	r3, #7
 8007270:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	2207      	movs	r2, #7
 8007276:	4393      	bics	r3, r2
 8007278:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800727a:	68ba      	ldr	r2, [r7, #8]
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	1ad2      	subs	r2, r2, r3
 8007280:	4b1e      	ldr	r3, [pc, #120]	; (80072fc <prvHeapInit+0xa8>)
 8007282:	18d3      	adds	r3, r2, r3
 8007284:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800728a:	4b1d      	ldr	r3, [pc, #116]	; (8007300 <prvHeapInit+0xac>)
 800728c:	687a      	ldr	r2, [r7, #4]
 800728e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007290:	4b1b      	ldr	r3, [pc, #108]	; (8007300 <prvHeapInit+0xac>)
 8007292:	2200      	movs	r2, #0
 8007294:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	68ba      	ldr	r2, [r7, #8]
 800729a:	18d3      	adds	r3, r2, r3
 800729c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800729e:	2208      	movs	r2, #8
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	1a9b      	subs	r3, r3, r2
 80072a4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2207      	movs	r2, #7
 80072aa:	4393      	bics	r3, r2
 80072ac:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80072ae:	68fa      	ldr	r2, [r7, #12]
 80072b0:	4b14      	ldr	r3, [pc, #80]	; (8007304 <prvHeapInit+0xb0>)
 80072b2:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80072b4:	4b13      	ldr	r3, [pc, #76]	; (8007304 <prvHeapInit+0xb0>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	2200      	movs	r2, #0
 80072ba:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80072bc:	4b11      	ldr	r3, [pc, #68]	; (8007304 <prvHeapInit+0xb0>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2200      	movs	r2, #0
 80072c2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	68fa      	ldr	r2, [r7, #12]
 80072cc:	1ad2      	subs	r2, r2, r3
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80072d2:	4b0c      	ldr	r3, [pc, #48]	; (8007304 <prvHeapInit+0xb0>)
 80072d4:	681a      	ldr	r2, [r3, #0]
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	685a      	ldr	r2, [r3, #4]
 80072de:	4b0a      	ldr	r3, [pc, #40]	; (8007308 <prvHeapInit+0xb4>)
 80072e0:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	685a      	ldr	r2, [r3, #4]
 80072e6:	4b09      	ldr	r3, [pc, #36]	; (800730c <prvHeapInit+0xb8>)
 80072e8:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80072ea:	4b09      	ldr	r3, [pc, #36]	; (8007310 <prvHeapInit+0xbc>)
 80072ec:	2280      	movs	r2, #128	; 0x80
 80072ee:	0612      	lsls	r2, r2, #24
 80072f0:	601a      	str	r2, [r3, #0]
}
 80072f2:	46c0      	nop			; (mov r8, r8)
 80072f4:	46bd      	mov	sp, r7
 80072f6:	b004      	add	sp, #16
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	46c0      	nop			; (mov r8, r8)
 80072fc:	20001000 	.word	0x20001000
 8007300:	20001c00 	.word	0x20001c00
 8007304:	20001c08 	.word	0x20001c08
 8007308:	20001c10 	.word	0x20001c10
 800730c:	20001c0c 	.word	0x20001c0c
 8007310:	20001c1c 	.word	0x20001c1c

08007314 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800731c:	4b27      	ldr	r3, [pc, #156]	; (80073bc <prvInsertBlockIntoFreeList+0xa8>)
 800731e:	60fb      	str	r3, [r7, #12]
 8007320:	e002      	b.n	8007328 <prvInsertBlockIntoFreeList+0x14>
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	60fb      	str	r3, [r7, #12]
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	429a      	cmp	r2, r3
 8007330:	d8f7      	bhi.n	8007322 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	68ba      	ldr	r2, [r7, #8]
 800733c:	18d3      	adds	r3, r2, r3
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	429a      	cmp	r2, r3
 8007342:	d108      	bne.n	8007356 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	685a      	ldr	r2, [r3, #4]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	18d2      	adds	r2, r2, r3
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	68ba      	ldr	r2, [r7, #8]
 8007360:	18d2      	adds	r2, r2, r3
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	429a      	cmp	r2, r3
 8007368:	d118      	bne.n	800739c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	4b14      	ldr	r3, [pc, #80]	; (80073c0 <prvInsertBlockIntoFreeList+0xac>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	429a      	cmp	r2, r3
 8007374:	d00d      	beq.n	8007392 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	685a      	ldr	r2, [r3, #4]
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	18d2      	adds	r2, r2, r3
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	601a      	str	r2, [r3, #0]
 8007390:	e008      	b.n	80073a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007392:	4b0b      	ldr	r3, [pc, #44]	; (80073c0 <prvInsertBlockIntoFreeList+0xac>)
 8007394:	681a      	ldr	r2, [r3, #0]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	601a      	str	r2, [r3, #0]
 800739a:	e003      	b.n	80073a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80073a4:	68fa      	ldr	r2, [r7, #12]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d002      	beq.n	80073b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80073b2:	46c0      	nop			; (mov r8, r8)
 80073b4:	46bd      	mov	sp, r7
 80073b6:	b004      	add	sp, #16
 80073b8:	bd80      	pop	{r7, pc}
 80073ba:	46c0      	nop			; (mov r8, r8)
 80073bc:	20001c00 	.word	0x20001c00
 80073c0:	20001c08 	.word	0x20001c08

080073c4 <memset>:
 80073c4:	0003      	movs	r3, r0
 80073c6:	1882      	adds	r2, r0, r2
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d100      	bne.n	80073ce <memset+0xa>
 80073cc:	4770      	bx	lr
 80073ce:	7019      	strb	r1, [r3, #0]
 80073d0:	3301      	adds	r3, #1
 80073d2:	e7f9      	b.n	80073c8 <memset+0x4>

080073d4 <_reclaim_reent>:
 80073d4:	4b2d      	ldr	r3, [pc, #180]	; (800748c <_reclaim_reent+0xb8>)
 80073d6:	b570      	push	{r4, r5, r6, lr}
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	0004      	movs	r4, r0
 80073dc:	4283      	cmp	r3, r0
 80073de:	d042      	beq.n	8007466 <_reclaim_reent+0x92>
 80073e0:	69c3      	ldr	r3, [r0, #28]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00a      	beq.n	80073fc <_reclaim_reent+0x28>
 80073e6:	2500      	movs	r5, #0
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	42ab      	cmp	r3, r5
 80073ec:	d140      	bne.n	8007470 <_reclaim_reent+0x9c>
 80073ee:	69e3      	ldr	r3, [r4, #28]
 80073f0:	6819      	ldr	r1, [r3, #0]
 80073f2:	2900      	cmp	r1, #0
 80073f4:	d002      	beq.n	80073fc <_reclaim_reent+0x28>
 80073f6:	0020      	movs	r0, r4
 80073f8:	f000 f87a 	bl	80074f0 <_free_r>
 80073fc:	6961      	ldr	r1, [r4, #20]
 80073fe:	2900      	cmp	r1, #0
 8007400:	d002      	beq.n	8007408 <_reclaim_reent+0x34>
 8007402:	0020      	movs	r0, r4
 8007404:	f000 f874 	bl	80074f0 <_free_r>
 8007408:	69e1      	ldr	r1, [r4, #28]
 800740a:	2900      	cmp	r1, #0
 800740c:	d002      	beq.n	8007414 <_reclaim_reent+0x40>
 800740e:	0020      	movs	r0, r4
 8007410:	f000 f86e 	bl	80074f0 <_free_r>
 8007414:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007416:	2900      	cmp	r1, #0
 8007418:	d002      	beq.n	8007420 <_reclaim_reent+0x4c>
 800741a:	0020      	movs	r0, r4
 800741c:	f000 f868 	bl	80074f0 <_free_r>
 8007420:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007422:	2900      	cmp	r1, #0
 8007424:	d002      	beq.n	800742c <_reclaim_reent+0x58>
 8007426:	0020      	movs	r0, r4
 8007428:	f000 f862 	bl	80074f0 <_free_r>
 800742c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800742e:	2900      	cmp	r1, #0
 8007430:	d002      	beq.n	8007438 <_reclaim_reent+0x64>
 8007432:	0020      	movs	r0, r4
 8007434:	f000 f85c 	bl	80074f0 <_free_r>
 8007438:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800743a:	2900      	cmp	r1, #0
 800743c:	d002      	beq.n	8007444 <_reclaim_reent+0x70>
 800743e:	0020      	movs	r0, r4
 8007440:	f000 f856 	bl	80074f0 <_free_r>
 8007444:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007446:	2900      	cmp	r1, #0
 8007448:	d002      	beq.n	8007450 <_reclaim_reent+0x7c>
 800744a:	0020      	movs	r0, r4
 800744c:	f000 f850 	bl	80074f0 <_free_r>
 8007450:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007452:	2900      	cmp	r1, #0
 8007454:	d002      	beq.n	800745c <_reclaim_reent+0x88>
 8007456:	0020      	movs	r0, r4
 8007458:	f000 f84a 	bl	80074f0 <_free_r>
 800745c:	6a23      	ldr	r3, [r4, #32]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d001      	beq.n	8007466 <_reclaim_reent+0x92>
 8007462:	0020      	movs	r0, r4
 8007464:	4798      	blx	r3
 8007466:	bd70      	pop	{r4, r5, r6, pc}
 8007468:	5949      	ldr	r1, [r1, r5]
 800746a:	2900      	cmp	r1, #0
 800746c:	d108      	bne.n	8007480 <_reclaim_reent+0xac>
 800746e:	3504      	adds	r5, #4
 8007470:	69e3      	ldr	r3, [r4, #28]
 8007472:	68d9      	ldr	r1, [r3, #12]
 8007474:	2d80      	cmp	r5, #128	; 0x80
 8007476:	d1f7      	bne.n	8007468 <_reclaim_reent+0x94>
 8007478:	0020      	movs	r0, r4
 800747a:	f000 f839 	bl	80074f0 <_free_r>
 800747e:	e7b6      	b.n	80073ee <_reclaim_reent+0x1a>
 8007480:	680e      	ldr	r6, [r1, #0]
 8007482:	0020      	movs	r0, r4
 8007484:	f000 f834 	bl	80074f0 <_free_r>
 8007488:	0031      	movs	r1, r6
 800748a:	e7ee      	b.n	800746a <_reclaim_reent+0x96>
 800748c:	2000005c 	.word	0x2000005c

08007490 <__libc_init_array>:
 8007490:	b570      	push	{r4, r5, r6, lr}
 8007492:	2600      	movs	r6, #0
 8007494:	4c0c      	ldr	r4, [pc, #48]	; (80074c8 <__libc_init_array+0x38>)
 8007496:	4d0d      	ldr	r5, [pc, #52]	; (80074cc <__libc_init_array+0x3c>)
 8007498:	1b64      	subs	r4, r4, r5
 800749a:	10a4      	asrs	r4, r4, #2
 800749c:	42a6      	cmp	r6, r4
 800749e:	d109      	bne.n	80074b4 <__libc_init_array+0x24>
 80074a0:	2600      	movs	r6, #0
 80074a2:	f000 f87f 	bl	80075a4 <_init>
 80074a6:	4c0a      	ldr	r4, [pc, #40]	; (80074d0 <__libc_init_array+0x40>)
 80074a8:	4d0a      	ldr	r5, [pc, #40]	; (80074d4 <__libc_init_array+0x44>)
 80074aa:	1b64      	subs	r4, r4, r5
 80074ac:	10a4      	asrs	r4, r4, #2
 80074ae:	42a6      	cmp	r6, r4
 80074b0:	d105      	bne.n	80074be <__libc_init_array+0x2e>
 80074b2:	bd70      	pop	{r4, r5, r6, pc}
 80074b4:	00b3      	lsls	r3, r6, #2
 80074b6:	58eb      	ldr	r3, [r5, r3]
 80074b8:	4798      	blx	r3
 80074ba:	3601      	adds	r6, #1
 80074bc:	e7ee      	b.n	800749c <__libc_init_array+0xc>
 80074be:	00b3      	lsls	r3, r6, #2
 80074c0:	58eb      	ldr	r3, [r5, r3]
 80074c2:	4798      	blx	r3
 80074c4:	3601      	adds	r6, #1
 80074c6:	e7f2      	b.n	80074ae <__libc_init_array+0x1e>
 80074c8:	08007710 	.word	0x08007710
 80074cc:	08007710 	.word	0x08007710
 80074d0:	08007714 	.word	0x08007714
 80074d4:	08007710 	.word	0x08007710

080074d8 <__retarget_lock_acquire_recursive>:
 80074d8:	4770      	bx	lr

080074da <__retarget_lock_release_recursive>:
 80074da:	4770      	bx	lr

080074dc <memcpy>:
 80074dc:	2300      	movs	r3, #0
 80074de:	b510      	push	{r4, lr}
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d100      	bne.n	80074e6 <memcpy+0xa>
 80074e4:	bd10      	pop	{r4, pc}
 80074e6:	5ccc      	ldrb	r4, [r1, r3]
 80074e8:	54c4      	strb	r4, [r0, r3]
 80074ea:	3301      	adds	r3, #1
 80074ec:	e7f8      	b.n	80074e0 <memcpy+0x4>
	...

080074f0 <_free_r>:
 80074f0:	b570      	push	{r4, r5, r6, lr}
 80074f2:	0005      	movs	r5, r0
 80074f4:	2900      	cmp	r1, #0
 80074f6:	d010      	beq.n	800751a <_free_r+0x2a>
 80074f8:	1f0c      	subs	r4, r1, #4
 80074fa:	6823      	ldr	r3, [r4, #0]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	da00      	bge.n	8007502 <_free_r+0x12>
 8007500:	18e4      	adds	r4, r4, r3
 8007502:	0028      	movs	r0, r5
 8007504:	f000 f83e 	bl	8007584 <__malloc_lock>
 8007508:	4a1d      	ldr	r2, [pc, #116]	; (8007580 <_free_r+0x90>)
 800750a:	6813      	ldr	r3, [r2, #0]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d105      	bne.n	800751c <_free_r+0x2c>
 8007510:	6063      	str	r3, [r4, #4]
 8007512:	6014      	str	r4, [r2, #0]
 8007514:	0028      	movs	r0, r5
 8007516:	f000 f83d 	bl	8007594 <__malloc_unlock>
 800751a:	bd70      	pop	{r4, r5, r6, pc}
 800751c:	42a3      	cmp	r3, r4
 800751e:	d908      	bls.n	8007532 <_free_r+0x42>
 8007520:	6820      	ldr	r0, [r4, #0]
 8007522:	1821      	adds	r1, r4, r0
 8007524:	428b      	cmp	r3, r1
 8007526:	d1f3      	bne.n	8007510 <_free_r+0x20>
 8007528:	6819      	ldr	r1, [r3, #0]
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	1809      	adds	r1, r1, r0
 800752e:	6021      	str	r1, [r4, #0]
 8007530:	e7ee      	b.n	8007510 <_free_r+0x20>
 8007532:	001a      	movs	r2, r3
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d001      	beq.n	800753e <_free_r+0x4e>
 800753a:	42a3      	cmp	r3, r4
 800753c:	d9f9      	bls.n	8007532 <_free_r+0x42>
 800753e:	6811      	ldr	r1, [r2, #0]
 8007540:	1850      	adds	r0, r2, r1
 8007542:	42a0      	cmp	r0, r4
 8007544:	d10b      	bne.n	800755e <_free_r+0x6e>
 8007546:	6820      	ldr	r0, [r4, #0]
 8007548:	1809      	adds	r1, r1, r0
 800754a:	1850      	adds	r0, r2, r1
 800754c:	6011      	str	r1, [r2, #0]
 800754e:	4283      	cmp	r3, r0
 8007550:	d1e0      	bne.n	8007514 <_free_r+0x24>
 8007552:	6818      	ldr	r0, [r3, #0]
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	1841      	adds	r1, r0, r1
 8007558:	6011      	str	r1, [r2, #0]
 800755a:	6053      	str	r3, [r2, #4]
 800755c:	e7da      	b.n	8007514 <_free_r+0x24>
 800755e:	42a0      	cmp	r0, r4
 8007560:	d902      	bls.n	8007568 <_free_r+0x78>
 8007562:	230c      	movs	r3, #12
 8007564:	602b      	str	r3, [r5, #0]
 8007566:	e7d5      	b.n	8007514 <_free_r+0x24>
 8007568:	6820      	ldr	r0, [r4, #0]
 800756a:	1821      	adds	r1, r4, r0
 800756c:	428b      	cmp	r3, r1
 800756e:	d103      	bne.n	8007578 <_free_r+0x88>
 8007570:	6819      	ldr	r1, [r3, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	1809      	adds	r1, r1, r0
 8007576:	6021      	str	r1, [r4, #0]
 8007578:	6063      	str	r3, [r4, #4]
 800757a:	6054      	str	r4, [r2, #4]
 800757c:	e7ca      	b.n	8007514 <_free_r+0x24>
 800757e:	46c0      	nop			; (mov r8, r8)
 8007580:	20001d5c 	.word	0x20001d5c

08007584 <__malloc_lock>:
 8007584:	b510      	push	{r4, lr}
 8007586:	4802      	ldr	r0, [pc, #8]	; (8007590 <__malloc_lock+0xc>)
 8007588:	f7ff ffa6 	bl	80074d8 <__retarget_lock_acquire_recursive>
 800758c:	bd10      	pop	{r4, pc}
 800758e:	46c0      	nop			; (mov r8, r8)
 8007590:	20001d58 	.word	0x20001d58

08007594 <__malloc_unlock>:
 8007594:	b510      	push	{r4, lr}
 8007596:	4802      	ldr	r0, [pc, #8]	; (80075a0 <__malloc_unlock+0xc>)
 8007598:	f7ff ff9f 	bl	80074da <__retarget_lock_release_recursive>
 800759c:	bd10      	pop	{r4, pc}
 800759e:	46c0      	nop			; (mov r8, r8)
 80075a0:	20001d58 	.word	0x20001d58

080075a4 <_init>:
 80075a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075a6:	46c0      	nop			; (mov r8, r8)
 80075a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075aa:	bc08      	pop	{r3}
 80075ac:	469e      	mov	lr, r3
 80075ae:	4770      	bx	lr

080075b0 <_fini>:
 80075b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075b2:	46c0      	nop			; (mov r8, r8)
 80075b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075b6:	bc08      	pop	{r3}
 80075b8:	469e      	mov	lr, r3
 80075ba:	4770      	bx	lr
