Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 11 12:12:55 2018
| Host         : DESKTOP-GTSVVT5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_ale_timing_summary_routed.rpt -pb main_ale_timing_summary_routed.pb -rpx main_ale_timing_summary_routed.rpx -warn_on_violation
| Design       : main_ale
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.608        0.000                      0                  333        0.168        0.000                      0                  333        4.500        0.000                       0                   192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.608        0.000                      0                  333        0.168        0.000                      0                  333        4.500        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 nolabel_line78/static_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line85/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 2.099ns (47.891%)  route 2.284ns (52.109%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.624     5.145    nolabel_line78/clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  nolabel_line78/static_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 f  nolabel_line78/static_reg/Q
                         net (fo=47, routed)          2.275     7.938    nolabel_line85/static_1
    SLICE_X1Y22          LUT3 (Prop_lut3_I2_O)        0.124     8.062 r  nolabel_line85/counter[3]_i_5/O
                         net (fo=1, routed)           0.000     8.062    nolabel_line85/counter[1]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.612 r  nolabel_line85/counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.612    nolabel_line85/counter_reg[3]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.726 r  nolabel_line85/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.726    nolabel_line85/counter_reg[7]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.840 r  nolabel_line85/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.849    nolabel_line85/counter_reg[11]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.963 r  nolabel_line85/counter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.963    nolabel_line85/counter_reg[15]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.077 r  nolabel_line85/counter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.077    nolabel_line85/counter_reg[19]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.191 r  nolabel_line85/counter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.191    nolabel_line85/counter_reg[23]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.305 r  nolabel_line85/counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.305    nolabel_line85/counter_reg[27]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.528 r  nolabel_line85/counter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.528    nolabel_line85/counter0_in[28]
    SLICE_X1Y29          FDRE                                         r  nolabel_line85/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.508    14.849    nolabel_line85/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  nolabel_line85/counter_reg[28]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)        0.062    15.136    nolabel_line85/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 nolabel_line78/static_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line85/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 2.096ns (47.856%)  route 2.284ns (52.144%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.624     5.145    nolabel_line78/clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  nolabel_line78/static_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 f  nolabel_line78/static_reg/Q
                         net (fo=47, routed)          2.275     7.938    nolabel_line85/static_1
    SLICE_X1Y22          LUT3 (Prop_lut3_I2_O)        0.124     8.062 r  nolabel_line85/counter[3]_i_5/O
                         net (fo=1, routed)           0.000     8.062    nolabel_line85/counter[1]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.612 r  nolabel_line85/counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.612    nolabel_line85/counter_reg[3]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.726 r  nolabel_line85/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.726    nolabel_line85/counter_reg[7]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.840 r  nolabel_line85/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.849    nolabel_line85/counter_reg[11]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.963 r  nolabel_line85/counter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.963    nolabel_line85/counter_reg[15]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.077 r  nolabel_line85/counter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.077    nolabel_line85/counter_reg[19]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.191 r  nolabel_line85/counter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.191    nolabel_line85/counter_reg[23]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.525 r  nolabel_line85/counter_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.525    nolabel_line85/counter0_in[25]
    SLICE_X1Y28          FDRE                                         r  nolabel_line85/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.507    14.848    nolabel_line85/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  nolabel_line85/counter_reg[25]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y28          FDRE (Setup_fdre_C_D)        0.062    15.135    nolabel_line85/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 nolabel_line86/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.828ns (21.316%)  route 3.056ns (78.684%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.621     5.142    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  nolabel_line86/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  nolabel_line86/counter_reg[24]/Q
                         net (fo=2, routed)           0.815     6.413    nolabel_line86/counter_reg_n_0_[24]
    SLICE_X5Y27          LUT4 (Prop_lut4_I3_O)        0.124     6.537 f  nolabel_line86/counter[28]_i_7__0/O
                         net (fo=2, routed)           0.730     7.267    nolabel_line86/counter[28]_i_7__0_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  nolabel_line86/counter[28]_i_4__0/O
                         net (fo=2, routed)           0.649     8.040    nolabel_line86/counter[28]_i_4__0_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I1_O)        0.124     8.164 r  nolabel_line86/counter[28]_i_1__0/O
                         net (fo=29, routed)          0.863     9.027    nolabel_line86/counter[28]_i_1__0_n_0
    SLICE_X4Y22          FDRE                                         r  nolabel_line86/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.503    14.844    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  nolabel_line86/counter_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y22          FDRE (Setup_fdre_C_R)       -0.429    14.640    nolabel_line86/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 nolabel_line86/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.828ns (21.316%)  route 3.056ns (78.684%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.621     5.142    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  nolabel_line86/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  nolabel_line86/counter_reg[24]/Q
                         net (fo=2, routed)           0.815     6.413    nolabel_line86/counter_reg_n_0_[24]
    SLICE_X5Y27          LUT4 (Prop_lut4_I3_O)        0.124     6.537 f  nolabel_line86/counter[28]_i_7__0/O
                         net (fo=2, routed)           0.730     7.267    nolabel_line86/counter[28]_i_7__0_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  nolabel_line86/counter[28]_i_4__0/O
                         net (fo=2, routed)           0.649     8.040    nolabel_line86/counter[28]_i_4__0_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I1_O)        0.124     8.164 r  nolabel_line86/counter[28]_i_1__0/O
                         net (fo=29, routed)          0.863     9.027    nolabel_line86/counter[28]_i_1__0_n_0
    SLICE_X4Y22          FDRE                                         r  nolabel_line86/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.503    14.844    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  nolabel_line86/counter_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y22          FDRE (Setup_fdre_C_R)       -0.429    14.640    nolabel_line86/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 nolabel_line86/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.828ns (21.316%)  route 3.056ns (78.684%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.621     5.142    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  nolabel_line86/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  nolabel_line86/counter_reg[24]/Q
                         net (fo=2, routed)           0.815     6.413    nolabel_line86/counter_reg_n_0_[24]
    SLICE_X5Y27          LUT4 (Prop_lut4_I3_O)        0.124     6.537 f  nolabel_line86/counter[28]_i_7__0/O
                         net (fo=2, routed)           0.730     7.267    nolabel_line86/counter[28]_i_7__0_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  nolabel_line86/counter[28]_i_4__0/O
                         net (fo=2, routed)           0.649     8.040    nolabel_line86/counter[28]_i_4__0_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I1_O)        0.124     8.164 r  nolabel_line86/counter[28]_i_1__0/O
                         net (fo=29, routed)          0.863     9.027    nolabel_line86/counter[28]_i_1__0_n_0
    SLICE_X4Y22          FDRE                                         r  nolabel_line86/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.503    14.844    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  nolabel_line86/counter_reg[2]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y22          FDRE (Setup_fdre_C_R)       -0.429    14.640    nolabel_line86/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 nolabel_line86/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.828ns (21.316%)  route 3.056ns (78.684%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.621     5.142    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  nolabel_line86/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  nolabel_line86/counter_reg[24]/Q
                         net (fo=2, routed)           0.815     6.413    nolabel_line86/counter_reg_n_0_[24]
    SLICE_X5Y27          LUT4 (Prop_lut4_I3_O)        0.124     6.537 f  nolabel_line86/counter[28]_i_7__0/O
                         net (fo=2, routed)           0.730     7.267    nolabel_line86/counter[28]_i_7__0_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  nolabel_line86/counter[28]_i_4__0/O
                         net (fo=2, routed)           0.649     8.040    nolabel_line86/counter[28]_i_4__0_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I1_O)        0.124     8.164 r  nolabel_line86/counter[28]_i_1__0/O
                         net (fo=29, routed)          0.863     9.027    nolabel_line86/counter[28]_i_1__0_n_0
    SLICE_X4Y22          FDRE                                         r  nolabel_line86/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.503    14.844    nolabel_line86/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  nolabel_line86/counter_reg[3]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y22          FDRE (Setup_fdre_C_R)       -0.429    14.640    nolabel_line86/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 nolabel_line78/static_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line85/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 2.075ns (47.604%)  route 2.284ns (52.395%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.624     5.145    nolabel_line78/clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  nolabel_line78/static_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 f  nolabel_line78/static_reg/Q
                         net (fo=47, routed)          2.275     7.938    nolabel_line85/static_1
    SLICE_X1Y22          LUT3 (Prop_lut3_I2_O)        0.124     8.062 r  nolabel_line85/counter[3]_i_5/O
                         net (fo=1, routed)           0.000     8.062    nolabel_line85/counter[1]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.612 r  nolabel_line85/counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.612    nolabel_line85/counter_reg[3]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.726 r  nolabel_line85/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.726    nolabel_line85/counter_reg[7]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.840 r  nolabel_line85/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.849    nolabel_line85/counter_reg[11]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.963 r  nolabel_line85/counter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.963    nolabel_line85/counter_reg[15]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.077 r  nolabel_line85/counter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.077    nolabel_line85/counter_reg[19]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.191 r  nolabel_line85/counter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.191    nolabel_line85/counter_reg[23]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.504 r  nolabel_line85/counter_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.504    nolabel_line85/counter0_in[27]
    SLICE_X1Y28          FDRE                                         r  nolabel_line85/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.507    14.848    nolabel_line85/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  nolabel_line85/counter_reg[27]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y28          FDRE (Setup_fdre_C_D)        0.062    15.135    nolabel_line85/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 nolabel_line68/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line78/pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.120ns (27.441%)  route 2.961ns (72.559%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.564     5.085    nolabel_line68/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  nolabel_line68/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  nolabel_line68/counter_reg[28]/Q
                         net (fo=3, routed)           0.958     6.561    nolabel_line68/counter_reg[28]
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124     6.685 f  nolabel_line68/pos[2]_i_8/O
                         net (fo=2, routed)           0.807     7.492    nolabel_line68/pos[2]_i_8_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I4_O)        0.152     7.644 f  nolabel_line68/pos[2]_i_4/O
                         net (fo=4, routed)           0.862     8.506    nolabel_line68/pos_reg[2]_0
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.326     8.832 r  nolabel_line68/pos[2]_i_1/O
                         net (fo=6, routed)           0.335     9.167    nolabel_line78/E[0]
    SLICE_X5Y31          FDRE                                         r  nolabel_line78/pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.507    14.848    nolabel_line78/clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  nolabel_line78/pos_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X5Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.868    nolabel_line78/pos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 nolabel_line68/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.120ns (27.441%)  route 2.961ns (72.559%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.564     5.085    nolabel_line68/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  nolabel_line68/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  nolabel_line68/counter_reg[28]/Q
                         net (fo=3, routed)           0.958     6.561    nolabel_line68/counter_reg[28]
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124     6.685 f  nolabel_line68/pos[2]_i_8/O
                         net (fo=2, routed)           0.807     7.492    nolabel_line68/pos[2]_i_8_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I4_O)        0.152     7.644 f  nolabel_line68/pos[2]_i_4/O
                         net (fo=4, routed)           0.862     8.506    nolabel_line68/pos_reg[2]_0
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.326     8.832 r  nolabel_line68/pos[2]_i_1/O
                         net (fo=6, routed)           0.335     9.167    nolabel_line79/E[0]
    SLICE_X5Y31          FDRE                                         r  nolabel_line79/pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.507    14.848    nolabel_line79/clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  nolabel_line79/pos_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X5Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.868    nolabel_line79/pos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 nolabel_line68/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/pos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.120ns (27.441%)  route 2.961ns (72.559%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.564     5.085    nolabel_line68/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  nolabel_line68/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  nolabel_line68/counter_reg[28]/Q
                         net (fo=3, routed)           0.958     6.561    nolabel_line68/counter_reg[28]
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124     6.685 f  nolabel_line68/pos[2]_i_8/O
                         net (fo=2, routed)           0.807     7.492    nolabel_line68/pos[2]_i_8_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I4_O)        0.152     7.644 f  nolabel_line68/pos[2]_i_4/O
                         net (fo=4, routed)           0.862     8.506    nolabel_line68/pos_reg[2]_0
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.326     8.832 r  nolabel_line68/pos[2]_i_1/O
                         net (fo=6, routed)           0.335     9.167    nolabel_line79/E[0]
    SLICE_X5Y31          FDRE                                         r  nolabel_line79/pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.507    14.848    nolabel_line79/clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  nolabel_line79/pos_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X5Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.868    nolabel_line79/pos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nolabel_line72/btns_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/el_state_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.587     1.470    nolabel_line72/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  nolabel_line72/btns_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  nolabel_line72/btns_reg[10]/Q
                         net (fo=1, routed)           0.086     1.697    nolabel_line72/btns[10]
    SLICE_X5Y32          LUT3 (Prop_lut3_I0_O)        0.045     1.742 r  nolabel_line72/el_state_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.742    nolabel_line74/btns_reg[6][2]
    SLICE_X5Y32          FDRE                                         r  nolabel_line74/el_state_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.856     1.983    nolabel_line74/clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  nolabel_line74/el_state_1_reg[2]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.091     1.574    nolabel_line74/el_state_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line75/el_pull_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/el_state_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.834%)  route 0.147ns (44.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.588     1.471    nolabel_line75/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  nolabel_line75/el_pull_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  nolabel_line75/el_pull_2_reg[0]/Q
                         net (fo=1, routed)           0.147     1.759    nolabel_line72/el_pull_2_reg[3][0]
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.045     1.804 r  nolabel_line72/el_state_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    nolabel_line74/btns_reg[7][0]
    SLICE_X3Y33          FDRE                                         r  nolabel_line74/el_state_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.859     1.986    nolabel_line74/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  nolabel_line74/el_state_2_reg[0]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092     1.600    nolabel_line74/el_state_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line74/el_state_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/el_state_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.589     1.472    nolabel_line74/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  nolabel_line74/el_state_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  nolabel_line74/el_state_1_reg[1]/Q
                         net (fo=2, routed)           0.126     1.762    nolabel_line72/el_state_1[1]
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.045     1.807 r  nolabel_line72/el_state_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    nolabel_line74/btns_reg[6][1]
    SLICE_X2Y32          FDRE                                         r  nolabel_line74/el_state_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.858     1.985    nolabel_line74/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  nolabel_line74/el_state_1_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121     1.593    nolabel_line74/el_state_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 nolabel_line79/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/floor_pull_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.094%)  route 0.158ns (45.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.586     1.469    nolabel_line79/clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  nolabel_line79/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  nolabel_line79/pos_reg[0]/Q
                         net (fo=21, routed)          0.158     1.768    nolabel_line79/Q[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  nolabel_line79/floor_pull[5]_i_1/O
                         net (fo=1, routed)           0.000     1.813    nolabel_line75/static_reg[3]
    SLICE_X3Y31          FDRE                                         r  nolabel_line75/floor_pull_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.857     1.984    nolabel_line75/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  nolabel_line75/floor_pull_reg[5]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092     1.598    nolabel_line75/floor_pull_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 nolabel_line72/btns_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/floor_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.190ns (56.509%)  route 0.146ns (43.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.587     1.470    nolabel_line72/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  nolabel_line72/btns_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  nolabel_line72/btns_reg[8]/Q
                         net (fo=1, routed)           0.146     1.757    nolabel_line75/btns_reg[13][0]
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.049     1.806 r  nolabel_line75/floor_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.806    nolabel_line74/D[4]
    SLICE_X5Y32          FDRE                                         r  nolabel_line74/floor_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.856     1.983    nolabel_line74/clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  nolabel_line74/floor_state_reg[4]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.107     1.590    nolabel_line74/floor_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 nolabel_line75/floor_pull_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/floor_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.690%)  route 0.126ns (37.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.588     1.471    nolabel_line75/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  nolabel_line75/floor_pull_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 f  nolabel_line75/floor_pull_reg[2]/Q
                         net (fo=2, routed)           0.126     1.761    nolabel_line75/floor_pull[2]
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.048     1.809 r  nolabel_line75/floor_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    nolabel_line74/D[2]
    SLICE_X1Y31          FDRE                                         r  nolabel_line74/floor_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.857     1.984    nolabel_line74/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  nolabel_line74/floor_state_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.107     1.592    nolabel_line74/floor_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nolabel_line75/floor_pull_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/floor_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.588     1.471    nolabel_line75/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  nolabel_line75/floor_pull_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 f  nolabel_line75/floor_pull_reg[2]/Q
                         net (fo=2, routed)           0.126     1.761    nolabel_line75/floor_pull[2]
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  nolabel_line75/floor_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    nolabel_line74/D[1]
    SLICE_X1Y31          FDRE                                         r  nolabel_line74/floor_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.857     1.984    nolabel_line74/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  nolabel_line74/floor_state_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091     1.576    nolabel_line74/floor_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 nolabel_line72/btns_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/btns_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.590     1.473    nolabel_line72/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  nolabel_line72/btns_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line72/btns_reg[3]/Q
                         net (fo=2, routed)           0.167     1.781    nolabel_line72/btns[3]
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.042     1.823 r  nolabel_line72/btns[3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    nolabel_line72/btns[3]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  nolabel_line72/btns_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.859     1.986    nolabel_line72/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  nolabel_line72/btns_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105     1.578    nolabel_line72/btns_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 nolabel_line72/btns_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/btns_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.591     1.474    nolabel_line72/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  nolabel_line72/btns_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line72/btns_reg[5]/Q
                         net (fo=2, routed)           0.168     1.783    nolabel_line72/btns[5]
    SLICE_X3Y34          LUT5 (Prop_lut5_I4_O)        0.042     1.825 r  nolabel_line72/btns[5]_i_1/O
                         net (fo=1, routed)           0.000     1.825    nolabel_line72/btns[5]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  nolabel_line72/btns_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.860     1.987    nolabel_line72/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  nolabel_line72/btns_reg[5]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.579    nolabel_line72/btns_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line115/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line115/clock_divide_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.554     1.437    nolabel_line115/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  nolabel_line115/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  nolabel_line115/clock_divide_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.716    nolabel_line115/clock_divide_counter_reg_n_0_[6]
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  nolabel_line115/clock_divide_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    nolabel_line115/clock_divide_counter_reg[4]_i_1_n_5
    SLICE_X14Y26         FDRE                                         r  nolabel_line115/clock_divide_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.821     1.948    nolabel_line115/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  nolabel_line115/clock_divide_counter_reg[6]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.134     1.571    nolabel_line115/clock_divide_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    nolabel_line113/set_elevator_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    nolabel_line113/set_elevator_1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y28   nolabel_line115/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y29   nolabel_line115/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y25   nolabel_line115/clock_divide_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y25   nolabel_line115/clock_divide_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y25   nolabel_line115/clock_divide_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y26   nolabel_line115/clock_divide_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y26   nolabel_line115/clock_divide_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    nolabel_line68/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    nolabel_line113/set_elevator_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    nolabel_line113/set_elevator_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y28   nolabel_line115/clock_divide_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   nolabel_line115/clock_divide_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   nolabel_line115/clock_divide_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   nolabel_line115/clock_divide_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y33    nolabel_line117/reset_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28    nolabel_line68/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28    nolabel_line68/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y29   nolabel_line115/clock_divide_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   nolabel_line115/clock_divide_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   nolabel_line115/clock_divide_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   nolabel_line115/clock_divide_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    nolabel_line68/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    nolabel_line68/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y31    nolabel_line68/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    nolabel_line68/counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    nolabel_line68/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    nolabel_line68/counter_reg[22]/C



