 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : JAM
Version: M-2016.12
Date   : Fri Jul 22 17:03:17 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: ex_pos_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sort_reg[4][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  JAM                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  ex_pos_reg[0]/CK (DFFRX1)                0.00       0.50 r
  ex_pos_reg[0]/Q (DFFRX1)                 0.48       0.98 r
  U535/Y (CLKBUFX3)                        0.41       1.39 r
  U534/Y (CLKINVX1)                        0.38       1.77 f
  U541/Y (NAND2X1)                         0.39       2.16 r
  U488/Y (CLKINVX1)                        0.33       2.49 f
  U539/Y (AO21XL)                          0.42       2.91 f
  U529/Y (NAND2X1)                         0.39       3.30 r
  U532/Y (XNOR2X1)                         0.39       3.69 f
  U528/Y (OR2X1)                           0.42       4.10 f
  U991/Y (CLKINVX1)                        0.21       4.31 r
  U990/Y (NAND2X1)                         0.22       4.53 f
  U527/Y (NAND2X1)                         0.41       4.94 r
  U604/Y (CLKBUFX3)                        0.39       5.32 r
  U526/Y (CLKINVX1)                        0.50       5.83 f
  U582/Y (NAND2X1)                         0.34       6.17 r
  U581/Y (NOR2BX1)                         0.15       6.32 f
  U600/Y (AND4X1)                          0.36       6.68 f
  U550/Y (AND2X1)                          0.47       7.15 f
  U616/Y (NAND3X1)                         0.57       7.72 r
  U599/Y (CLKINVX1)                        0.51       8.22 f
  U560/Y (AOI221X1)                        0.88       9.10 r
  U701/Y (NOR2X1)                          0.45       9.55 f
  U692/Y (OAI22XL)                         0.45       9.99 r
  sort_reg[4][2]/D (DFFRX1)                0.00       9.99 r
  data arrival time                                   9.99

  clock CLK (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  sort_reg[4][2]/CK (DFFRX1)               0.00      10.40 r
  library setup time                      -0.30      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -9.99
  -----------------------------------------------------------
  slack (MET)                                         0.11


1
