#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Thu Nov  2 12:03:50 2017
# Process ID: 6208
# Current directory: C:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.runs/impl_1
# Command line: vivado.exe -log System_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source System_wrapper.tcl -notrace
# Log file: C:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.runs/impl_1/System_wrapper.vdi
# Journal file: C:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source System_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlrei/Documents/SourceTree/Vivado_IP_Repo/Zybo_PWMext_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
Command: link_design -top System_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.srcs/sources_1/bd/System/ip/System_Zybo_PWMext_0_0/System_Zybo_PWMext_0_0.dcp' for cell 'System_i/Zybo_PWMext_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.dcp' for cell 'System_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0.dcp' for cell 'System_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0.dcp' for cell 'System_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0_board.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0_board.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.srcs/constrs_1/imports/Vivado/Zybo_Master_Constraints.xdc]
Finished Parsing XDC File [C:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.srcs/constrs_1/imports/Vivado/Zybo_Master_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 611.363 ; gain = 353.133
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.747 . Memory (MB): peak = 615.621 ; gain = 4.258
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d0f1613c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 1147.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17b71cc92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1147.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1654cf1a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.693 . Memory (MB): peak = 1147.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 323 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1654cf1a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.778 . Memory (MB): peak = 1147.809 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1654cf1a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.924 . Memory (MB): peak = 1147.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1147.809 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ed145d9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1147.809 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ca48c0e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1147.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1147.809 ; gain = 536.445
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1147.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.runs/impl_1/System_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file System_wrapper_drc_opted.rpt -pb System_wrapper_drc_opted.pb -rpx System_wrapper_drc_opted.rpx
Command: report_drc -file System_wrapper_drc_opted.rpt -pb System_wrapper_drc_opted.pb -rpx System_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.runs/impl_1/System_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1147.809 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8e9a8323

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1147.809 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1147.809 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10537fdf4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1147.809 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9a7c122a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1147.809 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9a7c122a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1147.809 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 9a7c122a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1147.809 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ac7f7dec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.809 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ac7f7dec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.809 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10f17e388

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.809 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1889996cb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.809 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1889996cb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.809 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f08b390f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.809 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13aa68963

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.809 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13aa68963

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.809 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13aa68963

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1147.809 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1900296ac

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1900296ac

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.211 ; gain = 2.402
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.680. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 173617669

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.211 ; gain = 2.402
Phase 4.1 Post Commit Optimization | Checksum: 173617669

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.211 ; gain = 2.402

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 173617669

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.211 ; gain = 2.402

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 173617669

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.211 ; gain = 2.402

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19f6b5022

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.211 ; gain = 2.402
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19f6b5022

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.211 ; gain = 2.402
Ending Placer Task | Checksum: fdf1f3e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.211 ; gain = 2.402
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1150.211 ; gain = 2.402
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1150.523 ; gain = 0.313
INFO: [Common 17-1381] The checkpoint 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.runs/impl_1/System_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file System_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1158.090 ; gain = 7.566
INFO: [runtcl-4] Executing : report_utilization -file System_wrapper_utilization_placed.rpt -pb System_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1158.090 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1158.090 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: eaa10e1 ConstDB: 0 ShapeSum: ef47e304 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1cf305ed4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1235.902 ; gain = 77.121
Post Restoration Checksum: NetGraph: fb011f71 NumContArr: d42f3f63 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cf305ed4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1235.902 ; gain = 77.121

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cf305ed4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1235.902 ; gain = 77.121

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cf305ed4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1235.902 ; gain = 77.121
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e347b62a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1235.902 ; gain = 77.121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.666  | TNS=0.000  | WHS=-0.190 | THS=-15.894|

Phase 2 Router Initialization | Checksum: 1a67d3442

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1235.902 ; gain = 77.121

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d9cbb1b8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1235.902 ; gain = 77.121

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.354  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 143d8617b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.252  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19eefb5e3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121
Phase 4 Rip-up And Reroute | Checksum: 19eefb5e3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19eefb5e3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19eefb5e3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121
Phase 5 Delay and Skew Optimization | Checksum: 19eefb5e3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a727d7e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.354  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26c4f1ff3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121
Phase 6 Post Hold Fix | Checksum: 26c4f1ff3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.472269 %
  Global Horizontal Routing Utilization  = 0.773897 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 258d13a48

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 258d13a48

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 222826816

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.354  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 222826816

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.902 ; gain = 77.121

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1235.902 ; gain = 77.813
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.521 . Memory (MB): peak = 1235.902 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.runs/impl_1/System_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
Command: report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.runs/impl_1/System_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file System_wrapper_methodology_drc_routed.rpt -pb System_wrapper_methodology_drc_routed.pb -rpx System_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file System_wrapper_methodology_drc_routed.rpt -pb System_wrapper_methodology_drc_routed.pb -rpx System_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/jlrei/Documents/SourceTree/EE324_Lab4ext/EE324_Lab4ext.runs/impl_1/System_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
Command: report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file System_wrapper_route_status.rpt -pb System_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file System_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx System_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file System_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file System_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Nov  2 12:05:04 2017...
