// Seed: 3115564436
module module_0 ();
  assign id_1 = -1;
  assign id_2 = id_1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  always id_2 <= -1;
  wire id_4;
  wire \id_5 ;
endmodule
module module_1;
  assign id_1 = id_1;
  tri0 id_2;
  module_0 modCall_1 ();
  always id_1 = id_2;
  id_3(
      1
  );
  assign id_1 = -1;
  parameter id_4 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  assign id_3 = 1;
  assign module_0.id_1 = 0;
  for (id_7 = id_2; ~1'b0; id_6 += -id_4) int id_8;
endmodule
