--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_generator_0_CLKIN_pin
---------------------------+------------+------------+-------------------------+--------+
                           |Max Setup to|Max Hold to |                         | Clock  |
Source                     | clk (edge) | clk (edge) |Internal Clock(s)        | Phase  |
---------------------------+------------+------------+-------------------------+--------+
xps_gpio_1_GPIO_IO_I_pin<0>|    3.148(R)|   -1.314(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_1_GPIO_IO_I_pin<1>|    3.496(R)|   -1.593(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_1_GPIO_IO_I_pin<2>|    3.240(R)|   -1.388(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_1_GPIO_IO_I_pin<3>|    3.152(R)|   -1.318(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_1_GPIO_IO_I_pin<4>|    3.108(R)|   -1.282(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_1_GPIO_IO_I_pin<5>|    3.150(R)|   -1.315(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_1_GPIO_IO_I_pin<6>|    2.998(R)|   -1.189(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_1_GPIO_IO_I_pin<7>|    3.283(R)|   -1.417(R)|clock_generator_0_CLKOUT0|   0.000|
xps_spi_0_MISO_pin         |    3.554(R)|   -1.891(R)|clock_generator_0_CLKOUT0|   0.000|
xps_spi_0_MOSI_pin         |    3.577(R)|   -1.891(R)|clock_generator_0_CLKOUT0|   0.000|
xps_spi_0_SCK_pin          |    6.575(R)|   -3.091(R)|clock_generator_0_CLKOUT0|   0.000|
xps_spi_0_SPISEL_pin       |    6.597(R)|   -2.134(R)|clock_generator_0_CLKOUT0|   0.000|
---------------------------+------------+------------+-------------------------+--------+

Clock clock_generator_0_CLKIN_pin to Pad
----------------------------+------------+-------------------------+--------+
                            | clk (edge) |                         | Clock  |
Destination                 |   to PAD   |Internal Clock(s)        | Phase  |
----------------------------+------------+-------------------------+--------+
xps_gpio_0_GPIO_IO_O_pin<0> |    3.268(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_0_GPIO_IO_O_pin<1> |    3.280(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_0_GPIO_IO_O_pin<2> |    3.272(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_0_GPIO_IO_O_pin<3> |    3.284(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_0_GPIO_IO_O_pin<4> |    3.272(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_0_GPIO_IO_O_pin<5> |    3.290(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_0_GPIO_IO_O_pin<6> |    3.294(R)|clock_generator_0_CLKOUT0|   0.000|
xps_gpio_0_GPIO_IO_O_pin<7> |    3.293(R)|clock_generator_0_CLKOUT0|   0.000|
xps_spi_0_MISO_pin          |    4.837(R)|clock_generator_0_CLKOUT0|   0.000|
xps_spi_0_MOSI_pin          |    5.326(R)|clock_generator_0_CLKOUT0|   0.000|
xps_spi_0_SCK_pin           |    3.365(R)|clock_generator_0_CLKOUT0|   0.000|
xps_spi_0_SS_pin            |    3.323(R)|clock_generator_0_CLKOUT0|   0.000|
xps_timer_0_GenerateOut0_pin|    6.495(R)|clock_generator_0_CLKOUT0|   0.000|
xps_timer_0_GenerateOut1_pin|    6.497(R)|clock_generator_0_CLKOUT0|   0.000|
xps_timer_0_PWM0_pin        |    5.994(R)|clock_generator_0_CLKOUT0|   0.000|
----------------------------+------------+-------------------------+--------+

Clock to Setup on destination clock clock_generator_0_CLKIN_pin
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_generator_0_CLKIN_pin|    9.893|         |         |         |
---------------------------+---------+---------+---------+---------+


Analysis completed Mon Dec 03 16:52:28 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



