{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 12:44:35 2019 " "Info: Processing started: Fri Jun 28 12:44:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off freeway -c freeway " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off freeway -c freeway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/tiago/Desktop/StateMachine/controle.v " "Warning: Can't analyze file -- file C:/Users/tiago/Desktop/StateMachine/controle.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freeway.bdf 1 1 " "Warning: Using design file freeway.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 freeway " "Info: Found entity 1: freeway" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "freeway " "Info: Elaborating entity \"freeway\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "VGAdrive.vhd 2 1 " "Warning: Using design file VGAdrive.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGAdrive-behaviour1 " "Info: Found design unit 1: VGAdrive-behaviour1" {  } { { "VGAdrive.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/VGAdrive.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGAdrive " "Info: Found entity 1: VGAdrive" {  } { { "VGAdrive.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/VGAdrive.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAdrive VGAdrive:inst " "Info: Elaborating entity \"VGAdrive\" for hierarchy \"VGAdrive:inst\"" {  } { { "freeway.bdf" "inst" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 184 1768 1912 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "render.v(40) " "Warning (10090): Verilog HDL syntax warning at render.v(40): extra block comment delimiter characters /* within block comment" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 40 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "render.v(66) " "Warning (10090): Verilog HDL syntax warning at render.v(66): extra block comment delimiter characters /* within block comment" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 66 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "render.v 1 1 " "Warning: Using design file render.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 render " "Info: Found entity 1: render" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "render render:inst1 " "Info: Elaborating entity \"render\" for hierarchy \"render:inst1\"" {  } { { "freeway.bdf" "inst1" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 224 1056 1240 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset render.v(6) " "Warning (10036): Verilog HDL or VHDL warning at render.v(6): object \"reset\" assigned a value but never read" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna_carro1 render.v(26) " "Warning (10240): Verilog HDL Always Construct warning at render.v(26): inferring latch(es) for variable \"coluna_carro1\", which holds its previous value in one or more paths through the always construct" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna_carro2 render.v(26) " "Warning (10240): Verilog HDL Always Construct warning at render.v(26): inferring latch(es) for variable \"coluna_carro2\", which holds its previous value in one or more paths through the always construct" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna_moto render.v(26) " "Warning (10240): Verilog HDL Always Construct warning at render.v(26): inferring latch(es) for variable \"coluna_moto\", which holds its previous value in one or more paths through the always construct" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_moto\[0\] render.v(87) " "Info (10041): Inferred latch for \"coluna_moto\[0\]\" at render.v(87)" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_moto\[1\] render.v(87) " "Info (10041): Inferred latch for \"coluna_moto\[1\]\" at render.v(87)" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_carro2\[0\] render.v(75) " "Info (10041): Inferred latch for \"coluna_carro2\[0\]\" at render.v(75)" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_carro1\[0\] render.v(69) " "Info (10041): Inferred latch for \"coluna_carro1\[0\]\" at render.v(69)" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divfreq.vhd 2 1 " "Warning: Using design file divfreq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfreq-Behavioral " "Info: Found design unit 1: divfreq-Behavioral" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/divfreq.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divfreq " "Info: Found entity 1: divfreq" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Desktop/freeway-master/divfreq.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:inst4 " "Info: Elaborating entity \"divfreq\" for hierarchy \"divfreq:inst4\"" {  } { { "freeway.bdf" "inst4" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 144 496 648 240 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "input_synchronizer.v 1 1 " "Warning: Using design file input_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 input_synchronizer " "Info: Found entity 1: input_synchronizer" {  } { { "input_synchronizer.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/input_synchronizer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_synchronizer input_synchronizer:inst13 " "Info: Elaborating entity \"input_synchronizer\" for hierarchy \"input_synchronizer:inst13\"" {  } { { "freeway.bdf" "inst13" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 456 608 784 552 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 3 3 " "Warning: Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clock_div " "Info: Found entity 2: clock_div" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 my_dff " "Info: Found entity 3: my_dff" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst9 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:inst9\"" {  } { { "freeway.bdf" "inst9" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 472 424 536 568 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div debounce:inst9\|clock_div:u1 " "Info: Elaborating entity \"clock_div\" for hierarchy \"debounce:inst9\|clock_div:u1\"" {  } { { "debounce.v" "u1" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff debounce:inst9\|my_dff:d1 " "Info: Elaborating entity \"my_dff\" for hierarchy \"debounce:inst9\|my_dff:d1\"" {  } { { "debounce.v" "d1" { Text "C:/Users/tiago/Desktop/freeway-master/debounce.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Info: Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add3\"" {  } { { "render.v" "Add3" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 32 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add5\"" {  } { { "render.v" "Add5" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 33 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add7 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add7\"" {  } { { "render.v" "Add7" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 34 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add9 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add9\"" {  } { { "render.v" "Add9" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 35 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "VGAdrive:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"VGAdrive:inst\|Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "VGAdrive:inst\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"VGAdrive:inst\|Add1\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add1" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add10 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add10\"" {  } { { "render.v" "Add10" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 68 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add11 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add11\"" {  } { { "render.v" "Add11" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 74 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add12 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add12\"" {  } { { "render.v" "Add12" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 80 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add13 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add13\"" {  } { { "render.v" "Add13" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 86 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add3 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Info: Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add3\|addcore:adder render:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node render:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node render:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add3\|altshift:result_ext_latency_ffs render:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add3\|altshift:carry_ext_latency_ffs render:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add7 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add7\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add7 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Info: Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"VGAdrive:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGAdrive:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add10 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add10 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Info: Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 68 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add10\|addcore:adder render:inst1\|lpm_add_sub:Add10 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:oflow_node render:inst1\|lpm_add_sub:Add10 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node render:inst1\|lpm_add_sub:Add10 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add10\|altshift:result_ext_latency_ffs render:inst1\|lpm_add_sub:Add10 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add11\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 74 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add11 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Info: Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 74 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add11\|addcore:adder render:inst1\|lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add11\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add11\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 74 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add12 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 80 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add12\|addcore:adder render:inst1\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add12\|addcore:adder\|a_csnbuffer:oflow_node render:inst1\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add12\|addcore:adder\|a_csnbuffer:result_node render:inst1\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add12\|altshift:result_ext_latency_ffs render:inst1\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add13 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add13\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 86 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add13 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Info: Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Desktop/freeway-master/render.v" 86 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Bout GND " "Warning (13410): Pin \"Bout\" is stuck at GND" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 272 1912 2088 288 "Bout" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cima " "Warning (15610): No output dependent on input pin \"Cima\"" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 496 168 336 512 "Cima" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Baixo " "Warning (15610): No output dependent on input pin \"Baixo\"" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Desktop/freeway-master/freeway.bdf" { { 624 168 336 640 "Baixo" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "572 " "Info: Implemented 572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "564 " "Info: Implemented 564 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 12:44:38 2019 " "Info: Processing ended: Fri Jun 28 12:44:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
