vendor_name = ModelSim
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/romA_128x128.v
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/romB_128x1.v
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/romC_128x1.v
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/multiplier_8816.v
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/MATMUL.sdc
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/DFFF.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/edge_enforcer.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/counter_for_A.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/counter_for_B.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/counter_for_C.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/switch16.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/romC_128x1_T.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/adder16.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/adder17.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/adder18.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/reg16.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/reg17.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/reg18.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/reg19.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/mma.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/MUL_BLOCK.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/adder32.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/reg32.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/acc32.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/binto7seg.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/segsel.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/segssel.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/LABTWO.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/LABTWO_wf.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/Waveform.vwf
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/TB.sv
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/MATMUL.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/db/altsyncram_lcb2.tdf
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/mata.mif
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/db/decode_5la.tdf
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/db/decode_u0a.tdf
source_file = 1, C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512/db/mux_lfb.tdf
design_name = romA_128x128
instance = comp, \q_a[0]~output , q_a[0]~output, romA_128x128, 1
instance = comp, \q_a[1]~output , q_a[1]~output, romA_128x128, 1
instance = comp, \q_a[2]~output , q_a[2]~output, romA_128x128, 1
instance = comp, \q_a[3]~output , q_a[3]~output, romA_128x128, 1
instance = comp, \q_a[4]~output , q_a[4]~output, romA_128x128, 1
instance = comp, \q_a[5]~output , q_a[5]~output, romA_128x128, 1
instance = comp, \q_a[6]~output , q_a[6]~output, romA_128x128, 1
instance = comp, \q_a[7]~output , q_a[7]~output, romA_128x128, 1
instance = comp, \q_b[0]~output , q_b[0]~output, romA_128x128, 1
instance = comp, \q_b[1]~output , q_b[1]~output, romA_128x128, 1
instance = comp, \q_b[2]~output , q_b[2]~output, romA_128x128, 1
instance = comp, \q_b[3]~output , q_b[3]~output, romA_128x128, 1
instance = comp, \q_b[4]~output , q_b[4]~output, romA_128x128, 1
instance = comp, \q_b[5]~output , q_b[5]~output, romA_128x128, 1
instance = comp, \q_b[6]~output , q_b[6]~output, romA_128x128, 1
instance = comp, \q_b[7]~output , q_b[7]~output, romA_128x128, 1
instance = comp, \clock~input , clock~input, romA_128x128, 1
instance = comp, \address_a[13]~input , address_a[13]~input, romA_128x128, 1
instance = comp, \address_b[13]~input , address_b[13]~input, romA_128x128, 1
instance = comp, \~GND , ~GND, romA_128x128, 1
instance = comp, \address_a[0]~input , address_a[0]~input, romA_128x128, 1
instance = comp, \address_a[1]~input , address_a[1]~input, romA_128x128, 1
instance = comp, \address_a[2]~input , address_a[2]~input, romA_128x128, 1
instance = comp, \address_a[3]~input , address_a[3]~input, romA_128x128, 1
instance = comp, \address_a[4]~input , address_a[4]~input, romA_128x128, 1
instance = comp, \address_a[5]~input , address_a[5]~input, romA_128x128, 1
instance = comp, \address_a[6]~input , address_a[6]~input, romA_128x128, 1
instance = comp, \address_a[7]~input , address_a[7]~input, romA_128x128, 1
instance = comp, \address_a[8]~input , address_a[8]~input, romA_128x128, 1
instance = comp, \address_a[9]~input , address_a[9]~input, romA_128x128, 1
instance = comp, \address_a[10]~input , address_a[10]~input, romA_128x128, 1
instance = comp, \address_a[11]~input , address_a[11]~input, romA_128x128, 1
instance = comp, \address_a[12]~input , address_a[12]~input, romA_128x128, 1
instance = comp, \address_b[0]~input , address_b[0]~input, romA_128x128, 1
instance = comp, \address_b[1]~input , address_b[1]~input, romA_128x128, 1
instance = comp, \address_b[2]~input , address_b[2]~input, romA_128x128, 1
instance = comp, \address_b[3]~input , address_b[3]~input, romA_128x128, 1
instance = comp, \address_b[4]~input , address_b[4]~input, romA_128x128, 1
instance = comp, \address_b[5]~input , address_b[5]~input, romA_128x128, 1
instance = comp, \address_b[6]~input , address_b[6]~input, romA_128x128, 1
instance = comp, \address_b[7]~input , address_b[7]~input, romA_128x128, 1
instance = comp, \address_b[8]~input , address_b[8]~input, romA_128x128, 1
instance = comp, \address_b[9]~input , address_b[9]~input, romA_128x128, 1
instance = comp, \address_b[10]~input , address_b[10]~input, romA_128x128, 1
instance = comp, \address_b[11]~input , address_b[11]~input, romA_128x128, 1
instance = comp, \address_b[12]~input , address_b[12]~input, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a8 , altsyncram_component|auto_generated|ram_block1a8, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|address_reg_a[0] , altsyncram_component|auto_generated|address_reg_a[0], romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a0 , altsyncram_component|auto_generated|ram_block1a0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux4|l1_w0_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux4|l1_w0_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a9 , altsyncram_component|auto_generated|ram_block1a9, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a1 , altsyncram_component|auto_generated|ram_block1a1, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux4|l1_w1_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux4|l1_w1_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a10 , altsyncram_component|auto_generated|ram_block1a10, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a2 , altsyncram_component|auto_generated|ram_block1a2, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux4|l1_w2_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux4|l1_w2_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a11 , altsyncram_component|auto_generated|ram_block1a11, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a3 , altsyncram_component|auto_generated|ram_block1a3, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux4|l1_w3_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux4|l1_w3_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a12 , altsyncram_component|auto_generated|ram_block1a12, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a4 , altsyncram_component|auto_generated|ram_block1a4, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux4|l1_w4_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux4|l1_w4_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a13 , altsyncram_component|auto_generated|ram_block1a13, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a5 , altsyncram_component|auto_generated|ram_block1a5, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux4|l1_w5_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux4|l1_w5_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a14 , altsyncram_component|auto_generated|ram_block1a14, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a6 , altsyncram_component|auto_generated|ram_block1a6, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux4|l1_w6_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux4|l1_w6_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a15 , altsyncram_component|auto_generated|ram_block1a15, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a7 , altsyncram_component|auto_generated|ram_block1a7, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux4|l1_w7_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux4|l1_w7_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|address_reg_b[0] , altsyncram_component|auto_generated|address_reg_b[0], romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux5|l1_w0_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux5|l1_w0_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux5|l1_w1_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux5|l1_w1_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux5|l1_w2_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux5|l1_w2_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux5|l1_w3_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux5|l1_w3_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux5|l1_w4_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux5|l1_w4_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux5|l1_w5_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux5|l1_w5_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux5|l1_w6_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux5|l1_w6_n0_mux_dataout~0, romA_128x128, 1
instance = comp, \altsyncram_component|auto_generated|mux5|l1_w7_n0_mux_dataout~0 , altsyncram_component|auto_generated|mux5|l1_w7_n0_mux_dataout~0, romA_128x128, 1
