<profile>

<section name = "Vivado HLS Report for 'reduce_add_sub'" level="0">
<item name = "Date">Sat Jun  3 22:30:19 2017
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">ed25519_ref</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.69, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">130, 130, 130, 130, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">64, 64, 2, -, -, 32, no</column>
<column name="- Loop 2">64, 64, 2, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 192, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 24, 8, -</column>
<column name="Multiplexer">-, -, -, 96, -</column>
<column name="Register">-, -, 75, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="m_U">reduce_add_sub_m, 0, 8, 4, 32, 8, 1, 256</column>
<column name="t_U">reduce_add_sub_t, 0, 16, 4, 32, 8, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_20_fu_130_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_21_fu_207_p2">+, 0, 0, 15, 6, 1</column>
<column name="pb_1_fu_153_p2">+, 0, 0, 15, 8, 8</column>
<column name="x_1_fu_163_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp_740_fu_229_p2">and, 0, 0, 32, 32, 32</column>
<column name="exitcond2_fu_124_p2">icmp, 0, 0, 4, 6, 7</column>
<column name="exitcond_fu_201_p2">icmp, 0, 0, 4, 6, 7</column>
<column name="phitmp_cast_cast_fu_188_p3">select, 0, 0, 2, 1, 2</column>
<column name="phitmp_fu_182_p2">xor, 0, 0, 2, 1, 2</column>
<column name="r_v_d0">xor, 0, 0, 32, 32, 32</column>
<column name="tmp_739_fu_223_p2">xor, 0, 0, 32, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="i_1_reg_113">9, 2, 6, 12</column>
<column name="i_reg_102">9, 2, 6, 12</column>
<column name="pb_reg_90">9, 2, 1, 2</column>
<column name="r_v_address0">21, 4, 5, 20</column>
<column name="t_address0">15, 3, 5, 15</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="i_1_reg_113">6, 0, 6, 0</column>
<column name="i_20_reg_250">6, 0, 6, 0</column>
<column name="i_21_reg_283">6, 0, 6, 0</column>
<column name="i_reg_102">6, 0, 6, 0</column>
<column name="mask_cast_reg_270">32, 0, 32, 0</column>
<column name="mask_fu_32">2, 0, 2, 0</column>
<column name="pb_reg_90">1, 0, 1, 0</column>
<column name="r_v_addr_1_reg_288">5, 0, 5, 0</column>
<column name="tmp_reg_255">6, 0, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, reduce_add_sub, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, reduce_add_sub, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, reduce_add_sub, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, reduce_add_sub, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, reduce_add_sub, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, reduce_add_sub, return value</column>
<column name="r_v_address0">out, 5, ap_memory, r_v, array</column>
<column name="r_v_ce0">out, 1, ap_memory, r_v, array</column>
<column name="r_v_we0">out, 1, ap_memory, r_v, array</column>
<column name="r_v_d0">out, 32, ap_memory, r_v, array</column>
<column name="r_v_q0">in, 32, ap_memory, r_v, array</column>
</table>
</item>
</section>
</profile>
