{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685598338969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685598338969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  1 11:15:38 2023 " "Processing started: Thu Jun  1 11:15:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685598338969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1685598338969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EN2111_lab4 -c EN2111_lab4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off EN2111_lab4 -c EN2111_lab4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1685598338969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1685598339236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1685598339236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685598345371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685598345371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX_TB " "Found entity 1: UART_RX_TB" {  } { { "UART_RX_TB.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX_TB.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685598345372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685598345372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(23) " "Verilog HDL Parameter Declaration warning at UART_RX.v(23): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_RX.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1685598345372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(24) " "Verilog HDL Parameter Declaration warning at UART_RX.v(24): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_RX.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1685598345372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(25) " "Verilog HDL Parameter Declaration warning at UART_RX.v(25): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_RX.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1685598345372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(26) " "Verilog HDL Parameter Declaration warning at UART_RX.v(26): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_RX.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1685598345372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(27) " "Verilog HDL Parameter Declaration warning at UART_RX.v(27): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_RX.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1685598345372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_RX_TB " "Elaborating entity \"UART_RX_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1685598345394 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "r_Clock UART_RX_TB.v(56) " "Verilog HDL warning at UART_RX_TB.v(56): assignments to r_Clock create a combinational loop" {  } { { "UART_RX_TB.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX_TB.v" 56 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1685598345395 "|UART_RX_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test Passed - Correct Byte Received UART_RX_TB.v(69) " "Verilog HDL Display System Task info at UART_RX_TB.v(69): Test Passed - Correct Byte Received" {  } { { "UART_RX_TB.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX_TB.v" 69 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685598345395 "|UART_RX_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test Failed - Incorrect Byte Received UART_RX_TB.v(71) " "Verilog HDL Display System Task info at UART_RX_TB.v(71): Test Failed - Incorrect Byte Received" {  } { { "UART_RX_TB.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX_TB.v" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685598345395 "|UART_RX_TB"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "UART_RX_TB.v(72) " "Verilog HDL warning at UART_RX_TB.v(72): ignoring unsupported system task" {  } { { "UART_RX_TB.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX_TB.v" 72 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1685598345395 "|UART_RX_TB"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "UART_RX_TB.v(78) " "Verilog HDL warning at UART_RX_TB.v(78): ignoring unsupported system task" {  } { { "UART_RX_TB.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX_TB.v" 78 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1685598345395 "|UART_RX_TB"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "UART_RX_TB.v(79) " "Verilog HDL warning at UART_RX_TB.v(79): ignoring unsupported system task" {  } { { "UART_RX_TB.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX_TB.v" 79 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1685598345395 "|UART_RX_TB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_INST " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_INST\"" {  } { { "UART_RX_TB.v" "UART_RX_INST" { Text "D:/EN2111-UART-Transceiver/UART_RX_TB.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685598345395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_RX.v(68) " "Verilog HDL assignment warning at UART_RX.v(68): truncated value with size 32 to match size of target (8)" {  } { { "UART_RX.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685598345396 "|UART_RX_TB|UART_RX:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_RX.v(79) " "Verilog HDL assignment warning at UART_RX.v(79): truncated value with size 32 to match size of target (8)" {  } { { "UART_RX.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685598345396 "|UART_RX_TB|UART_RX:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_RX.v(90) " "Verilog HDL assignment warning at UART_RX.v(90): truncated value with size 32 to match size of target (3)" {  } { { "UART_RX.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685598345396 "|UART_RX_TB|UART_RX:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_RX.v(108) " "Verilog HDL assignment warning at UART_RX.v(108): truncated value with size 32 to match size of target (8)" {  } { { "UART_RX.v" "" { Text "D:/EN2111-UART-Transceiver/UART_RX.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685598345396 "|UART_RX_TB|UART_RX:UART_RX_INST"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685598345431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  1 11:15:45 2023 " "Processing ended: Thu Jun  1 11:15:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685598345431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685598345431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685598345431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685598345431 ""}
