<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="info" file="Map" num="284" delta="old" >Map is running with the multi-threading option on. Map currently supports the use of up to 2 processors. Based on the the user options and machine load, Map will use 2 processors during this run.
</msg>

<msg type="info" file="LIT" num="244" delta="old" >All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs.
</msg>

<msg type="info" file="Pack" num="1716" delta="old" >Initializing temperature to <arg fmt="%0.3f" index="1">85.000</arg> Celsius. (default - Range: <arg fmt="%0.3f" index="2">0.000</arg> to <arg fmt="%0.3f" index="3">85.000</arg> Celsius)
</msg>

<msg type="info" file="Pack" num="1720" delta="old" >Initializing voltage to <arg fmt="%0.3f" index="1">0.950</arg> Volts. (default - Range: <arg fmt="%0.3f" index="2">0.950</arg> to <arg fmt="%0.3f" index="3">1.050</arg> Volts)
</msg>

<msg type="info" file="Map" num="215" delta="old" >The Interim Design Summary has been generated in the MAP Report (.mrp).
</msg>

<msg type="warning" file="Place" num="838" delta="old" >An IO Bus with more than one IO standard is found.
<arg fmt="%s" index="1">Components associated with this bus are as follows: 
	 Comp: SW&lt;0&gt;   IOSTANDARD = LVCMOS33
	 Comp: SW&lt;1&gt;   IOSTANDARD = LVCMOS33
	 Comp: SW&lt;2&gt;   IOSTANDARD = LVCMOS33
	 Comp: SW&lt;3&gt;   IOSTANDARD = LVCMOS33
	 Comp: SW&lt;4&gt;   IOSTANDARD = LVCMOS33
	 Comp: SW&lt;5&gt;   IOSTANDARD = LVCMOS33
	 Comp: SW&lt;6&gt;   IOSTANDARD = LVCMOS33
	 Comp: SW&lt;7&gt;   IOSTANDARD = LVCMOS33
	 Comp: SW&lt;8&gt;   IOSTANDARD = LVCMOS18
	 Comp: SW&lt;9&gt;   IOSTANDARD = LVCMOS18
	 Comp: SW&lt;10&gt;   IOSTANDARD = LVCMOS33
	 Comp: SW&lt;11&gt;   IOSTANDARD = LVCMOS33
	 Comp: SW&lt;12&gt;   IOSTANDARD = LVCMOS33
	 Comp: SW&lt;13&gt;   IOSTANDARD = LVCMOS33
	 Comp: SW&lt;14&gt;   IOSTANDARD = LVCMOS33
	 Comp: SW&lt;15&gt;   IOSTANDARD = LVCMOS33

</arg>
</msg>

<msg type="info" file="Pack" num="1650" delta="old" >Map created a placed design.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">BTN[2]_BTN[1]_OR_3_o</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

<msg type="warning" file="PhysDesignRules" num="372" delta="old" >Gated clock. Clock net <arg fmt="%s" index="1">clr_G</arg> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
</msg>

</messages>

