Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 28 23:28:40 2025
| Host         : Acer-Predator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_SnakeGame_timing_summary_routed.rpt -pb Top_SnakeGame_timing_summary_routed.pb -rpx Top_SnakeGame_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_SnakeGame
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                38          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
DPIR-1     Warning           Asynchronous driver check                  32          
LUTAR-1    Warning           LUT drives async reset alert               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (8)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: sys_clk_in (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.623        0.000                      0                 3966        0.061        0.000                      0                 3966        3.000        0.000                       0                  2149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                       ------------       ----------      --------------
u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_vga                      {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_vga                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_vga                           13.623        0.000                      0                 3966        0.061        0.000                      0                 3966       19.500        0.000                       0                  2145  
  clkfbout_clk_wiz_vga                                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_vga                        
(none)                clkfbout_clk_wiz_vga                        
(none)                                      clk_out1_clk_wiz_vga  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
  To Clock:  u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_vga
  To Clock:  clk_out1_clk_wiz_vga

Setup :            0  Failing Endpoints,  Worst Slack       13.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.623ns  (required time - arrival time)
  Source:                 u_VGA_Controller/pixel_x_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Renderer/vga_B_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga rise@40.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        26.287ns  (logic 10.403ns (39.574%)  route 15.884ns (60.426%))
  Logic Levels:           35  (CARRY4=18 LUT2=5 LUT3=3 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 37.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.539    -2.430    u_VGA_Controller/clk_out1
    SLICE_X37Y71         FDCE                                         r  u_VGA_Controller/pixel_x_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.419    -2.011 f  u_VGA_Controller/pixel_x_reg[9]_rep/Q
                         net (fo=113, routed)         1.572    -0.440    u_VGA_Controller/pixel_x_reg[9]_rep_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I1_O)        0.299    -0.141 r  u_VGA_Controller/vga_B[1]_i_681/O
                         net (fo=1, routed)           0.000    -0.141    u_VGA_Controller/vga_B[1]_i_681_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.239 r  u_VGA_Controller/vga_B_reg[1]_i_628/CO[3]
                         net (fo=1, routed)           0.000     0.239    u_VGA_Controller/vga_B_reg[1]_i_628_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.396 r  u_VGA_Controller/vga_B_reg[1]_i_575/CO[1]
                         net (fo=33, routed)          0.917     1.314    u_VGA_Controller/pixel_x_reg[9]_rep_9[0]
    SLICE_X48Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.102 r  u_VGA_Controller/vga_B_reg[1]_i_519/CO[3]
                         net (fo=1, routed)           0.000     2.102    u_VGA_Controller/vga_B_reg[1]_i_519_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.373 f  u_VGA_Controller/vga_B_reg[1]_i_425/CO[0]
                         net (fo=33, routed)          1.148     3.521    u_VGA_Controller_n_582
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.401     3.922 r  vga_B[1]_i_481/O
                         net (fo=6, routed)           0.874     4.797    vga_B[1]_i_481_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.326     5.123 r  vga_B[1]_i_483/O
                         net (fo=1, routed)           0.000     5.123    u_VGA_Controller/vga_B[1]_i_288_1[3]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.524 r  u_VGA_Controller/vga_B_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.009     5.533    u_VGA_Controller/vga_B_reg[1]_i_391_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  u_VGA_Controller/vga_B_reg[1]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.647    u_VGA_Controller/vga_B_reg[1]_i_296_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  u_VGA_Controller/vga_B_reg[1]_i_295/O[0]
                         net (fo=2, routed)           0.562     6.430    u_VGA_Controller_n_654
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.294     6.724 r  vga_B[1]_i_227/O
                         net (fo=2, routed)           0.787     7.511    vga_B[1]_i_227_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.332     7.843 r  vga_B[1]_i_231/O
                         net (fo=1, routed)           0.000     7.843    u_VGA_Controller/vga_B_reg[1]_i_514_0[1]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.393 r  u_VGA_Controller/vga_B_reg[1]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.393    u_VGA_Controller/vga_B_reg[1]_i_132_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.727 r  u_VGA_Controller/vga_B_reg[1]_i_130/O[1]
                         net (fo=5, routed)           0.773     9.500    u_VGA_Controller_n_99
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.303     9.803 r  vga_B[1]_i_420/O
                         net (fo=1, routed)           0.000     9.803    vga_B[1]_i_420_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.204 r  vga_B_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000    10.204    vga_B_reg[1]_i_306_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.426 r  vga_B_reg[1]_i_242/O[0]
                         net (fo=3, routed)           0.739    11.166    u_VGA_Controller/vga_B_reg[1]_i_133_0[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.299    11.465 r  u_VGA_Controller/vga_B[1]_i_298/O
                         net (fo=1, routed)           0.523    11.987    u_VGA_Controller/vga_B[1]_i_298_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.372 r  u_VGA_Controller/vga_B_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    12.372    u_VGA_Controller/vga_B_reg[1]_i_233_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  u_VGA_Controller/vga_B_reg[1]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.486    u_VGA_Controller/vga_B_reg[1]_i_133_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 f  u_VGA_Controller/vga_B_reg[1]_i_92/CO[3]
                         net (fo=4, routed)           0.953    13.553    u_VGA_Controller/vga_B_reg[1]_i_92_n_0
    SLICE_X47Y74         LUT3 (Prop_lut3_I0_O)        0.118    13.671 r  u_VGA_Controller/vga_B[1]_i_96/O
                         net (fo=16, routed)          0.699    14.369    u_VGA_Controller/vga_B[1]_i_96_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.326    14.695 r  u_VGA_Controller/vga_B[1]_i_207/O
                         net (fo=1, routed)           0.610    15.305    u_VGA_Controller/vga_B[1]_i_207_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.812 r  u_VGA_Controller/vga_B_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    15.812    u_VGA_Controller/vga_B_reg[1]_i_124_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  u_VGA_Controller/vga_B_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.926    u_VGA_Controller/vga_B_reg[1]_i_86_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  u_VGA_Controller/vga_B_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.049    u_VGA_Controller/vga_B_reg[1]_i_53_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.277 f  u_VGA_Controller/vga_B_reg[1]_i_31/CO[2]
                         net (fo=1, routed)           0.808    17.085    u_VGA_Controller/u_VGA_Renderer/life1_px15_in
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.313    17.398 r  u_VGA_Controller/vga_B[1]_i_12/O
                         net (fo=1, routed)           0.797    18.195    u_VGA_Controller/vga_B[1]_i_12_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124    18.319 f  u_VGA_Controller/vga_B[1]_i_3/O
                         net (fo=4, routed)           1.200    19.519    u_VGA_Controller/vga_B[1]_i_3_n_0
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.150    19.669 f  u_VGA_Controller/vga_R[1]_i_4/O
                         net (fo=3, routed)           0.733    20.402    u_VGA_Controller/vga_R[1]_i_4_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.348    20.750 r  u_VGA_Controller/vga_G[1]_i_6/O
                         net (fo=2, routed)           0.482    21.232    u_VGA_Controller/vga_G[1]_i_6_n_0
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.124    21.356 r  u_VGA_Controller/vga_R[3]_i_2/O
                         net (fo=10, routed)          0.808    22.164    u_VGA_Controller/vga_R[3]_i_2_n_0
    SLICE_X52Y90         LUT2 (Prop_lut2_I1_O)        0.153    22.317 f  u_VGA_Controller/vga_R[2]_i_3/O
                         net (fo=3, routed)           0.427    22.744    u_Snake_Engine/vga_G_reg[3]_0
    SLICE_X51Y90         LUT2 (Prop_lut2_I1_O)        0.326    23.070 f  u_Snake_Engine/vga_R[2]_i_4/O
                         net (fo=2, routed)           0.455    23.525    u_VGA_Controller/vga_R_reg[2]_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.332    23.857 r  u_VGA_Controller/vga_B[3]_i_1/O
                         net (fo=1, routed)           0.000    23.857    u_VGA_Renderer/vga_B_reg[3]_1[3]
    SLICE_X51Y89         FDCE                                         r  u_VGA_Renderer/vga_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.618 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.440    37.058    u_VGA_Renderer/clk_out1
    SLICE_X51Y89         FDCE                                         r  u_VGA_Renderer/vga_B_reg[3]/C
                         clock pessimism              0.491    37.549    
                         clock uncertainty           -0.098    37.451    
    SLICE_X51Y89         FDCE (Setup_fdce_C_D)        0.029    37.480    u_VGA_Renderer/vga_B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.480    
                         arrival time                         -23.857    
  -------------------------------------------------------------------
                         slack                                 13.623    

Slack (MET) :             13.797ns  (required time - arrival time)
  Source:                 u_VGA_Controller/pixel_x_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Renderer/vga_R_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga rise@40.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        26.115ns  (logic 10.403ns (39.835%)  route 15.712ns (60.165%))
  Logic Levels:           35  (CARRY4=18 LUT2=5 LUT3=3 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 37.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.539    -2.430    u_VGA_Controller/clk_out1
    SLICE_X37Y71         FDCE                                         r  u_VGA_Controller/pixel_x_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.419    -2.011 f  u_VGA_Controller/pixel_x_reg[9]_rep/Q
                         net (fo=113, routed)         1.572    -0.440    u_VGA_Controller/pixel_x_reg[9]_rep_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I1_O)        0.299    -0.141 r  u_VGA_Controller/vga_B[1]_i_681/O
                         net (fo=1, routed)           0.000    -0.141    u_VGA_Controller/vga_B[1]_i_681_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.239 r  u_VGA_Controller/vga_B_reg[1]_i_628/CO[3]
                         net (fo=1, routed)           0.000     0.239    u_VGA_Controller/vga_B_reg[1]_i_628_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.396 r  u_VGA_Controller/vga_B_reg[1]_i_575/CO[1]
                         net (fo=33, routed)          0.917     1.314    u_VGA_Controller/pixel_x_reg[9]_rep_9[0]
    SLICE_X48Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.102 r  u_VGA_Controller/vga_B_reg[1]_i_519/CO[3]
                         net (fo=1, routed)           0.000     2.102    u_VGA_Controller/vga_B_reg[1]_i_519_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.373 f  u_VGA_Controller/vga_B_reg[1]_i_425/CO[0]
                         net (fo=33, routed)          1.148     3.521    u_VGA_Controller_n_582
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.401     3.922 r  vga_B[1]_i_481/O
                         net (fo=6, routed)           0.874     4.797    vga_B[1]_i_481_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.326     5.123 r  vga_B[1]_i_483/O
                         net (fo=1, routed)           0.000     5.123    u_VGA_Controller/vga_B[1]_i_288_1[3]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.524 r  u_VGA_Controller/vga_B_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.009     5.533    u_VGA_Controller/vga_B_reg[1]_i_391_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  u_VGA_Controller/vga_B_reg[1]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.647    u_VGA_Controller/vga_B_reg[1]_i_296_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  u_VGA_Controller/vga_B_reg[1]_i_295/O[0]
                         net (fo=2, routed)           0.562     6.430    u_VGA_Controller_n_654
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.294     6.724 r  vga_B[1]_i_227/O
                         net (fo=2, routed)           0.787     7.511    vga_B[1]_i_227_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.332     7.843 r  vga_B[1]_i_231/O
                         net (fo=1, routed)           0.000     7.843    u_VGA_Controller/vga_B_reg[1]_i_514_0[1]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.393 r  u_VGA_Controller/vga_B_reg[1]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.393    u_VGA_Controller/vga_B_reg[1]_i_132_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.727 r  u_VGA_Controller/vga_B_reg[1]_i_130/O[1]
                         net (fo=5, routed)           0.773     9.500    u_VGA_Controller_n_99
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.303     9.803 r  vga_B[1]_i_420/O
                         net (fo=1, routed)           0.000     9.803    vga_B[1]_i_420_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.204 r  vga_B_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000    10.204    vga_B_reg[1]_i_306_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.426 r  vga_B_reg[1]_i_242/O[0]
                         net (fo=3, routed)           0.739    11.166    u_VGA_Controller/vga_B_reg[1]_i_133_0[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.299    11.465 r  u_VGA_Controller/vga_B[1]_i_298/O
                         net (fo=1, routed)           0.523    11.987    u_VGA_Controller/vga_B[1]_i_298_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.372 r  u_VGA_Controller/vga_B_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    12.372    u_VGA_Controller/vga_B_reg[1]_i_233_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  u_VGA_Controller/vga_B_reg[1]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.486    u_VGA_Controller/vga_B_reg[1]_i_133_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 f  u_VGA_Controller/vga_B_reg[1]_i_92/CO[3]
                         net (fo=4, routed)           0.953    13.553    u_VGA_Controller/vga_B_reg[1]_i_92_n_0
    SLICE_X47Y74         LUT3 (Prop_lut3_I0_O)        0.118    13.671 r  u_VGA_Controller/vga_B[1]_i_96/O
                         net (fo=16, routed)          0.699    14.369    u_VGA_Controller/vga_B[1]_i_96_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.326    14.695 r  u_VGA_Controller/vga_B[1]_i_207/O
                         net (fo=1, routed)           0.610    15.305    u_VGA_Controller/vga_B[1]_i_207_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.812 r  u_VGA_Controller/vga_B_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    15.812    u_VGA_Controller/vga_B_reg[1]_i_124_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  u_VGA_Controller/vga_B_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.926    u_VGA_Controller/vga_B_reg[1]_i_86_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  u_VGA_Controller/vga_B_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.049    u_VGA_Controller/vga_B_reg[1]_i_53_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.277 f  u_VGA_Controller/vga_B_reg[1]_i_31/CO[2]
                         net (fo=1, routed)           0.808    17.085    u_VGA_Controller/u_VGA_Renderer/life1_px15_in
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.313    17.398 r  u_VGA_Controller/vga_B[1]_i_12/O
                         net (fo=1, routed)           0.797    18.195    u_VGA_Controller/vga_B[1]_i_12_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124    18.319 f  u_VGA_Controller/vga_B[1]_i_3/O
                         net (fo=4, routed)           1.200    19.519    u_VGA_Controller/vga_B[1]_i_3_n_0
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.150    19.669 f  u_VGA_Controller/vga_R[1]_i_4/O
                         net (fo=3, routed)           0.733    20.402    u_VGA_Controller/vga_R[1]_i_4_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.348    20.750 r  u_VGA_Controller/vga_G[1]_i_6/O
                         net (fo=2, routed)           0.482    21.232    u_VGA_Controller/vga_G[1]_i_6_n_0
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.124    21.356 r  u_VGA_Controller/vga_R[3]_i_2/O
                         net (fo=10, routed)          0.808    22.164    u_VGA_Controller/vga_R[3]_i_2_n_0
    SLICE_X52Y90         LUT2 (Prop_lut2_I1_O)        0.153    22.317 f  u_VGA_Controller/vga_R[2]_i_3/O
                         net (fo=3, routed)           0.427    22.744    u_Snake_Engine/vga_G_reg[3]_0
    SLICE_X51Y90         LUT2 (Prop_lut2_I1_O)        0.326    23.070 f  u_Snake_Engine/vga_R[2]_i_4/O
                         net (fo=2, routed)           0.283    23.353    u_VGA_Controller/vga_R_reg[2]_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I4_O)        0.332    23.685 r  u_VGA_Controller/vga_R[2]_i_1/O
                         net (fo=1, routed)           0.000    23.685    u_VGA_Renderer/D[2]
    SLICE_X51Y90         FDCE                                         r  u_VGA_Renderer/vga_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.618 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.440    37.058    u_VGA_Renderer/clk_out1
    SLICE_X51Y90         FDCE                                         r  u_VGA_Renderer/vga_R_reg[2]/C
                         clock pessimism              0.491    37.549    
                         clock uncertainty           -0.098    37.451    
    SLICE_X51Y90         FDCE (Setup_fdce_C_D)        0.031    37.482    u_VGA_Renderer/vga_R_reg[2]
  -------------------------------------------------------------------
                         required time                         37.482    
                         arrival time                         -23.685    
  -------------------------------------------------------------------
                         slack                                 13.797    

Slack (MET) :             14.112ns  (required time - arrival time)
  Source:                 u_VGA_Controller/pixel_x_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Renderer/vga_G_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga rise@40.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        25.851ns  (logic 10.200ns (39.458%)  route 15.651ns (60.542%))
  Logic Levels:           35  (CARRY4=18 LUT2=4 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 37.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.539    -2.430    u_VGA_Controller/clk_out1
    SLICE_X37Y71         FDCE                                         r  u_VGA_Controller/pixel_x_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.419    -2.011 f  u_VGA_Controller/pixel_x_reg[9]_rep/Q
                         net (fo=113, routed)         1.572    -0.440    u_VGA_Controller/pixel_x_reg[9]_rep_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I1_O)        0.299    -0.141 r  u_VGA_Controller/vga_B[1]_i_681/O
                         net (fo=1, routed)           0.000    -0.141    u_VGA_Controller/vga_B[1]_i_681_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.239 r  u_VGA_Controller/vga_B_reg[1]_i_628/CO[3]
                         net (fo=1, routed)           0.000     0.239    u_VGA_Controller/vga_B_reg[1]_i_628_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.396 r  u_VGA_Controller/vga_B_reg[1]_i_575/CO[1]
                         net (fo=33, routed)          0.917     1.314    u_VGA_Controller/pixel_x_reg[9]_rep_9[0]
    SLICE_X48Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.102 r  u_VGA_Controller/vga_B_reg[1]_i_519/CO[3]
                         net (fo=1, routed)           0.000     2.102    u_VGA_Controller/vga_B_reg[1]_i_519_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.373 f  u_VGA_Controller/vga_B_reg[1]_i_425/CO[0]
                         net (fo=33, routed)          1.148     3.521    u_VGA_Controller_n_582
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.401     3.922 r  vga_B[1]_i_481/O
                         net (fo=6, routed)           0.874     4.797    vga_B[1]_i_481_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.326     5.123 r  vga_B[1]_i_483/O
                         net (fo=1, routed)           0.000     5.123    u_VGA_Controller/vga_B[1]_i_288_1[3]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.524 r  u_VGA_Controller/vga_B_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.009     5.533    u_VGA_Controller/vga_B_reg[1]_i_391_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  u_VGA_Controller/vga_B_reg[1]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.647    u_VGA_Controller/vga_B_reg[1]_i_296_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  u_VGA_Controller/vga_B_reg[1]_i_295/O[0]
                         net (fo=2, routed)           0.562     6.430    u_VGA_Controller_n_654
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.294     6.724 r  vga_B[1]_i_227/O
                         net (fo=2, routed)           0.787     7.511    vga_B[1]_i_227_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.332     7.843 r  vga_B[1]_i_231/O
                         net (fo=1, routed)           0.000     7.843    u_VGA_Controller/vga_B_reg[1]_i_514_0[1]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.393 r  u_VGA_Controller/vga_B_reg[1]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.393    u_VGA_Controller/vga_B_reg[1]_i_132_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.727 r  u_VGA_Controller/vga_B_reg[1]_i_130/O[1]
                         net (fo=5, routed)           0.773     9.500    u_VGA_Controller_n_99
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.303     9.803 r  vga_B[1]_i_420/O
                         net (fo=1, routed)           0.000     9.803    vga_B[1]_i_420_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.204 r  vga_B_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000    10.204    vga_B_reg[1]_i_306_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.426 r  vga_B_reg[1]_i_242/O[0]
                         net (fo=3, routed)           0.739    11.166    u_VGA_Controller/vga_B_reg[1]_i_133_0[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.299    11.465 r  u_VGA_Controller/vga_B[1]_i_298/O
                         net (fo=1, routed)           0.523    11.987    u_VGA_Controller/vga_B[1]_i_298_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.372 r  u_VGA_Controller/vga_B_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    12.372    u_VGA_Controller/vga_B_reg[1]_i_233_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  u_VGA_Controller/vga_B_reg[1]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.486    u_VGA_Controller/vga_B_reg[1]_i_133_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 f  u_VGA_Controller/vga_B_reg[1]_i_92/CO[3]
                         net (fo=4, routed)           0.953    13.553    u_VGA_Controller/vga_B_reg[1]_i_92_n_0
    SLICE_X47Y74         LUT3 (Prop_lut3_I0_O)        0.118    13.671 r  u_VGA_Controller/vga_B[1]_i_96/O
                         net (fo=16, routed)          0.699    14.369    u_VGA_Controller/vga_B[1]_i_96_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.326    14.695 r  u_VGA_Controller/vga_B[1]_i_207/O
                         net (fo=1, routed)           0.610    15.305    u_VGA_Controller/vga_B[1]_i_207_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.812 r  u_VGA_Controller/vga_B_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    15.812    u_VGA_Controller/vga_B_reg[1]_i_124_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  u_VGA_Controller/vga_B_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.926    u_VGA_Controller/vga_B_reg[1]_i_86_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  u_VGA_Controller/vga_B_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.049    u_VGA_Controller/vga_B_reg[1]_i_53_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.277 f  u_VGA_Controller/vga_B_reg[1]_i_31/CO[2]
                         net (fo=1, routed)           0.808    17.085    u_VGA_Controller/u_VGA_Renderer/life1_px15_in
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.313    17.398 r  u_VGA_Controller/vga_B[1]_i_12/O
                         net (fo=1, routed)           0.797    18.195    u_VGA_Controller/vga_B[1]_i_12_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124    18.319 f  u_VGA_Controller/vga_B[1]_i_3/O
                         net (fo=4, routed)           1.200    19.519    u_VGA_Controller/vga_B[1]_i_3_n_0
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.150    19.669 f  u_VGA_Controller/vga_R[1]_i_4/O
                         net (fo=3, routed)           0.733    20.402    u_VGA_Controller/vga_R[1]_i_4_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.348    20.750 r  u_VGA_Controller/vga_G[1]_i_6/O
                         net (fo=2, routed)           0.482    21.232    u_VGA_Controller/vga_G[1]_i_6_n_0
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.124    21.356 r  u_VGA_Controller/vga_R[3]_i_2/O
                         net (fo=10, routed)          0.808    22.164    u_VGA_Controller/vga_R[3]_i_2_n_0
    SLICE_X52Y90         LUT2 (Prop_lut2_I1_O)        0.153    22.317 f  u_VGA_Controller/vga_R[2]_i_3/O
                         net (fo=3, routed)           0.486    22.803    u_Snake_Engine/vga_G_reg[3]_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.331    23.134 f  u_Snake_Engine/vga_G[3]_i_5/O
                         net (fo=1, routed)           0.162    23.296    u_Snake_Engine/vga_G[3]_i_5_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124    23.420 r  u_Snake_Engine/vga_G[3]_i_1/O
                         net (fo=1, routed)           0.000    23.420    u_VGA_Renderer/vga_G_reg[3]_1[3]
    SLICE_X50Y90         FDCE                                         r  u_VGA_Renderer/vga_G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.618 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.440    37.058    u_VGA_Renderer/clk_out1
    SLICE_X50Y90         FDCE                                         r  u_VGA_Renderer/vga_G_reg[3]/C
                         clock pessimism              0.491    37.549    
                         clock uncertainty           -0.098    37.451    
    SLICE_X50Y90         FDCE (Setup_fdce_C_D)        0.081    37.532    u_VGA_Renderer/vga_G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.532    
                         arrival time                         -23.420    
  -------------------------------------------------------------------
                         slack                                 14.112    

Slack (MET) :             14.706ns  (required time - arrival time)
  Source:                 u_VGA_Controller/pixel_x_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Renderer/vga_G_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga rise@40.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        25.205ns  (logic 9.840ns (39.040%)  route 15.365ns (60.960%))
  Logic Levels:           34  (CARRY4=18 LUT2=3 LUT3=3 LUT4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 37.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.539    -2.430    u_VGA_Controller/clk_out1
    SLICE_X37Y71         FDCE                                         r  u_VGA_Controller/pixel_x_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.419    -2.011 f  u_VGA_Controller/pixel_x_reg[9]_rep/Q
                         net (fo=113, routed)         1.572    -0.440    u_VGA_Controller/pixel_x_reg[9]_rep_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I1_O)        0.299    -0.141 r  u_VGA_Controller/vga_B[1]_i_681/O
                         net (fo=1, routed)           0.000    -0.141    u_VGA_Controller/vga_B[1]_i_681_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.239 r  u_VGA_Controller/vga_B_reg[1]_i_628/CO[3]
                         net (fo=1, routed)           0.000     0.239    u_VGA_Controller/vga_B_reg[1]_i_628_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.396 r  u_VGA_Controller/vga_B_reg[1]_i_575/CO[1]
                         net (fo=33, routed)          0.917     1.314    u_VGA_Controller/pixel_x_reg[9]_rep_9[0]
    SLICE_X48Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.102 r  u_VGA_Controller/vga_B_reg[1]_i_519/CO[3]
                         net (fo=1, routed)           0.000     2.102    u_VGA_Controller/vga_B_reg[1]_i_519_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.373 f  u_VGA_Controller/vga_B_reg[1]_i_425/CO[0]
                         net (fo=33, routed)          1.148     3.521    u_VGA_Controller_n_582
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.401     3.922 r  vga_B[1]_i_481/O
                         net (fo=6, routed)           0.874     4.797    vga_B[1]_i_481_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.326     5.123 r  vga_B[1]_i_483/O
                         net (fo=1, routed)           0.000     5.123    u_VGA_Controller/vga_B[1]_i_288_1[3]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.524 r  u_VGA_Controller/vga_B_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.009     5.533    u_VGA_Controller/vga_B_reg[1]_i_391_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  u_VGA_Controller/vga_B_reg[1]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.647    u_VGA_Controller/vga_B_reg[1]_i_296_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  u_VGA_Controller/vga_B_reg[1]_i_295/O[0]
                         net (fo=2, routed)           0.562     6.430    u_VGA_Controller_n_654
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.294     6.724 r  vga_B[1]_i_227/O
                         net (fo=2, routed)           0.787     7.511    vga_B[1]_i_227_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.332     7.843 r  vga_B[1]_i_231/O
                         net (fo=1, routed)           0.000     7.843    u_VGA_Controller/vga_B_reg[1]_i_514_0[1]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.393 r  u_VGA_Controller/vga_B_reg[1]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.393    u_VGA_Controller/vga_B_reg[1]_i_132_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.727 r  u_VGA_Controller/vga_B_reg[1]_i_130/O[1]
                         net (fo=5, routed)           0.773     9.500    u_VGA_Controller_n_99
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.303     9.803 r  vga_B[1]_i_420/O
                         net (fo=1, routed)           0.000     9.803    vga_B[1]_i_420_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.204 r  vga_B_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000    10.204    vga_B_reg[1]_i_306_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.426 r  vga_B_reg[1]_i_242/O[0]
                         net (fo=3, routed)           0.739    11.166    u_VGA_Controller/vga_B_reg[1]_i_133_0[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.299    11.465 r  u_VGA_Controller/vga_B[1]_i_298/O
                         net (fo=1, routed)           0.523    11.987    u_VGA_Controller/vga_B[1]_i_298_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.372 r  u_VGA_Controller/vga_B_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    12.372    u_VGA_Controller/vga_B_reg[1]_i_233_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  u_VGA_Controller/vga_B_reg[1]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.486    u_VGA_Controller/vga_B_reg[1]_i_133_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 f  u_VGA_Controller/vga_B_reg[1]_i_92/CO[3]
                         net (fo=4, routed)           0.953    13.553    u_VGA_Controller/vga_B_reg[1]_i_92_n_0
    SLICE_X47Y74         LUT3 (Prop_lut3_I0_O)        0.118    13.671 r  u_VGA_Controller/vga_B[1]_i_96/O
                         net (fo=16, routed)          0.699    14.369    u_VGA_Controller/vga_B[1]_i_96_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.326    14.695 r  u_VGA_Controller/vga_B[1]_i_207/O
                         net (fo=1, routed)           0.610    15.305    u_VGA_Controller/vga_B[1]_i_207_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.812 r  u_VGA_Controller/vga_B_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    15.812    u_VGA_Controller/vga_B_reg[1]_i_124_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  u_VGA_Controller/vga_B_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.926    u_VGA_Controller/vga_B_reg[1]_i_86_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  u_VGA_Controller/vga_B_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.049    u_VGA_Controller/vga_B_reg[1]_i_53_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.277 f  u_VGA_Controller/vga_B_reg[1]_i_31/CO[2]
                         net (fo=1, routed)           0.808    17.085    u_VGA_Controller/u_VGA_Renderer/life1_px15_in
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.313    17.398 r  u_VGA_Controller/vga_B[1]_i_12/O
                         net (fo=1, routed)           0.797    18.195    u_VGA_Controller/vga_B[1]_i_12_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124    18.319 f  u_VGA_Controller/vga_B[1]_i_3/O
                         net (fo=4, routed)           1.200    19.519    u_VGA_Controller/vga_B[1]_i_3_n_0
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.150    19.669 f  u_VGA_Controller/vga_R[1]_i_4/O
                         net (fo=3, routed)           0.733    20.402    u_VGA_Controller/vga_R[1]_i_4_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.348    20.750 r  u_VGA_Controller/vga_G[1]_i_6/O
                         net (fo=2, routed)           0.482    21.232    u_VGA_Controller/vga_G[1]_i_6_n_0
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.124    21.356 r  u_VGA_Controller/vga_R[3]_i_2/O
                         net (fo=10, routed)          0.595    21.951    u_VGA_Controller/vga_R[3]_i_2_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I0_O)        0.124    22.075 f  u_VGA_Controller/vga_G[0]_i_6/O
                         net (fo=1, routed)           0.575    22.651    u_Snake_Engine/vga_G_reg[0]_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I5_O)        0.124    22.775 r  u_Snake_Engine/vga_G[0]_i_1/O
                         net (fo=1, routed)           0.000    22.775    u_VGA_Renderer/vga_G_reg[3]_1[0]
    SLICE_X51Y90         FDCE                                         r  u_VGA_Renderer/vga_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.618 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.440    37.058    u_VGA_Renderer/clk_out1
    SLICE_X51Y90         FDCE                                         r  u_VGA_Renderer/vga_G_reg[0]/C
                         clock pessimism              0.491    37.549    
                         clock uncertainty           -0.098    37.451    
    SLICE_X51Y90         FDCE (Setup_fdce_C_D)        0.029    37.480    u_VGA_Renderer/vga_G_reg[0]
  -------------------------------------------------------------------
                         required time                         37.480    
                         arrival time                         -22.775    
  -------------------------------------------------------------------
                         slack                                 14.706    

Slack (MET) :             15.307ns  (required time - arrival time)
  Source:                 u_VGA_Controller/pixel_x_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Renderer/vga_B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga rise@40.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        24.602ns  (logic 9.716ns (39.493%)  route 14.886ns (60.507%))
  Logic Levels:           33  (CARRY4=18 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 37.057 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.539    -2.430    u_VGA_Controller/clk_out1
    SLICE_X37Y71         FDCE                                         r  u_VGA_Controller/pixel_x_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.419    -2.011 f  u_VGA_Controller/pixel_x_reg[9]_rep/Q
                         net (fo=113, routed)         1.572    -0.440    u_VGA_Controller/pixel_x_reg[9]_rep_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I1_O)        0.299    -0.141 r  u_VGA_Controller/vga_B[1]_i_681/O
                         net (fo=1, routed)           0.000    -0.141    u_VGA_Controller/vga_B[1]_i_681_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.239 r  u_VGA_Controller/vga_B_reg[1]_i_628/CO[3]
                         net (fo=1, routed)           0.000     0.239    u_VGA_Controller/vga_B_reg[1]_i_628_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.396 r  u_VGA_Controller/vga_B_reg[1]_i_575/CO[1]
                         net (fo=33, routed)          0.917     1.314    u_VGA_Controller/pixel_x_reg[9]_rep_9[0]
    SLICE_X48Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.102 r  u_VGA_Controller/vga_B_reg[1]_i_519/CO[3]
                         net (fo=1, routed)           0.000     2.102    u_VGA_Controller/vga_B_reg[1]_i_519_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.373 f  u_VGA_Controller/vga_B_reg[1]_i_425/CO[0]
                         net (fo=33, routed)          1.148     3.521    u_VGA_Controller_n_582
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.401     3.922 r  vga_B[1]_i_481/O
                         net (fo=6, routed)           0.874     4.797    vga_B[1]_i_481_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.326     5.123 r  vga_B[1]_i_483/O
                         net (fo=1, routed)           0.000     5.123    u_VGA_Controller/vga_B[1]_i_288_1[3]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.524 r  u_VGA_Controller/vga_B_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.009     5.533    u_VGA_Controller/vga_B_reg[1]_i_391_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  u_VGA_Controller/vga_B_reg[1]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.647    u_VGA_Controller/vga_B_reg[1]_i_296_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  u_VGA_Controller/vga_B_reg[1]_i_295/O[0]
                         net (fo=2, routed)           0.562     6.430    u_VGA_Controller_n_654
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.294     6.724 r  vga_B[1]_i_227/O
                         net (fo=2, routed)           0.787     7.511    vga_B[1]_i_227_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.332     7.843 r  vga_B[1]_i_231/O
                         net (fo=1, routed)           0.000     7.843    u_VGA_Controller/vga_B_reg[1]_i_514_0[1]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.393 r  u_VGA_Controller/vga_B_reg[1]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.393    u_VGA_Controller/vga_B_reg[1]_i_132_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.727 r  u_VGA_Controller/vga_B_reg[1]_i_130/O[1]
                         net (fo=5, routed)           0.773     9.500    u_VGA_Controller_n_99
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.303     9.803 r  vga_B[1]_i_420/O
                         net (fo=1, routed)           0.000     9.803    vga_B[1]_i_420_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.204 r  vga_B_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000    10.204    vga_B_reg[1]_i_306_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.426 r  vga_B_reg[1]_i_242/O[0]
                         net (fo=3, routed)           0.739    11.166    u_VGA_Controller/vga_B_reg[1]_i_133_0[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.299    11.465 r  u_VGA_Controller/vga_B[1]_i_298/O
                         net (fo=1, routed)           0.523    11.987    u_VGA_Controller/vga_B[1]_i_298_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.372 r  u_VGA_Controller/vga_B_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    12.372    u_VGA_Controller/vga_B_reg[1]_i_233_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  u_VGA_Controller/vga_B_reg[1]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.486    u_VGA_Controller/vga_B_reg[1]_i_133_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 f  u_VGA_Controller/vga_B_reg[1]_i_92/CO[3]
                         net (fo=4, routed)           0.953    13.553    u_VGA_Controller/vga_B_reg[1]_i_92_n_0
    SLICE_X47Y74         LUT3 (Prop_lut3_I0_O)        0.118    13.671 r  u_VGA_Controller/vga_B[1]_i_96/O
                         net (fo=16, routed)          0.699    14.369    u_VGA_Controller/vga_B[1]_i_96_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.326    14.695 r  u_VGA_Controller/vga_B[1]_i_207/O
                         net (fo=1, routed)           0.610    15.305    u_VGA_Controller/vga_B[1]_i_207_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.812 r  u_VGA_Controller/vga_B_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    15.812    u_VGA_Controller/vga_B_reg[1]_i_124_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  u_VGA_Controller/vga_B_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.926    u_VGA_Controller/vga_B_reg[1]_i_86_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  u_VGA_Controller/vga_B_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.049    u_VGA_Controller/vga_B_reg[1]_i_53_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.277 f  u_VGA_Controller/vga_B_reg[1]_i_31/CO[2]
                         net (fo=1, routed)           0.808    17.085    u_VGA_Controller/u_VGA_Renderer/life1_px15_in
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.313    17.398 r  u_VGA_Controller/vga_B[1]_i_12/O
                         net (fo=1, routed)           0.797    18.195    u_VGA_Controller/vga_B[1]_i_12_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124    18.319 f  u_VGA_Controller/vga_B[1]_i_3/O
                         net (fo=4, routed)           1.200    19.519    u_VGA_Controller/vga_B[1]_i_3_n_0
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.150    19.669 f  u_VGA_Controller/vga_R[1]_i_4/O
                         net (fo=3, routed)           0.733    20.402    u_VGA_Controller/vga_R[1]_i_4_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.348    20.750 r  u_VGA_Controller/vga_G[1]_i_6/O
                         net (fo=2, routed)           0.482    21.232    u_VGA_Controller/vga_G[1]_i_6_n_0
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.124    21.356 r  u_VGA_Controller/vga_R[3]_i_2/O
                         net (fo=10, routed)          0.691    22.048    u_VGA_Controller/vga_R[3]_i_2_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I4_O)        0.124    22.172 r  u_VGA_Controller/vga_B[1]_i_1/O
                         net (fo=1, routed)           0.000    22.172    u_VGA_Renderer/vga_B_reg[3]_1[1]
    SLICE_X51Y88         FDCE                                         r  u_VGA_Renderer/vga_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.618 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.439    37.057    u_VGA_Renderer/clk_out1
    SLICE_X51Y88         FDCE                                         r  u_VGA_Renderer/vga_B_reg[1]/C
                         clock pessimism              0.491    37.548    
                         clock uncertainty           -0.098    37.450    
    SLICE_X51Y88         FDCE (Setup_fdce_C_D)        0.029    37.479    u_VGA_Renderer/vga_B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.479    
                         arrival time                         -22.172    
  -------------------------------------------------------------------
                         slack                                 15.307    

Slack (MET) :             15.521ns  (required time - arrival time)
  Source:                 u_VGA_Controller/pixel_x_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Renderer/vga_R_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga rise@40.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        24.441ns  (logic 9.716ns (39.752%)  route 14.725ns (60.248%))
  Logic Levels:           33  (CARRY4=18 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 37.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.539    -2.430    u_VGA_Controller/clk_out1
    SLICE_X37Y71         FDCE                                         r  u_VGA_Controller/pixel_x_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.419    -2.011 f  u_VGA_Controller/pixel_x_reg[9]_rep/Q
                         net (fo=113, routed)         1.572    -0.440    u_VGA_Controller/pixel_x_reg[9]_rep_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I1_O)        0.299    -0.141 r  u_VGA_Controller/vga_B[1]_i_681/O
                         net (fo=1, routed)           0.000    -0.141    u_VGA_Controller/vga_B[1]_i_681_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.239 r  u_VGA_Controller/vga_B_reg[1]_i_628/CO[3]
                         net (fo=1, routed)           0.000     0.239    u_VGA_Controller/vga_B_reg[1]_i_628_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.396 r  u_VGA_Controller/vga_B_reg[1]_i_575/CO[1]
                         net (fo=33, routed)          0.917     1.314    u_VGA_Controller/pixel_x_reg[9]_rep_9[0]
    SLICE_X48Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.102 r  u_VGA_Controller/vga_B_reg[1]_i_519/CO[3]
                         net (fo=1, routed)           0.000     2.102    u_VGA_Controller/vga_B_reg[1]_i_519_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.373 f  u_VGA_Controller/vga_B_reg[1]_i_425/CO[0]
                         net (fo=33, routed)          1.148     3.521    u_VGA_Controller_n_582
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.401     3.922 r  vga_B[1]_i_481/O
                         net (fo=6, routed)           0.874     4.797    vga_B[1]_i_481_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.326     5.123 r  vga_B[1]_i_483/O
                         net (fo=1, routed)           0.000     5.123    u_VGA_Controller/vga_B[1]_i_288_1[3]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.524 r  u_VGA_Controller/vga_B_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.009     5.533    u_VGA_Controller/vga_B_reg[1]_i_391_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  u_VGA_Controller/vga_B_reg[1]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.647    u_VGA_Controller/vga_B_reg[1]_i_296_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  u_VGA_Controller/vga_B_reg[1]_i_295/O[0]
                         net (fo=2, routed)           0.562     6.430    u_VGA_Controller_n_654
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.294     6.724 r  vga_B[1]_i_227/O
                         net (fo=2, routed)           0.787     7.511    vga_B[1]_i_227_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.332     7.843 r  vga_B[1]_i_231/O
                         net (fo=1, routed)           0.000     7.843    u_VGA_Controller/vga_B_reg[1]_i_514_0[1]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.393 r  u_VGA_Controller/vga_B_reg[1]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.393    u_VGA_Controller/vga_B_reg[1]_i_132_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.727 r  u_VGA_Controller/vga_B_reg[1]_i_130/O[1]
                         net (fo=5, routed)           0.773     9.500    u_VGA_Controller_n_99
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.303     9.803 r  vga_B[1]_i_420/O
                         net (fo=1, routed)           0.000     9.803    vga_B[1]_i_420_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.204 r  vga_B_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000    10.204    vga_B_reg[1]_i_306_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.426 r  vga_B_reg[1]_i_242/O[0]
                         net (fo=3, routed)           0.739    11.166    u_VGA_Controller/vga_B_reg[1]_i_133_0[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.299    11.465 r  u_VGA_Controller/vga_B[1]_i_298/O
                         net (fo=1, routed)           0.523    11.987    u_VGA_Controller/vga_B[1]_i_298_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.372 r  u_VGA_Controller/vga_B_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    12.372    u_VGA_Controller/vga_B_reg[1]_i_233_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  u_VGA_Controller/vga_B_reg[1]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.486    u_VGA_Controller/vga_B_reg[1]_i_133_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 f  u_VGA_Controller/vga_B_reg[1]_i_92/CO[3]
                         net (fo=4, routed)           0.953    13.553    u_VGA_Controller/vga_B_reg[1]_i_92_n_0
    SLICE_X47Y74         LUT3 (Prop_lut3_I0_O)        0.118    13.671 r  u_VGA_Controller/vga_B[1]_i_96/O
                         net (fo=16, routed)          0.699    14.369    u_VGA_Controller/vga_B[1]_i_96_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.326    14.695 r  u_VGA_Controller/vga_B[1]_i_207/O
                         net (fo=1, routed)           0.610    15.305    u_VGA_Controller/vga_B[1]_i_207_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.812 r  u_VGA_Controller/vga_B_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    15.812    u_VGA_Controller/vga_B_reg[1]_i_124_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  u_VGA_Controller/vga_B_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.926    u_VGA_Controller/vga_B_reg[1]_i_86_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  u_VGA_Controller/vga_B_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.049    u_VGA_Controller/vga_B_reg[1]_i_53_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.277 f  u_VGA_Controller/vga_B_reg[1]_i_31/CO[2]
                         net (fo=1, routed)           0.808    17.085    u_VGA_Controller/u_VGA_Renderer/life1_px15_in
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.313    17.398 r  u_VGA_Controller/vga_B[1]_i_12/O
                         net (fo=1, routed)           0.797    18.195    u_VGA_Controller/vga_B[1]_i_12_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124    18.319 f  u_VGA_Controller/vga_B[1]_i_3/O
                         net (fo=4, routed)           1.200    19.519    u_VGA_Controller/vga_B[1]_i_3_n_0
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.150    19.669 f  u_VGA_Controller/vga_R[1]_i_4/O
                         net (fo=3, routed)           0.733    20.402    u_VGA_Controller/vga_R[1]_i_4_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.348    20.750 r  u_VGA_Controller/vga_G[1]_i_6/O
                         net (fo=2, routed)           0.482    21.232    u_VGA_Controller/vga_G[1]_i_6_n_0
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.124    21.356 r  u_VGA_Controller/vga_R[3]_i_2/O
                         net (fo=10, routed)          0.531    21.887    u_VGA_Controller/vga_R[3]_i_2_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124    22.011 r  u_VGA_Controller/vga_R[1]_i_1/O
                         net (fo=1, routed)           0.000    22.011    u_VGA_Renderer/D[1]
    SLICE_X54Y89         FDCE                                         r  u_VGA_Renderer/vga_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.618 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.440    37.058    u_VGA_Renderer/clk_out1
    SLICE_X54Y89         FDCE                                         r  u_VGA_Renderer/vga_R_reg[1]/C
                         clock pessimism              0.491    37.549    
                         clock uncertainty           -0.098    37.451    
    SLICE_X54Y89         FDCE (Setup_fdce_C_D)        0.081    37.532    u_VGA_Renderer/vga_R_reg[1]
  -------------------------------------------------------------------
                         required time                         37.532    
                         arrival time                         -22.011    
  -------------------------------------------------------------------
                         slack                                 15.521    

Slack (MET) :             15.531ns  (required time - arrival time)
  Source:                 u_VGA_Controller/pixel_x_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Renderer/vga_G_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga rise@40.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        24.431ns  (logic 9.716ns (39.768%)  route 14.715ns (60.232%))
  Logic Levels:           33  (CARRY4=18 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 37.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.539    -2.430    u_VGA_Controller/clk_out1
    SLICE_X37Y71         FDCE                                         r  u_VGA_Controller/pixel_x_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.419    -2.011 f  u_VGA_Controller/pixel_x_reg[9]_rep/Q
                         net (fo=113, routed)         1.572    -0.440    u_VGA_Controller/pixel_x_reg[9]_rep_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I1_O)        0.299    -0.141 r  u_VGA_Controller/vga_B[1]_i_681/O
                         net (fo=1, routed)           0.000    -0.141    u_VGA_Controller/vga_B[1]_i_681_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.239 r  u_VGA_Controller/vga_B_reg[1]_i_628/CO[3]
                         net (fo=1, routed)           0.000     0.239    u_VGA_Controller/vga_B_reg[1]_i_628_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.396 r  u_VGA_Controller/vga_B_reg[1]_i_575/CO[1]
                         net (fo=33, routed)          0.917     1.314    u_VGA_Controller/pixel_x_reg[9]_rep_9[0]
    SLICE_X48Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.102 r  u_VGA_Controller/vga_B_reg[1]_i_519/CO[3]
                         net (fo=1, routed)           0.000     2.102    u_VGA_Controller/vga_B_reg[1]_i_519_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.373 f  u_VGA_Controller/vga_B_reg[1]_i_425/CO[0]
                         net (fo=33, routed)          1.148     3.521    u_VGA_Controller_n_582
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.401     3.922 r  vga_B[1]_i_481/O
                         net (fo=6, routed)           0.874     4.797    vga_B[1]_i_481_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.326     5.123 r  vga_B[1]_i_483/O
                         net (fo=1, routed)           0.000     5.123    u_VGA_Controller/vga_B[1]_i_288_1[3]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.524 r  u_VGA_Controller/vga_B_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.009     5.533    u_VGA_Controller/vga_B_reg[1]_i_391_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  u_VGA_Controller/vga_B_reg[1]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.647    u_VGA_Controller/vga_B_reg[1]_i_296_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  u_VGA_Controller/vga_B_reg[1]_i_295/O[0]
                         net (fo=2, routed)           0.562     6.430    u_VGA_Controller_n_654
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.294     6.724 r  vga_B[1]_i_227/O
                         net (fo=2, routed)           0.787     7.511    vga_B[1]_i_227_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.332     7.843 r  vga_B[1]_i_231/O
                         net (fo=1, routed)           0.000     7.843    u_VGA_Controller/vga_B_reg[1]_i_514_0[1]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.393 r  u_VGA_Controller/vga_B_reg[1]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.393    u_VGA_Controller/vga_B_reg[1]_i_132_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.727 r  u_VGA_Controller/vga_B_reg[1]_i_130/O[1]
                         net (fo=5, routed)           0.773     9.500    u_VGA_Controller_n_99
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.303     9.803 r  vga_B[1]_i_420/O
                         net (fo=1, routed)           0.000     9.803    vga_B[1]_i_420_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.204 r  vga_B_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000    10.204    vga_B_reg[1]_i_306_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.426 r  vga_B_reg[1]_i_242/O[0]
                         net (fo=3, routed)           0.739    11.166    u_VGA_Controller/vga_B_reg[1]_i_133_0[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.299    11.465 r  u_VGA_Controller/vga_B[1]_i_298/O
                         net (fo=1, routed)           0.523    11.987    u_VGA_Controller/vga_B[1]_i_298_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.372 r  u_VGA_Controller/vga_B_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    12.372    u_VGA_Controller/vga_B_reg[1]_i_233_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  u_VGA_Controller/vga_B_reg[1]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.486    u_VGA_Controller/vga_B_reg[1]_i_133_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 f  u_VGA_Controller/vga_B_reg[1]_i_92/CO[3]
                         net (fo=4, routed)           0.953    13.553    u_VGA_Controller/vga_B_reg[1]_i_92_n_0
    SLICE_X47Y74         LUT3 (Prop_lut3_I0_O)        0.118    13.671 r  u_VGA_Controller/vga_B[1]_i_96/O
                         net (fo=16, routed)          0.699    14.369    u_VGA_Controller/vga_B[1]_i_96_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.326    14.695 r  u_VGA_Controller/vga_B[1]_i_207/O
                         net (fo=1, routed)           0.610    15.305    u_VGA_Controller/vga_B[1]_i_207_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.812 r  u_VGA_Controller/vga_B_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    15.812    u_VGA_Controller/vga_B_reg[1]_i_124_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  u_VGA_Controller/vga_B_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.926    u_VGA_Controller/vga_B_reg[1]_i_86_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  u_VGA_Controller/vga_B_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.049    u_VGA_Controller/vga_B_reg[1]_i_53_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.277 f  u_VGA_Controller/vga_B_reg[1]_i_31/CO[2]
                         net (fo=1, routed)           0.808    17.085    u_VGA_Controller/u_VGA_Renderer/life1_px15_in
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.313    17.398 r  u_VGA_Controller/vga_B[1]_i_12/O
                         net (fo=1, routed)           0.797    18.195    u_VGA_Controller/vga_B[1]_i_12_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124    18.319 f  u_VGA_Controller/vga_B[1]_i_3/O
                         net (fo=4, routed)           1.200    19.519    u_VGA_Controller/vga_B[1]_i_3_n_0
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.150    19.669 f  u_VGA_Controller/vga_R[1]_i_4/O
                         net (fo=3, routed)           0.733    20.402    u_VGA_Controller/vga_R[1]_i_4_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.348    20.750 r  u_VGA_Controller/vga_G[1]_i_6/O
                         net (fo=2, routed)           0.482    21.232    u_VGA_Controller/vga_G[1]_i_6_n_0
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.124    21.356 r  u_VGA_Controller/vga_R[3]_i_2/O
                         net (fo=10, routed)          0.521    21.877    u_VGA_Controller/vga_R[3]_i_2_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.124    22.001 r  u_VGA_Controller/vga_G[2]_i_1/O
                         net (fo=1, routed)           0.000    22.001    u_VGA_Renderer/vga_G_reg[3]_1[2]
    SLICE_X52Y90         FDCE                                         r  u_VGA_Renderer/vga_G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.618 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.440    37.058    u_VGA_Renderer/clk_out1
    SLICE_X52Y90         FDCE                                         r  u_VGA_Renderer/vga_G_reg[2]/C
                         clock pessimism              0.491    37.549    
                         clock uncertainty           -0.098    37.451    
    SLICE_X52Y90         FDCE (Setup_fdce_C_D)        0.081    37.532    u_VGA_Renderer/vga_G_reg[2]
  -------------------------------------------------------------------
                         required time                         37.532    
                         arrival time                         -22.001    
  -------------------------------------------------------------------
                         slack                                 15.531    

Slack (MET) :             15.532ns  (required time - arrival time)
  Source:                 u_VGA_Controller/pixel_x_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Renderer/vga_B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga rise@40.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        24.425ns  (logic 9.716ns (39.778%)  route 14.709ns (60.222%))
  Logic Levels:           33  (CARRY4=18 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 37.057 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.539    -2.430    u_VGA_Controller/clk_out1
    SLICE_X37Y71         FDCE                                         r  u_VGA_Controller/pixel_x_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.419    -2.011 f  u_VGA_Controller/pixel_x_reg[9]_rep/Q
                         net (fo=113, routed)         1.572    -0.440    u_VGA_Controller/pixel_x_reg[9]_rep_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I1_O)        0.299    -0.141 r  u_VGA_Controller/vga_B[1]_i_681/O
                         net (fo=1, routed)           0.000    -0.141    u_VGA_Controller/vga_B[1]_i_681_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.239 r  u_VGA_Controller/vga_B_reg[1]_i_628/CO[3]
                         net (fo=1, routed)           0.000     0.239    u_VGA_Controller/vga_B_reg[1]_i_628_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.396 r  u_VGA_Controller/vga_B_reg[1]_i_575/CO[1]
                         net (fo=33, routed)          0.917     1.314    u_VGA_Controller/pixel_x_reg[9]_rep_9[0]
    SLICE_X48Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.102 r  u_VGA_Controller/vga_B_reg[1]_i_519/CO[3]
                         net (fo=1, routed)           0.000     2.102    u_VGA_Controller/vga_B_reg[1]_i_519_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.373 f  u_VGA_Controller/vga_B_reg[1]_i_425/CO[0]
                         net (fo=33, routed)          1.148     3.521    u_VGA_Controller_n_582
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.401     3.922 r  vga_B[1]_i_481/O
                         net (fo=6, routed)           0.874     4.797    vga_B[1]_i_481_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.326     5.123 r  vga_B[1]_i_483/O
                         net (fo=1, routed)           0.000     5.123    u_VGA_Controller/vga_B[1]_i_288_1[3]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.524 r  u_VGA_Controller/vga_B_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.009     5.533    u_VGA_Controller/vga_B_reg[1]_i_391_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  u_VGA_Controller/vga_B_reg[1]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.647    u_VGA_Controller/vga_B_reg[1]_i_296_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  u_VGA_Controller/vga_B_reg[1]_i_295/O[0]
                         net (fo=2, routed)           0.562     6.430    u_VGA_Controller_n_654
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.294     6.724 r  vga_B[1]_i_227/O
                         net (fo=2, routed)           0.787     7.511    vga_B[1]_i_227_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.332     7.843 r  vga_B[1]_i_231/O
                         net (fo=1, routed)           0.000     7.843    u_VGA_Controller/vga_B_reg[1]_i_514_0[1]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.393 r  u_VGA_Controller/vga_B_reg[1]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.393    u_VGA_Controller/vga_B_reg[1]_i_132_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.727 r  u_VGA_Controller/vga_B_reg[1]_i_130/O[1]
                         net (fo=5, routed)           0.773     9.500    u_VGA_Controller_n_99
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.303     9.803 r  vga_B[1]_i_420/O
                         net (fo=1, routed)           0.000     9.803    vga_B[1]_i_420_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.204 r  vga_B_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000    10.204    vga_B_reg[1]_i_306_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.426 r  vga_B_reg[1]_i_242/O[0]
                         net (fo=3, routed)           0.739    11.166    u_VGA_Controller/vga_B_reg[1]_i_133_0[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.299    11.465 r  u_VGA_Controller/vga_B[1]_i_298/O
                         net (fo=1, routed)           0.523    11.987    u_VGA_Controller/vga_B[1]_i_298_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.372 r  u_VGA_Controller/vga_B_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    12.372    u_VGA_Controller/vga_B_reg[1]_i_233_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  u_VGA_Controller/vga_B_reg[1]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.486    u_VGA_Controller/vga_B_reg[1]_i_133_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 f  u_VGA_Controller/vga_B_reg[1]_i_92/CO[3]
                         net (fo=4, routed)           0.953    13.553    u_VGA_Controller/vga_B_reg[1]_i_92_n_0
    SLICE_X47Y74         LUT3 (Prop_lut3_I0_O)        0.118    13.671 r  u_VGA_Controller/vga_B[1]_i_96/O
                         net (fo=16, routed)          0.699    14.369    u_VGA_Controller/vga_B[1]_i_96_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.326    14.695 r  u_VGA_Controller/vga_B[1]_i_207/O
                         net (fo=1, routed)           0.610    15.305    u_VGA_Controller/vga_B[1]_i_207_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.812 r  u_VGA_Controller/vga_B_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    15.812    u_VGA_Controller/vga_B_reg[1]_i_124_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  u_VGA_Controller/vga_B_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.926    u_VGA_Controller/vga_B_reg[1]_i_86_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  u_VGA_Controller/vga_B_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.049    u_VGA_Controller/vga_B_reg[1]_i_53_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.277 f  u_VGA_Controller/vga_B_reg[1]_i_31/CO[2]
                         net (fo=1, routed)           0.808    17.085    u_VGA_Controller/u_VGA_Renderer/life1_px15_in
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.313    17.398 r  u_VGA_Controller/vga_B[1]_i_12/O
                         net (fo=1, routed)           0.797    18.195    u_VGA_Controller/vga_B[1]_i_12_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124    18.319 f  u_VGA_Controller/vga_B[1]_i_3/O
                         net (fo=4, routed)           1.200    19.519    u_VGA_Controller/vga_B[1]_i_3_n_0
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.150    19.669 f  u_VGA_Controller/vga_R[1]_i_4/O
                         net (fo=3, routed)           0.733    20.402    u_VGA_Controller/vga_R[1]_i_4_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.348    20.750 r  u_VGA_Controller/vga_G[1]_i_6/O
                         net (fo=2, routed)           0.482    21.232    u_VGA_Controller/vga_G[1]_i_6_n_0
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.124    21.356 r  u_VGA_Controller/vga_R[3]_i_2/O
                         net (fo=10, routed)          0.515    21.871    u_VGA_Controller/vga_R[3]_i_2_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I4_O)        0.124    21.995 r  u_VGA_Controller/vga_B[0]_i_1/O
                         net (fo=1, routed)           0.000    21.995    u_VGA_Renderer/vga_B_reg[3]_1[0]
    SLICE_X52Y88         FDCE                                         r  u_VGA_Renderer/vga_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.618 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.439    37.057    u_VGA_Renderer/clk_out1
    SLICE_X52Y88         FDCE                                         r  u_VGA_Renderer/vga_B_reg[0]/C
                         clock pessimism              0.491    37.548    
                         clock uncertainty           -0.098    37.450    
    SLICE_X52Y88         FDCE (Setup_fdce_C_D)        0.077    37.527    u_VGA_Renderer/vga_B_reg[0]
  -------------------------------------------------------------------
                         required time                         37.527    
                         arrival time                         -21.995    
  -------------------------------------------------------------------
                         slack                                 15.532    

Slack (MET) :             15.613ns  (required time - arrival time)
  Source:                 u_VGA_Controller/pixel_x_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Renderer/vga_R_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga rise@40.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        24.299ns  (logic 9.716ns (39.985%)  route 14.583ns (60.015%))
  Logic Levels:           33  (CARRY4=18 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 37.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.539    -2.430    u_VGA_Controller/clk_out1
    SLICE_X37Y71         FDCE                                         r  u_VGA_Controller/pixel_x_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.419    -2.011 f  u_VGA_Controller/pixel_x_reg[9]_rep/Q
                         net (fo=113, routed)         1.572    -0.440    u_VGA_Controller/pixel_x_reg[9]_rep_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I1_O)        0.299    -0.141 r  u_VGA_Controller/vga_B[1]_i_681/O
                         net (fo=1, routed)           0.000    -0.141    u_VGA_Controller/vga_B[1]_i_681_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.239 r  u_VGA_Controller/vga_B_reg[1]_i_628/CO[3]
                         net (fo=1, routed)           0.000     0.239    u_VGA_Controller/vga_B_reg[1]_i_628_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.396 r  u_VGA_Controller/vga_B_reg[1]_i_575/CO[1]
                         net (fo=33, routed)          0.917     1.314    u_VGA_Controller/pixel_x_reg[9]_rep_9[0]
    SLICE_X48Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.102 r  u_VGA_Controller/vga_B_reg[1]_i_519/CO[3]
                         net (fo=1, routed)           0.000     2.102    u_VGA_Controller/vga_B_reg[1]_i_519_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.373 f  u_VGA_Controller/vga_B_reg[1]_i_425/CO[0]
                         net (fo=33, routed)          1.148     3.521    u_VGA_Controller_n_582
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.401     3.922 r  vga_B[1]_i_481/O
                         net (fo=6, routed)           0.874     4.797    vga_B[1]_i_481_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.326     5.123 r  vga_B[1]_i_483/O
                         net (fo=1, routed)           0.000     5.123    u_VGA_Controller/vga_B[1]_i_288_1[3]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.524 r  u_VGA_Controller/vga_B_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.009     5.533    u_VGA_Controller/vga_B_reg[1]_i_391_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  u_VGA_Controller/vga_B_reg[1]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.647    u_VGA_Controller/vga_B_reg[1]_i_296_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  u_VGA_Controller/vga_B_reg[1]_i_295/O[0]
                         net (fo=2, routed)           0.562     6.430    u_VGA_Controller_n_654
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.294     6.724 r  vga_B[1]_i_227/O
                         net (fo=2, routed)           0.787     7.511    vga_B[1]_i_227_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.332     7.843 r  vga_B[1]_i_231/O
                         net (fo=1, routed)           0.000     7.843    u_VGA_Controller/vga_B_reg[1]_i_514_0[1]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.393 r  u_VGA_Controller/vga_B_reg[1]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.393    u_VGA_Controller/vga_B_reg[1]_i_132_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.727 r  u_VGA_Controller/vga_B_reg[1]_i_130/O[1]
                         net (fo=5, routed)           0.773     9.500    u_VGA_Controller_n_99
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.303     9.803 r  vga_B[1]_i_420/O
                         net (fo=1, routed)           0.000     9.803    vga_B[1]_i_420_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.204 r  vga_B_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000    10.204    vga_B_reg[1]_i_306_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.426 r  vga_B_reg[1]_i_242/O[0]
                         net (fo=3, routed)           0.739    11.166    u_VGA_Controller/vga_B_reg[1]_i_133_0[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.299    11.465 r  u_VGA_Controller/vga_B[1]_i_298/O
                         net (fo=1, routed)           0.523    11.987    u_VGA_Controller/vga_B[1]_i_298_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.372 r  u_VGA_Controller/vga_B_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    12.372    u_VGA_Controller/vga_B_reg[1]_i_233_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  u_VGA_Controller/vga_B_reg[1]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.486    u_VGA_Controller/vga_B_reg[1]_i_133_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 f  u_VGA_Controller/vga_B_reg[1]_i_92/CO[3]
                         net (fo=4, routed)           0.953    13.553    u_VGA_Controller/vga_B_reg[1]_i_92_n_0
    SLICE_X47Y74         LUT3 (Prop_lut3_I0_O)        0.118    13.671 r  u_VGA_Controller/vga_B[1]_i_96/O
                         net (fo=16, routed)          0.699    14.369    u_VGA_Controller/vga_B[1]_i_96_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.326    14.695 r  u_VGA_Controller/vga_B[1]_i_207/O
                         net (fo=1, routed)           0.610    15.305    u_VGA_Controller/vga_B[1]_i_207_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.812 r  u_VGA_Controller/vga_B_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    15.812    u_VGA_Controller/vga_B_reg[1]_i_124_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  u_VGA_Controller/vga_B_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.926    u_VGA_Controller/vga_B_reg[1]_i_86_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  u_VGA_Controller/vga_B_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.049    u_VGA_Controller/vga_B_reg[1]_i_53_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.277 f  u_VGA_Controller/vga_B_reg[1]_i_31/CO[2]
                         net (fo=1, routed)           0.808    17.085    u_VGA_Controller/u_VGA_Renderer/life1_px15_in
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.313    17.398 r  u_VGA_Controller/vga_B[1]_i_12/O
                         net (fo=1, routed)           0.797    18.195    u_VGA_Controller/vga_B[1]_i_12_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124    18.319 f  u_VGA_Controller/vga_B[1]_i_3/O
                         net (fo=4, routed)           1.200    19.519    u_VGA_Controller/vga_B[1]_i_3_n_0
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.150    19.669 f  u_VGA_Controller/vga_R[1]_i_4/O
                         net (fo=3, routed)           0.733    20.402    u_VGA_Controller/vga_R[1]_i_4_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.348    20.750 r  u_VGA_Controller/vga_G[1]_i_6/O
                         net (fo=2, routed)           0.482    21.232    u_VGA_Controller/vga_G[1]_i_6_n_0
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.124    21.356 r  u_VGA_Controller/vga_R[3]_i_2/O
                         net (fo=10, routed)          0.389    21.745    u_VGA_Controller/vga_R[3]_i_2_n_0
    SLICE_X51Y89         LUT5 (Prop_lut5_I1_O)        0.124    21.869 r  u_VGA_Controller/vga_R[3]_i_1/O
                         net (fo=1, routed)           0.000    21.869    u_VGA_Renderer/D[3]
    SLICE_X51Y89         FDCE                                         r  u_VGA_Renderer/vga_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.618 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.440    37.058    u_VGA_Renderer/clk_out1
    SLICE_X51Y89         FDCE                                         r  u_VGA_Renderer/vga_R_reg[3]/C
                         clock pessimism              0.491    37.549    
                         clock uncertainty           -0.098    37.451    
    SLICE_X51Y89         FDCE (Setup_fdce_C_D)        0.031    37.482    u_VGA_Renderer/vga_R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.482    
                         arrival time                         -21.869    
  -------------------------------------------------------------------
                         slack                                 15.613    

Slack (MET) :             15.636ns  (required time - arrival time)
  Source:                 u_VGA_Controller/pixel_x_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Renderer/vga_B_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga rise@40.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        24.274ns  (logic 9.716ns (40.026%)  route 14.558ns (59.974%))
  Logic Levels:           33  (CARRY4=18 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 37.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.539    -2.430    u_VGA_Controller/clk_out1
    SLICE_X37Y71         FDCE                                         r  u_VGA_Controller/pixel_x_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.419    -2.011 f  u_VGA_Controller/pixel_x_reg[9]_rep/Q
                         net (fo=113, routed)         1.572    -0.440    u_VGA_Controller/pixel_x_reg[9]_rep_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I1_O)        0.299    -0.141 r  u_VGA_Controller/vga_B[1]_i_681/O
                         net (fo=1, routed)           0.000    -0.141    u_VGA_Controller/vga_B[1]_i_681_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.239 r  u_VGA_Controller/vga_B_reg[1]_i_628/CO[3]
                         net (fo=1, routed)           0.000     0.239    u_VGA_Controller/vga_B_reg[1]_i_628_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.396 r  u_VGA_Controller/vga_B_reg[1]_i_575/CO[1]
                         net (fo=33, routed)          0.917     1.314    u_VGA_Controller/pixel_x_reg[9]_rep_9[0]
    SLICE_X48Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     2.102 r  u_VGA_Controller/vga_B_reg[1]_i_519/CO[3]
                         net (fo=1, routed)           0.000     2.102    u_VGA_Controller/vga_B_reg[1]_i_519_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.373 f  u_VGA_Controller/vga_B_reg[1]_i_425/CO[0]
                         net (fo=33, routed)          1.148     3.521    u_VGA_Controller_n_582
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.401     3.922 r  vga_B[1]_i_481/O
                         net (fo=6, routed)           0.874     4.797    vga_B[1]_i_481_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.326     5.123 r  vga_B[1]_i_483/O
                         net (fo=1, routed)           0.000     5.123    u_VGA_Controller/vga_B[1]_i_288_1[3]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.524 r  u_VGA_Controller/vga_B_reg[1]_i_391/CO[3]
                         net (fo=1, routed)           0.009     5.533    u_VGA_Controller/vga_B_reg[1]_i_391_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.647 r  u_VGA_Controller/vga_B_reg[1]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.647    u_VGA_Controller/vga_B_reg[1]_i_296_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.869 r  u_VGA_Controller/vga_B_reg[1]_i_295/O[0]
                         net (fo=2, routed)           0.562     6.430    u_VGA_Controller_n_654
    SLICE_X47Y76         LUT3 (Prop_lut3_I0_O)        0.294     6.724 r  vga_B[1]_i_227/O
                         net (fo=2, routed)           0.787     7.511    vga_B[1]_i_227_n_0
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.332     7.843 r  vga_B[1]_i_231/O
                         net (fo=1, routed)           0.000     7.843    u_VGA_Controller/vga_B_reg[1]_i_514_0[1]
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.393 r  u_VGA_Controller/vga_B_reg[1]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.393    u_VGA_Controller/vga_B_reg[1]_i_132_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.727 r  u_VGA_Controller/vga_B_reg[1]_i_130/O[1]
                         net (fo=5, routed)           0.773     9.500    u_VGA_Controller_n_99
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.303     9.803 r  vga_B[1]_i_420/O
                         net (fo=1, routed)           0.000     9.803    vga_B[1]_i_420_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.204 r  vga_B_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000    10.204    vga_B_reg[1]_i_306_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.426 r  vga_B_reg[1]_i_242/O[0]
                         net (fo=3, routed)           0.739    11.166    u_VGA_Controller/vga_B_reg[1]_i_133_0[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.299    11.465 r  u_VGA_Controller/vga_B[1]_i_298/O
                         net (fo=1, routed)           0.523    11.987    u_VGA_Controller/vga_B[1]_i_298_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.372 r  u_VGA_Controller/vga_B_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    12.372    u_VGA_Controller/vga_B_reg[1]_i_233_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  u_VGA_Controller/vga_B_reg[1]_i_133/CO[3]
                         net (fo=1, routed)           0.000    12.486    u_VGA_Controller/vga_B_reg[1]_i_133_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 f  u_VGA_Controller/vga_B_reg[1]_i_92/CO[3]
                         net (fo=4, routed)           0.953    13.553    u_VGA_Controller/vga_B_reg[1]_i_92_n_0
    SLICE_X47Y74         LUT3 (Prop_lut3_I0_O)        0.118    13.671 r  u_VGA_Controller/vga_B[1]_i_96/O
                         net (fo=16, routed)          0.699    14.369    u_VGA_Controller/vga_B[1]_i_96_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I4_O)        0.326    14.695 r  u_VGA_Controller/vga_B[1]_i_207/O
                         net (fo=1, routed)           0.610    15.305    u_VGA_Controller/vga_B[1]_i_207_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.812 r  u_VGA_Controller/vga_B_reg[1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    15.812    u_VGA_Controller/vga_B_reg[1]_i_124_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  u_VGA_Controller/vga_B_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.926    u_VGA_Controller/vga_B_reg[1]_i_86_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  u_VGA_Controller/vga_B_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.049    u_VGA_Controller/vga_B_reg[1]_i_53_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.277 f  u_VGA_Controller/vga_B_reg[1]_i_31/CO[2]
                         net (fo=1, routed)           0.808    17.085    u_VGA_Controller/u_VGA_Renderer/life1_px15_in
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.313    17.398 r  u_VGA_Controller/vga_B[1]_i_12/O
                         net (fo=1, routed)           0.797    18.195    u_VGA_Controller/vga_B[1]_i_12_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.124    18.319 f  u_VGA_Controller/vga_B[1]_i_3/O
                         net (fo=4, routed)           1.200    19.519    u_VGA_Controller/vga_B[1]_i_3_n_0
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.150    19.669 f  u_VGA_Controller/vga_R[1]_i_4/O
                         net (fo=3, routed)           0.733    20.402    u_VGA_Controller/vga_R[1]_i_4_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.348    20.750 r  u_VGA_Controller/vga_G[1]_i_6/O
                         net (fo=2, routed)           0.482    21.232    u_VGA_Controller/vga_G[1]_i_6_n_0
    SLICE_X50Y89         LUT2 (Prop_lut2_I1_O)        0.124    21.356 r  u_VGA_Controller/vga_R[3]_i_2/O
                         net (fo=10, routed)          0.364    21.720    u_VGA_Controller/vga_R[3]_i_2_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.124    21.844 r  u_VGA_Controller/vga_B[2]_i_1/O
                         net (fo=1, routed)           0.000    21.844    u_VGA_Renderer/vga_B_reg[3]_1[2]
    SLICE_X53Y89         FDCE                                         r  u_VGA_Renderer/vga_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    33.940 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.528    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.618 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.440    37.058    u_VGA_Renderer/clk_out1
    SLICE_X53Y89         FDCE                                         r  u_VGA_Renderer/vga_B_reg[2]/C
                         clock pessimism              0.491    37.549    
                         clock uncertainty           -0.098    37.451    
    SLICE_X53Y89         FDCE (Setup_fdce_C_D)        0.029    37.480    u_VGA_Renderer/vga_B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.480    
                         arrival time                         -21.844    
  -------------------------------------------------------------------
                         slack                                 15.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_Snake_Engine/b2_x_reg[50][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_Snake_Engine/b2_x_reg[51][4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.951%)  route 0.251ns (64.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.640    -0.767    u_Snake_Engine/clk_out1
    SLICE_X35Y110        FDPE                                         r  u_Snake_Engine/b2_x_reg[50][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDPE (Prop_fdpe_C_Q)         0.141    -0.626 r  u_Snake_Engine/b2_x_reg[50][4]/Q
                         net (fo=7, routed)           0.251    -0.375    u_Snake_Engine/b2_x_reg[63][5]_0[291]
    SLICE_X37Y111        FDPE                                         r  u_Snake_Engine/b2_x_reg[51][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.914    -1.188    u_Snake_Engine/clk_out1
    SLICE_X37Y111        FDPE                                         r  u_Snake_Engine/b2_x_reg[51][4]/C
                         clock pessimism              0.686    -0.503    
    SLICE_X37Y111        FDPE (Hold_fdpe_C_D)         0.066    -0.437    u_Snake_Engine/b2_x_reg[51][4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_Snake_Engine/b2_x_reg[51][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_Snake_Engine/b2_x_reg[52][4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.301%)  route 0.258ns (64.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.640    -0.767    u_Snake_Engine/clk_out1
    SLICE_X37Y111        FDPE                                         r  u_Snake_Engine/b2_x_reg[51][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.626 r  u_Snake_Engine/b2_x_reg[51][4]/Q
                         net (fo=9, routed)           0.258    -0.368    u_Snake_Engine/b2_x_reg[63][5]_0[297]
    SLICE_X35Y117        FDPE                                         r  u_Snake_Engine/b2_x_reg[52][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.908    -1.194    u_Snake_Engine/clk_out1
    SLICE_X35Y117        FDPE                                         r  u_Snake_Engine/b2_x_reg[52][4]/C
                         clock pessimism              0.686    -0.509    
    SLICE_X35Y117        FDPE (Hold_fdpe_C_D)         0.070    -0.439    u_Snake_Engine/b2_x_reg[52][4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_Input_P2/scan_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_Input_P2/scan_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.130%)  route 0.174ns (32.870%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.594    -0.814    u_Input_P2/clk_out1
    SLICE_X0Y99          FDCE                                         r  u_Input_P2/scan_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  u_Input_P2/scan_cnt_reg[3]/Q
                         net (fo=2, routed)           0.173    -0.500    u_Input_P2/scan_cnt_reg[3]
    SLICE_X0Y99          LUT2 (Prop_lut2_I0_O)        0.045    -0.455 r  u_Input_P2/scan_cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.455    u_Input_P2/scan_cnt[0]_i_2__0_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.340 r  u_Input_P2/scan_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.339    u_Input_P2/scan_cnt_reg[0]_i_1__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.285 r  u_Input_P2/scan_cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.285    u_Input_P2/scan_cnt_reg[4]_i_1__0_n_7
    SLICE_X0Y100         FDCE                                         r  u_Input_P2/scan_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.951    -1.151    u_Input_P2/clk_out1
    SLICE_X0Y100         FDCE                                         r  u_Input_P2/scan_cnt_reg[4]/C
                         clock pessimism              0.690    -0.461    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.356    u_Input_P2/scan_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_Input_P2/scan_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_Input_P2/scan_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.800%)  route 0.174ns (32.200%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.594    -0.814    u_Input_P2/clk_out1
    SLICE_X0Y99          FDCE                                         r  u_Input_P2/scan_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  u_Input_P2/scan_cnt_reg[3]/Q
                         net (fo=2, routed)           0.173    -0.500    u_Input_P2/scan_cnt_reg[3]
    SLICE_X0Y99          LUT2 (Prop_lut2_I0_O)        0.045    -0.455 r  u_Input_P2/scan_cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.455    u_Input_P2/scan_cnt[0]_i_2__0_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.340 r  u_Input_P2/scan_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.339    u_Input_P2/scan_cnt_reg[0]_i_1__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.274 r  u_Input_P2/scan_cnt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.274    u_Input_P2/scan_cnt_reg[4]_i_1__0_n_5
    SLICE_X0Y100         FDCE                                         r  u_Input_P2/scan_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.951    -1.151    u_Input_P2/clk_out1
    SLICE_X0Y100         FDCE                                         r  u_Input_P2/scan_cnt_reg[6]/C
                         clock pessimism              0.690    -0.461    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.356    u_Input_P2/scan_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_Snake_Engine/b2_y_reg[55][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_Snake_Engine/b2_y_reg[56][3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.746%)  route 0.265ns (65.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.632    -0.775    u_Snake_Engine/clk_out1
    SLICE_X35Y122        FDPE                                         r  u_Snake_Engine/b2_y_reg[55][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDPE (Prop_fdpe_C_Q)         0.141    -0.634 r  u_Snake_Engine/b2_y_reg[55][3]/Q
                         net (fo=9, routed)           0.265    -0.369    u_Snake_Engine/b2_y_reg[63][3]_0[267]
    SLICE_X38Y123        FDPE                                         r  u_Snake_Engine/b2_y_reg[56][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.901    -1.201    u_Snake_Engine/clk_out1
    SLICE_X38Y123        FDPE                                         r  u_Snake_Engine/b2_y_reg[56][3]/C
                         clock pessimism              0.686    -0.516    
    SLICE_X38Y123        FDPE (Hold_fdpe_C_D)         0.063    -0.453    u_Snake_Engine/b2_y_reg[56][3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_Snake_Engine/b1_x_reg[46][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_Snake_Engine/b1_x_reg[47][0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.692%)  route 0.265ns (65.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.561    -0.847    u_Snake_Engine/clk_out1
    SLICE_X39Y93         FDCE                                         r  u_Snake_Engine/b1_x_reg[46][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.706 r  u_Snake_Engine/b1_x_reg[46][0]/Q
                         net (fo=6, routed)           0.265    -0.440    u_Snake_Engine/b1_x_reg[63][4]_0[257]
    SLICE_X30Y95         FDPE                                         r  u_Snake_Engine/b1_x_reg[47][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.829    -1.273    u_Snake_Engine/clk_out1
    SLICE_X30Y95         FDPE                                         r  u_Snake_Engine/b1_x_reg[47][0]/C
                         clock pessimism              0.690    -0.583    
    SLICE_X30Y95         FDPE (Hold_fdpe_C_D)         0.059    -0.524    u_Snake_Engine/b1_x_reg[47][0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_Snake_Engine/b1_x_reg[51][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_Snake_Engine/b1_x_reg[52][1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.673%)  route 0.197ns (58.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.643    -0.764    u_Snake_Engine/clk_out1
    SLICE_X35Y100        FDPE                                         r  u_Snake_Engine/b1_x_reg[51][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDPE (Prop_fdpe_C_Q)         0.141    -0.623 r  u_Snake_Engine/b1_x_reg[51][1]/Q
                         net (fo=6, routed)           0.197    -0.426    u_Snake_Engine/b1_x_reg[63][4]_0[286]
    SLICE_X37Y99         FDPE                                         r  u_Snake_Engine/b1_x_reg[52][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.830    -1.272    u_Snake_Engine/clk_out1
    SLICE_X37Y99         FDPE                                         r  u_Snake_Engine/b1_x_reg[52][1]/C
                         clock pessimism              0.690    -0.582    
    SLICE_X37Y99         FDPE (Hold_fdpe_C_D)         0.066    -0.516    u_Snake_Engine/b1_x_reg[52][1]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_Snake_Engine/b1_x_reg[51][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_Snake_Engine/b1_x_reg[52][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.317%)  route 0.183ns (52.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.643    -0.764    u_Snake_Engine/clk_out1
    SLICE_X34Y101        FDPE                                         r  u_Snake_Engine/b1_x_reg[51][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDPE (Prop_fdpe_C_Q)         0.164    -0.600 r  u_Snake_Engine/b1_x_reg[51][0]/Q
                         net (fo=7, routed)           0.183    -0.418    u_Snake_Engine/b1_x_reg[63][4]_0[285]
    SLICE_X37Y99         FDCE                                         r  u_Snake_Engine/b1_x_reg[52][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.830    -1.272    u_Snake_Engine/clk_out1
    SLICE_X37Y99         FDCE                                         r  u_Snake_Engine/b1_x_reg[52][0]/C
                         clock pessimism              0.690    -0.582    
    SLICE_X37Y99         FDCE (Hold_fdce_C_D)         0.070    -0.512    u_Snake_Engine/b1_x_reg[52][0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_Snake_Engine/b1_x_reg[57][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_Snake_Engine/b1_x_reg[58][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.999%)  route 0.203ns (59.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.646    -0.761    u_Snake_Engine/clk_out1
    SLICE_X51Y101        FDPE                                         r  u_Snake_Engine/b1_x_reg[57][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.620 r  u_Snake_Engine/b1_x_reg[57][0]/Q
                         net (fo=6, routed)           0.203    -0.417    u_Snake_Engine/b1_x_reg[63][4]_0[318]
    SLICE_X50Y98         FDCE                                         r  u_Snake_Engine/b1_x_reg[58][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.835    -1.267    u_Snake_Engine/clk_out1
    SLICE_X50Y98         FDCE                                         r  u_Snake_Engine/b1_x_reg[58][0]/C
                         clock pessimism              0.690    -0.577    
    SLICE_X50Y98         FDCE (Hold_fdce_C_D)         0.059    -0.518    u_Snake_Engine/b1_x_reg[58][0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_Input_P2/scan_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_Input_P2/scan_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga rise@0.000ns - clk_out1_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.225%)  route 0.174ns (30.775%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.594    -0.814    u_Input_P2/clk_out1
    SLICE_X0Y99          FDCE                                         r  u_Input_P2/scan_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  u_Input_P2/scan_cnt_reg[3]/Q
                         net (fo=2, routed)           0.173    -0.500    u_Input_P2/scan_cnt_reg[3]
    SLICE_X0Y99          LUT2 (Prop_lut2_I0_O)        0.045    -0.455 r  u_Input_P2/scan_cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.455    u_Input_P2/scan_cnt[0]_i_2__0_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.340 r  u_Input_P2/scan_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.339    u_Input_P2/scan_cnt_reg[0]_i_1__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.249 r  u_Input_P2/scan_cnt_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.249    u_Input_P2/scan_cnt_reg[4]_i_1__0_n_6
    SLICE_X0Y100         FDCE                                         r  u_Input_P2/scan_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.951    -1.151    u_Input_P2/clk_out1
    SLICE_X0Y100         FDCE                                         r  u_Input_P2/scan_cnt_reg[5]/C
                         clock pessimism              0.690    -0.461    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.356    u_Input_P2/scan_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_vga
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X0Y18      u_Food_Generator/prod_x/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X0Y19      u_Food_Generator/prod_y/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X13Y50     food_x_reg[5]_i_3/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X13Y50     food_y_reg[4]_i_2/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X51Y83     u_Cannon_L/anim_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X51Y85     u_Cannon_L/anim_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X51Y85     u_Cannon_L/anim_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X51Y86     u_Cannon_L/anim_cnt_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y50     food_x_reg[5]_i_3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y50     food_x_reg[5]_i_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y50     food_y_reg[4]_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y50     food_y_reg[4]_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y83     u_Cannon_L/anim_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y83     u_Cannon_L/anim_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y85     u_Cannon_L/anim_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y85     u_Cannon_L/anim_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y85     u_Cannon_L/anim_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y85     u_Cannon_L/anim_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y50     food_x_reg[5]_i_3/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y50     food_x_reg[5]_i_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y50     food_y_reg[4]_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y50     food_y_reg[4]_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y83     u_Cannon_L/anim_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y83     u_Cannon_L/anim_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y85     u_Cannon_L/anim_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y85     u_Cannon_L/anim_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y85     u_Cannon_L/anim_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y85     u_Cannon_L/anim_cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_vga
  To Clock:  clkfbout_clk_wiz_vga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_vga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_Clock_Divider/u_clk_wiz_vga/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_xadc/MEASURED_AUX1_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.489ns  (logic 1.613ns (24.857%)  route 4.876ns (75.143%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.532     4.995    u_xadc/sys_rst_n_IBUF
    SLICE_X12Y75         LUT3 (Prop_lut3_I2_O)        0.150     5.145 r  u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=16, routed)          1.344     6.489    u_xadc/MEASURED_AUX1[15]_i_1_n_0
    SLICE_X13Y72         FDRE                                         r  u_xadc/MEASURED_AUX1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_xadc/MEASURED_AUX1_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.489ns  (logic 1.613ns (24.857%)  route 4.876ns (75.143%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.532     4.995    u_xadc/sys_rst_n_IBUF
    SLICE_X12Y75         LUT3 (Prop_lut3_I2_O)        0.150     5.145 r  u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=16, routed)          1.344     6.489    u_xadc/MEASURED_AUX1[15]_i_1_n_0
    SLICE_X13Y72         FDRE                                         r  u_xadc/MEASURED_AUX1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_xadc/MEASURED_AUX1_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.489ns  (logic 1.613ns (24.857%)  route 4.876ns (75.143%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.532     4.995    u_xadc/sys_rst_n_IBUF
    SLICE_X12Y75         LUT3 (Prop_lut3_I2_O)        0.150     5.145 r  u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=16, routed)          1.344     6.489    u_xadc/MEASURED_AUX1[15]_i_1_n_0
    SLICE_X13Y72         FDRE                                         r  u_xadc/MEASURED_AUX1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_xadc/MEASURED_AUX1_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.489ns  (logic 1.613ns (24.857%)  route 4.876ns (75.143%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.532     4.995    u_xadc/sys_rst_n_IBUF
    SLICE_X12Y75         LUT3 (Prop_lut3_I2_O)        0.150     5.145 r  u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=16, routed)          1.344     6.489    u_xadc/MEASURED_AUX1[15]_i_1_n_0
    SLICE_X13Y72         FDRE                                         r  u_xadc/MEASURED_AUX1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_xadc/MEASURED_AUX1_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.349ns  (logic 1.613ns (25.405%)  route 4.736ns (74.595%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.532     4.995    u_xadc/sys_rst_n_IBUF
    SLICE_X12Y75         LUT3 (Prop_lut3_I2_O)        0.150     5.145 r  u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=16, routed)          1.204     6.349    u_xadc/MEASURED_AUX1[15]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  u_xadc/MEASURED_AUX1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_xadc/MEASURED_AUX1_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.349ns  (logic 1.613ns (25.405%)  route 4.736ns (74.595%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.532     4.995    u_xadc/sys_rst_n_IBUF
    SLICE_X12Y75         LUT3 (Prop_lut3_I2_O)        0.150     5.145 r  u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=16, routed)          1.204     6.349    u_xadc/MEASURED_AUX1[15]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  u_xadc/MEASURED_AUX1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_xadc/MEASURED_AUX1_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.349ns  (logic 1.613ns (25.405%)  route 4.736ns (74.595%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.532     4.995    u_xadc/sys_rst_n_IBUF
    SLICE_X12Y75         LUT3 (Prop_lut3_I2_O)        0.150     5.145 r  u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=16, routed)          1.204     6.349    u_xadc/MEASURED_AUX1[15]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  u_xadc/MEASURED_AUX1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_xadc/MEASURED_AUX1_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.166ns  (logic 1.613ns (26.162%)  route 4.553ns (73.838%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.532     4.995    u_xadc/sys_rst_n_IBUF
    SLICE_X12Y75         LUT3 (Prop_lut3_I2_O)        0.150     5.145 r  u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=16, routed)          1.021     6.166    u_xadc/MEASURED_AUX1[15]_i_1_n_0
    SLICE_X13Y75         FDRE                                         r  u_xadc/MEASURED_AUX1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_xadc/MEASURED_AUX1_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.166ns  (logic 1.613ns (26.162%)  route 4.553ns (73.838%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.532     4.995    u_xadc/sys_rst_n_IBUF
    SLICE_X12Y75         LUT3 (Prop_lut3_I2_O)        0.150     5.145 r  u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=16, routed)          1.021     6.166    u_xadc/MEASURED_AUX1[15]_i_1_n_0
    SLICE_X13Y75         FDRE                                         r  u_xadc/MEASURED_AUX1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_xadc/MEASURED_AUX1_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.166ns  (logic 1.613ns (26.162%)  route 4.553ns (73.838%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.532     4.995    u_xadc/sys_rst_n_IBUF
    SLICE_X12Y75         LUT3 (Prop_lut3_I2_O)        0.150     5.145 r  u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=16, routed)          1.021     6.166    u_xadc/MEASURED_AUX1[15]_i_1_n_0
    SLICE_X13Y75         FDRE                                         r  u_xadc/MEASURED_AUX1_reg[15]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_xadc/di_drp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_xadc/XADC_INST/DI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.272%)  route 0.164ns (53.728%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE                         0.000     0.000 r  u_xadc/di_drp_reg[6]/C
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_xadc/di_drp_reg[6]/Q
                         net (fo=1, routed)           0.164     0.305    u_xadc/di_drp[6]
    XADC_X0Y0            XADC                                         r  u_xadc/XADC_INST/DI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_xadc/di_drp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_xadc/XADC_INST/DI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.120%)  route 0.170ns (50.880%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE                         0.000     0.000 r  u_xadc/di_drp_reg[2]/C
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_xadc/di_drp_reg[2]/Q
                         net (fo=1, routed)           0.170     0.334    u_xadc/di_drp[2]
    XADC_X0Y0            XADC                                         r  u_xadc/XADC_INST/DI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_xadc/di_drp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_xadc/XADC_INST/DI[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.141ns (39.430%)  route 0.217ns (60.570%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  u_xadc/di_drp_reg[4]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_xadc/di_drp_reg[4]/Q
                         net (fo=1, routed)           0.217     0.358    u_xadc/di_drp[4]
    XADC_X0Y0            XADC                                         r  u_xadc/XADC_INST/DI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_xadc/dwe_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_xadc/dwe_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.209ns (58.113%)  route 0.151ns (41.887%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE                         0.000     0.000 r  u_xadc/dwe_reg_reg[0]/C
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_xadc/dwe_reg_reg[0]/Q
                         net (fo=2, routed)           0.151     0.315    u_xadc/dwe_reg_reg_n_0_[0]
    SLICE_X12Y74         LUT5 (Prop_lut5_I4_O)        0.045     0.360 r  u_xadc/dwe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    u_xadc/dwe_reg[0]_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  u_xadc/dwe_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_xadc/di_drp_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_xadc/XADC_INST/DI[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.626%)  route 0.224ns (61.374%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE                         0.000     0.000 r  u_xadc/di_drp_reg[8]/C
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_xadc/di_drp_reg[8]/Q
                         net (fo=1, routed)           0.224     0.365    u_xadc/di_drp[8]
    XADC_X0Y0            XADC                                         r  u_xadc/XADC_INST/DI[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_xadc/di_drp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_xadc/XADC_INST/DI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  u_xadc/di_drp_reg[3]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_xadc/di_drp_reg[3]/Q
                         net (fo=1, routed)           0.230     0.371    u_xadc/di_drp[3]
    XADC_X0Y0            XADC                                         r  u_xadc/XADC_INST/DI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_xadc/di_drp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_xadc/XADC_INST/DI[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.141ns (37.499%)  route 0.235ns (62.501%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE                         0.000     0.000 r  u_xadc/di_drp_reg[7]/C
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_xadc/di_drp_reg[7]/Q
                         net (fo=1, routed)           0.235     0.376    u_xadc/di_drp[7]
    XADC_X0Y0            XADC                                         r  u_xadc/XADC_INST/DI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_xadc/di_drp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_xadc/XADC_INST/DI[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.164ns (42.753%)  route 0.220ns (57.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE                         0.000     0.000 r  u_xadc/di_drp_reg[5]/C
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_xadc/di_drp_reg[5]/Q
                         net (fo=1, routed)           0.220     0.384    u_xadc/di_drp[5]
    XADC_X0Y0            XADC                                         r  u_xadc/XADC_INST/DI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_xadc/den_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_xadc/den_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE                         0.000     0.000 r  u_xadc/den_reg_reg[1]/C
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_xadc/den_reg_reg[1]/Q
                         net (fo=2, routed)           0.175     0.339    u_xadc/p_0_in
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.045     0.384 r  u_xadc/den_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    u_xadc/den_reg[1]_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  u_xadc/den_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_xadc/den_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_xadc/den_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.209ns (53.498%)  route 0.182ns (46.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE                         0.000     0.000 r  u_xadc/den_reg_reg[1]/C
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_xadc/den_reg_reg[1]/Q
                         net (fo=2, routed)           0.182     0.346    u_xadc/p_0_in
    SLICE_X12Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.391 r  u_xadc/den_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.391    u_xadc/den_reg[0]_i_1_n_0
    SLICE_X12Y75         FDRE                                         r  u_xadc/den_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_vga
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Snake_Engine/score_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.745ns  (logic 6.172ns (29.753%)  route 14.573ns (70.247%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.541    -2.428    u_Snake_Engine/clk_out1
    SLICE_X52Y73         FDCE                                         r  u_Snake_Engine/score_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_Snake_Engine/score_2_reg[10]/Q
                         net (fo=12, routed)          1.474    -0.436    u_Snake_Engine/score_2[10]
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    -0.312 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86/O
                         net (fo=6, routed)           0.842     0.530    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.654 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80/O
                         net (fo=8, routed)           1.205     1.859    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76/O
                         net (fo=8, routed)           0.817     2.800    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.924 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63/O
                         net (fo=8, routed)           1.150     4.074    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.198 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59/O
                         net (fo=8, routed)           0.983     5.181    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.305 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61/O
                         net (fo=3, routed)           0.810     6.115    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.239 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48/O
                         net (fo=3, routed)           0.832     7.072    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43/O
                         net (fo=4, routed)           0.673     7.869    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27/O
                         net (fo=3, routed)           1.028     9.021    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.145 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           1.023    10.167    u_Score_Display/seg_data_0_OBUF[6]_inst_i_2_1
    SLICE_X58Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.291 r  u_Score_Display/seg_data_0_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.585    10.877    u_Score_Display/seg_data_0_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.150    11.027 r  u_Score_Display/seg_data_0_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.269    12.296    u_Score_Display/sel0[1]
    SLICE_X64Y75         LUT4 (Prop_lut4_I0_O)        0.356    12.652 r  u_Score_Display/seg_data_0_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.881    14.533    seg_data_1_OBUF[4]
    A1                   OBUF (Prop_obuf_I_O)         3.784    18.317 r  seg_data_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.317    seg_data_0[4]
    A1                                                                r  seg_data_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Snake_Engine/score_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data_1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.701ns  (logic 6.152ns (29.718%)  route 14.549ns (70.282%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.541    -2.428    u_Snake_Engine/clk_out1
    SLICE_X52Y73         FDCE                                         r  u_Snake_Engine/score_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_Snake_Engine/score_2_reg[10]/Q
                         net (fo=12, routed)          1.474    -0.436    u_Snake_Engine/score_2[10]
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    -0.312 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86/O
                         net (fo=6, routed)           0.842     0.530    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.654 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80/O
                         net (fo=8, routed)           1.205     1.859    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76/O
                         net (fo=8, routed)           0.817     2.800    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.924 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63/O
                         net (fo=8, routed)           1.150     4.074    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.198 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59/O
                         net (fo=8, routed)           0.983     5.181    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.305 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61/O
                         net (fo=3, routed)           0.810     6.115    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.239 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48/O
                         net (fo=3, routed)           0.832     7.072    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43/O
                         net (fo=4, routed)           0.673     7.869    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27/O
                         net (fo=3, routed)           1.028     9.021    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.145 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           1.023    10.167    u_Score_Display/seg_data_0_OBUF[6]_inst_i_2_1
    SLICE_X58Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.291 r  u_Score_Display/seg_data_0_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.585    10.877    u_Score_Display/seg_data_0_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.150    11.027 r  u_Score_Display/seg_data_0_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.269    12.296    u_Score_Display/sel0[1]
    SLICE_X64Y75         LUT4 (Prop_lut4_I0_O)        0.356    12.652 r  u_Score_Display/seg_data_0_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.857    14.509    seg_data_1_OBUF[4]
    F3                   OBUF (Prop_obuf_I_O)         3.764    18.273 r  seg_data_1_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.273    seg_data_1[4]
    F3                                                                r  seg_data_1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Snake_Engine/score_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.695ns  (logic 5.929ns (28.648%)  route 14.766ns (71.352%))
  Logic Levels:           14  (LUT2=1 LUT4=1 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.541    -2.428    u_Snake_Engine/clk_out1
    SLICE_X52Y73         FDCE                                         r  u_Snake_Engine/score_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_Snake_Engine/score_2_reg[10]/Q
                         net (fo=12, routed)          1.474    -0.436    u_Snake_Engine/score_2[10]
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    -0.312 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86/O
                         net (fo=6, routed)           0.842     0.530    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.654 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80/O
                         net (fo=8, routed)           1.205     1.859    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76/O
                         net (fo=8, routed)           0.817     2.800    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.924 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63/O
                         net (fo=8, routed)           1.150     4.074    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.198 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59/O
                         net (fo=8, routed)           0.983     5.181    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.305 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61/O
                         net (fo=3, routed)           0.810     6.115    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.239 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48/O
                         net (fo=3, routed)           0.832     7.072    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43/O
                         net (fo=4, routed)           0.673     7.869    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27/O
                         net (fo=3, routed)           1.028     9.021    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.145 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.824     9.969    u_Snake_Engine/score_2_reg[6]_0
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.124    10.093 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.665    10.758    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_12_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.882 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.249    12.131    u_Score_Display/seg_data_1[2][0]
    SLICE_X64Y75         LUT4 (Prop_lut4_I0_O)        0.153    12.284 r  u_Score_Display/seg_data_0_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.213    14.497    seg_data_1_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.770    18.267 r  seg_data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.267    seg_data_0[0]
    B4                                                                r  seg_data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Snake_Engine/score_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.643ns  (logic 5.921ns (28.682%)  route 14.722ns (71.318%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.541    -2.428    u_Snake_Engine/clk_out1
    SLICE_X52Y73         FDCE                                         r  u_Snake_Engine/score_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_Snake_Engine/score_2_reg[10]/Q
                         net (fo=12, routed)          1.474    -0.436    u_Snake_Engine/score_2[10]
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    -0.312 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86/O
                         net (fo=6, routed)           0.842     0.530    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.654 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80/O
                         net (fo=8, routed)           1.205     1.859    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76/O
                         net (fo=8, routed)           0.817     2.800    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.924 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63/O
                         net (fo=8, routed)           1.150     4.074    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.198 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59/O
                         net (fo=8, routed)           0.983     5.181    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.305 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61/O
                         net (fo=3, routed)           0.810     6.115    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.239 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48/O
                         net (fo=3, routed)           0.832     7.072    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43/O
                         net (fo=4, routed)           0.673     7.869    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27/O
                         net (fo=3, routed)           1.028     9.021    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.145 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           1.023    10.167    u_Score_Display/seg_data_0_OBUF[6]_inst_i_2_1
    SLICE_X58Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.291 r  u_Score_Display/seg_data_0_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.585    10.877    u_Score_Display/seg_data_0_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.150    11.027 r  u_Score_Display/seg_data_0_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.279    12.306    u_Score_Display/sel0[1]
    SLICE_X64Y75         LUT4 (Prop_lut4_I3_O)        0.328    12.634 r  u_Score_Display/seg_data_0_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.020    14.654    seg_data_1_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         3.561    18.215 r  seg_data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.215    seg_data_0[1]
    A4                                                                r  seg_data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Snake_Engine/score_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data_1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.563ns  (logic 6.141ns (29.862%)  route 14.423ns (70.138%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.541    -2.428    u_Snake_Engine/clk_out1
    SLICE_X52Y73         FDCE                                         r  u_Snake_Engine/score_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_Snake_Engine/score_2_reg[10]/Q
                         net (fo=12, routed)          1.474    -0.436    u_Snake_Engine/score_2[10]
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    -0.312 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86/O
                         net (fo=6, routed)           0.842     0.530    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.654 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80/O
                         net (fo=8, routed)           1.205     1.859    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76/O
                         net (fo=8, routed)           0.817     2.800    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.924 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63/O
                         net (fo=8, routed)           1.150     4.074    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.198 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59/O
                         net (fo=8, routed)           0.983     5.181    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.305 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61/O
                         net (fo=3, routed)           0.810     6.115    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.239 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48/O
                         net (fo=3, routed)           0.832     7.072    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43/O
                         net (fo=4, routed)           0.673     7.869    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27/O
                         net (fo=3, routed)           1.028     9.021    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.145 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           1.023    10.167    u_Score_Display/seg_data_0_OBUF[6]_inst_i_2_1
    SLICE_X58Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.291 r  u_Score_Display/seg_data_0_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.585    10.877    u_Score_Display/seg_data_0_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.150    11.027 r  u_Score_Display/seg_data_0_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.885    11.912    u_Score_Display/sel0[1]
    SLICE_X64Y75         LUT4 (Prop_lut4_I0_O)        0.323    12.235 r  u_Score_Display/seg_data_0_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.114    14.350    seg_data_1_OBUF[6]
    D2                   OBUF (Prop_obuf_I_O)         3.786    18.135 r  seg_data_1_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.135    seg_data_1[6]
    D2                                                                r  seg_data_1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Snake_Engine/score_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.496ns  (logic 5.927ns (28.917%)  route 14.569ns (71.083%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.541    -2.428    u_Snake_Engine/clk_out1
    SLICE_X52Y73         FDCE                                         r  u_Snake_Engine/score_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_Snake_Engine/score_2_reg[10]/Q
                         net (fo=12, routed)          1.474    -0.436    u_Snake_Engine/score_2[10]
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    -0.312 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86/O
                         net (fo=6, routed)           0.842     0.530    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.654 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80/O
                         net (fo=8, routed)           1.205     1.859    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76/O
                         net (fo=8, routed)           0.817     2.800    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.924 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63/O
                         net (fo=8, routed)           1.150     4.074    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.198 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59/O
                         net (fo=8, routed)           0.983     5.181    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.305 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61/O
                         net (fo=3, routed)           0.810     6.115    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.239 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48/O
                         net (fo=3, routed)           0.832     7.072    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43/O
                         net (fo=4, routed)           0.673     7.869    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27/O
                         net (fo=3, routed)           1.028     9.021    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.145 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           1.023    10.167    u_Score_Display/seg_data_0_OBUF[6]_inst_i_2_1
    SLICE_X58Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.291 f  u_Score_Display/seg_data_0_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.585    10.877    u_Score_Display/seg_data_0_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.150    11.027 f  u_Score_Display/seg_data_0_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.269    12.296    u_Score_Display/sel0[1]
    SLICE_X64Y75         LUT4 (Prop_lut4_I1_O)        0.328    12.624 r  u_Score_Display/seg_data_0_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.877    14.501    seg_data_1_OBUF[2]
    A3                   OBUF (Prop_obuf_I_O)         3.567    18.067 r  seg_data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.067    seg_data_0[2]
    A3                                                                r  seg_data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Snake_Engine/score_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data_1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.455ns  (logic 5.906ns (28.874%)  route 14.549ns (71.126%))
  Logic Levels:           14  (LUT2=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.541    -2.428    u_Snake_Engine/clk_out1
    SLICE_X52Y73         FDCE                                         r  u_Snake_Engine/score_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_Snake_Engine/score_2_reg[10]/Q
                         net (fo=12, routed)          1.474    -0.436    u_Snake_Engine/score_2[10]
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    -0.312 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86/O
                         net (fo=6, routed)           0.842     0.530    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.654 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80/O
                         net (fo=8, routed)           1.205     1.859    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76/O
                         net (fo=8, routed)           0.817     2.800    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.924 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63/O
                         net (fo=8, routed)           1.150     4.074    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.198 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59/O
                         net (fo=8, routed)           0.983     5.181    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.305 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61/O
                         net (fo=3, routed)           0.810     6.115    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.239 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48/O
                         net (fo=3, routed)           0.832     7.072    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43/O
                         net (fo=4, routed)           0.673     7.869    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27/O
                         net (fo=3, routed)           1.028     9.021    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.145 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.824     9.969    u_Snake_Engine/score_2_reg[6]_0
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.124    10.093 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.665    10.758    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_12_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.882 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.192    12.074    u_Score_Display/seg_data_1[2][0]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.146    12.220 r  u_Score_Display/seg_data_0_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.052    14.272    seg_data_1_OBUF[7]
    H2                   OBUF (Prop_obuf_I_O)         3.754    18.026 r  seg_data_1_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.026    seg_data_1[7]
    H2                                                                r  seg_data_1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Snake_Engine/score_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.340ns  (logic 6.149ns (30.233%)  route 14.191ns (69.767%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.541    -2.428    u_Snake_Engine/clk_out1
    SLICE_X52Y73         FDCE                                         r  u_Snake_Engine/score_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_Snake_Engine/score_2_reg[10]/Q
                         net (fo=12, routed)          1.474    -0.436    u_Snake_Engine/score_2[10]
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    -0.312 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86/O
                         net (fo=6, routed)           0.842     0.530    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.654 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80/O
                         net (fo=8, routed)           1.205     1.859    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76/O
                         net (fo=8, routed)           0.817     2.800    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.924 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63/O
                         net (fo=8, routed)           1.150     4.074    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.198 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59/O
                         net (fo=8, routed)           0.983     5.181    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.305 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61/O
                         net (fo=3, routed)           0.810     6.115    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.239 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48/O
                         net (fo=3, routed)           0.832     7.072    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43/O
                         net (fo=4, routed)           0.673     7.869    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27/O
                         net (fo=3, routed)           1.028     9.021    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.145 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           1.023    10.167    u_Score_Display/seg_data_0_OBUF[6]_inst_i_2_1
    SLICE_X58Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.291 r  u_Score_Display/seg_data_0_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.585    10.877    u_Score_Display/seg_data_0_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.150    11.027 r  u_Score_Display/seg_data_0_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.885    11.912    u_Score_Display/sel0[1]
    SLICE_X64Y75         LUT4 (Prop_lut4_I0_O)        0.323    12.235 r  u_Score_Display/seg_data_0_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.882    14.117    seg_data_1_OBUF[6]
    B2                   OBUF (Prop_obuf_I_O)         3.794    17.912 r  seg_data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.912    seg_data_0[6]
    B2                                                                r  seg_data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Snake_Engine/score_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.323ns  (logic 5.689ns (27.994%)  route 14.634ns (72.006%))
  Logic Levels:           14  (LUT2=1 LUT4=1 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.541    -2.428    u_Snake_Engine/clk_out1
    SLICE_X52Y73         FDCE                                         r  u_Snake_Engine/score_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_Snake_Engine/score_2_reg[10]/Q
                         net (fo=12, routed)          1.474    -0.436    u_Snake_Engine/score_2[10]
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    -0.312 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86/O
                         net (fo=6, routed)           0.842     0.530    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.654 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80/O
                         net (fo=8, routed)           1.205     1.859    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76/O
                         net (fo=8, routed)           0.817     2.800    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.924 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63/O
                         net (fo=8, routed)           1.150     4.074    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.198 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59/O
                         net (fo=8, routed)           0.983     5.181    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.305 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61/O
                         net (fo=3, routed)           0.810     6.115    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.239 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48/O
                         net (fo=3, routed)           0.832     7.072    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43/O
                         net (fo=4, routed)           0.673     7.869    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27/O
                         net (fo=3, routed)           1.028     9.021    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.145 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.824     9.969    u_Snake_Engine/score_2_reg[6]_0
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.124    10.093 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.665    10.758    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_12_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.882 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.249    12.131    u_Score_Display/seg_data_1[2][0]
    SLICE_X64Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.255 r  u_Score_Display/seg_data_0_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.080    14.335    seg_data_1_OBUF[3]
    B1                   OBUF (Prop_obuf_I_O)         3.559    17.894 r  seg_data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.894    seg_data_0[3]
    B1                                                                r  seg_data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Snake_Engine/score_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.293ns  (logic 5.912ns (29.135%)  route 14.381ns (70.865%))
  Logic Levels:           14  (LUT2=1 LUT4=1 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.541    -2.428    u_Snake_Engine/clk_out1
    SLICE_X52Y73         FDCE                                         r  u_Snake_Engine/score_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_Snake_Engine/score_2_reg[10]/Q
                         net (fo=12, routed)          1.474    -0.436    u_Snake_Engine/score_2[10]
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    -0.312 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86/O
                         net (fo=6, routed)           0.842     0.530    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_86_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.654 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80/O
                         net (fo=8, routed)           1.205     1.859    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_80_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76/O
                         net (fo=8, routed)           0.817     2.800    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_76_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.924 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63/O
                         net (fo=8, routed)           1.150     4.074    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_63_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.198 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59/O
                         net (fo=8, routed)           0.983     5.181    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_59_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.305 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61/O
                         net (fo=3, routed)           0.810     6.115    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_61_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.239 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48/O
                         net (fo=3, routed)           0.832     7.072    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_48_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.196 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43/O
                         net (fo=4, routed)           0.673     7.869    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_43_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.993 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27/O
                         net (fo=3, routed)           1.028     9.021    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_27_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.145 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_31/O
                         net (fo=2, routed)           0.824     9.969    u_Snake_Engine/score_2_reg[6]_0
    SLICE_X59Y69         LUT2 (Prop_lut2_I0_O)        0.124    10.093 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.665    10.758    u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_12_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.882 r  u_Snake_Engine/seg_data_0_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.249    12.131    u_Score_Display/seg_data_1[2][0]
    SLICE_X64Y75         LUT4 (Prop_lut4_I0_O)        0.153    12.284 r  u_Score_Display/seg_data_0_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.827    14.111    seg_data_1_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.753    17.865 r  seg_data_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.865    seg_data_1[0]
    D4                                                                r  seg_data_1[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Input_P2/row_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.405ns (83.082%)  route 0.286ns (16.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.589    -0.819    u_Input_P2/clk_out1
    SLICE_X0Y86          FDPE                                         r  u_Input_P2/row_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDPE (Prop_fdpe_C_Q)         0.141    -0.678 r  u_Input_P2/row_out_reg[0]/Q
                         net (fo=1, routed)           0.286    -0.392    row_OBUF[0]
    B16                  OBUF (Prop_obuf_I_O)         1.264     0.872 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.872    row[0]
    B16                                                               r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Input_P2/row_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.455ns (79.694%)  route 0.371ns (20.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.589    -0.819    u_Input_P2/clk_out1
    SLICE_X0Y86          FDPE                                         r  u_Input_P2/row_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDPE (Prop_fdpe_C_Q)         0.128    -0.691 r  u_Input_P2/row_out_reg[1]/Q
                         net (fo=1, routed)           0.371    -0.320    row_OBUF[1]
    A15                  OBUF (Prop_obuf_I_O)         1.327     1.007 r  row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.007    row[1]
    A15                                                               r  row[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Input_P2/row_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.422ns (77.603%)  route 0.410ns (22.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.589    -0.819    u_Input_P2/clk_out1
    SLICE_X0Y86          FDPE                                         r  u_Input_P2/row_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDPE (Prop_fdpe_C_Q)         0.141    -0.678 r  u_Input_P2/row_out_reg[2]/Q
                         net (fo=1, routed)           0.410    -0.267    row_OBUF[2]
    A13                  OBUF (Prop_obuf_I_O)         1.281     1.013 r  row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.013    row[2]
    A13                                                               r  row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Sound_Controller/sound_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sound
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.389ns (74.276%)  route 0.481ns (25.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.560    -0.848    u_Sound_Controller/clk_out1
    SLICE_X8Y63          FDCE                                         r  u_Sound_Controller/sound_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDCE (Prop_fdce_C_Q)         0.164    -0.684 r  u_Sound_Controller/sound_o_reg/Q
                         net (fo=2, routed)           0.481    -0.203    sound_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.225     1.022 r  sound_OBUF_inst/O
                         net (fo=0)                   0.000     1.022    sound
    H17                                                               r  sound (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Input_P2/row_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.446ns (76.897%)  route 0.434ns (23.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.589    -0.819    u_Input_P2/clk_out1
    SLICE_X0Y86          FDPE                                         r  u_Input_P2/row_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDPE (Prop_fdpe_C_Q)         0.128    -0.691 r  u_Input_P2/row_out_reg[3]/Q
                         net (fo=1, routed)           0.434    -0.256    row_OBUF[3]
    B18                  OBUF (Prop_obuf_I_O)         1.318     1.062 r  row_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.062    row[3]
    B18                                                               r  row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_VGA_Renderer/vga_B_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_B_Data_pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.387ns (71.016%)  route 0.566ns (28.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.562    -0.846    u_VGA_Renderer/clk_out1
    SLICE_X53Y89         FDCE                                         r  u_VGA_Renderer/vga_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  u_VGA_Renderer/vga_B_reg[2]/Q
                         net (fo=1, routed)           0.566    -0.139    vga_B_Data_pin_OBUF[2]
    E5                   OBUF (Prop_obuf_I_O)         1.246     1.108 r  vga_B_Data_pin_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.108    vga_B_Data_pin[2]
    E5                                                                r  vga_B_Data_pin[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_VGA_Renderer/vga_B_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_B_Data_pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.387ns (70.595%)  route 0.578ns (29.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.562    -0.846    u_VGA_Renderer/clk_out1
    SLICE_X51Y89         FDCE                                         r  u_VGA_Renderer/vga_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  u_VGA_Renderer/vga_B_reg[3]/Q
                         net (fo=1, routed)           0.578    -0.127    vga_B_Data_pin_OBUF[3]
    E7                   OBUF (Prop_obuf_I_O)         1.246     1.119 r  vga_B_Data_pin_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.119    vga_B_Data_pin[3]
    E7                                                                r  vga_B_Data_pin[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_VGA_Renderer/vga_R_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_R_Data_pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.411ns (70.713%)  route 0.584ns (29.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.562    -0.846    u_VGA_Renderer/clk_out1
    SLICE_X54Y89         FDCE                                         r  u_VGA_Renderer/vga_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.682 r  u_VGA_Renderer/vga_R_reg[1]/Q
                         net (fo=1, routed)           0.584    -0.097    vga_R_Data_pin_OBUF[1]
    C6                   OBUF (Prop_obuf_I_O)         1.247     1.149 r  vga_R_Data_pin_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.149    vga_R_Data_pin[1]
    C6                                                                r  vga_R_Data_pin[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_VGA_Renderer/vga_R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_R_Data_pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.363ns (67.985%)  route 0.642ns (32.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.562    -0.846    u_VGA_Renderer/clk_out1
    SLICE_X54Y89         FDCE                                         r  u_VGA_Renderer/vga_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.682 r  u_VGA_Renderer/vga_R_reg[0]/Q
                         net (fo=1, routed)           0.642    -0.040    vga_R_Data_pin_OBUF[0]
    F5                   OBUF (Prop_obuf_I_O)         1.199     1.158 r  vga_R_Data_pin_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.158    vga_R_Data_pin[0]
    F5                                                                r  vga_R_Data_pin[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_VGA_Renderer/vga_G_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_G_Data_pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.421ns (70.683%)  route 0.590ns (29.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.563    -0.845    u_VGA_Renderer/clk_out1
    SLICE_X52Y90         FDCE                                         r  u_VGA_Renderer/vga_G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.681 r  u_VGA_Renderer/vga_G_reg[2]/Q
                         net (fo=1, routed)           0.590    -0.091    vga_G_Data_pin_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.257     1.166 r  vga_G_Data_pin_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.166    vga_G_Data_pin[2]
    A5                                                                r  vga_G_Data_pin[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_vga
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_vga'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_vga fall edge)
                                                      5.000     5.000 f  
    P17                  IBUF                         0.000     5.000 f  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     5.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.335 f  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.869    u_Clock_Divider/u_clk_wiz_vga/inst/clkfbout_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.898 f  u_Clock_Divider/u_clk_wiz_vga/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     3.713    u_Clock_Divider/u_clk_wiz_vga/inst/clkfbout_buf_clk_wiz_vga
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_vga'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    u_Clock_Divider/u_clk_wiz_vga/inst/clkfbout_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    u_Clock_Divider/u_clk_wiz_vga/inst/clkfbout_buf_clk_wiz_vga
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_vga

Max Delay          2172 Endpoints
Min Delay          2172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_Input_P1/u_Debounce_L/counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.998ns  (logic 1.587ns (9.337%)  route 15.411ns (90.663%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.713     3.176    u_Clock_Divider/sys_rst_n_IBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I1_O)        0.124     3.300 f  u_Clock_Divider/len_2[6]_i_3/O
                         net (fo=2141, routed)       13.698    16.998    u_Input_P1/u_Debounce_L/rst_sync
    SLICE_X53Y107        FDCE                                         f  u_Input_P1/u_Debounce_L/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.611    -2.770    u_Input_P1/u_Debounce_L/clk_out1
    SLICE_X53Y107        FDCE                                         r  u_Input_P1/u_Debounce_L/counter_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_Input_P1/u_Debounce_L/counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.998ns  (logic 1.587ns (9.337%)  route 15.411ns (90.663%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.713     3.176    u_Clock_Divider/sys_rst_n_IBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I1_O)        0.124     3.300 f  u_Clock_Divider/len_2[6]_i_3/O
                         net (fo=2141, routed)       13.698    16.998    u_Input_P1/u_Debounce_L/rst_sync
    SLICE_X53Y107        FDCE                                         f  u_Input_P1/u_Debounce_L/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.611    -2.770    u_Input_P1/u_Debounce_L/clk_out1
    SLICE_X53Y107        FDCE                                         r  u_Input_P1/u_Debounce_L/counter_reg[14]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_Input_P1/u_Debounce_L/counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.998ns  (logic 1.587ns (9.337%)  route 15.411ns (90.663%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.713     3.176    u_Clock_Divider/sys_rst_n_IBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I1_O)        0.124     3.300 f  u_Clock_Divider/len_2[6]_i_3/O
                         net (fo=2141, routed)       13.698    16.998    u_Input_P1/u_Debounce_L/rst_sync
    SLICE_X53Y107        FDCE                                         f  u_Input_P1/u_Debounce_L/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.611    -2.770    u_Input_P1/u_Debounce_L/clk_out1
    SLICE_X53Y107        FDCE                                         r  u_Input_P1/u_Debounce_L/counter_reg[15]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_Input_P1/u_Debounce_L/counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.998ns  (logic 1.587ns (9.337%)  route 15.411ns (90.663%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.713     3.176    u_Clock_Divider/sys_rst_n_IBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I1_O)        0.124     3.300 f  u_Clock_Divider/len_2[6]_i_3/O
                         net (fo=2141, routed)       13.698    16.998    u_Input_P1/u_Debounce_L/rst_sync
    SLICE_X53Y107        FDCE                                         f  u_Input_P1/u_Debounce_L/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.611    -2.770    u_Input_P1/u_Debounce_L/clk_out1
    SLICE_X53Y107        FDCE                                         r  u_Input_P1/u_Debounce_L/counter_reg[16]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_Input_P1/u_Debounce_L/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.860ns  (logic 1.587ns (9.413%)  route 15.273ns (90.587%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.713     3.176    u_Clock_Divider/sys_rst_n_IBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I1_O)        0.124     3.300 f  u_Clock_Divider/len_2[6]_i_3/O
                         net (fo=2141, routed)       13.559    16.860    u_Input_P1/u_Debounce_L/rst_sync
    SLICE_X53Y106        FDCE                                         f  u_Input_P1/u_Debounce_L/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.612    -2.769    u_Input_P1/u_Debounce_L/clk_out1
    SLICE_X53Y106        FDCE                                         r  u_Input_P1/u_Debounce_L/counter_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_Input_P1/u_Debounce_L/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.860ns  (logic 1.587ns (9.413%)  route 15.273ns (90.587%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.713     3.176    u_Clock_Divider/sys_rst_n_IBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I1_O)        0.124     3.300 f  u_Clock_Divider/len_2[6]_i_3/O
                         net (fo=2141, routed)       13.559    16.860    u_Input_P1/u_Debounce_L/rst_sync
    SLICE_X53Y106        FDCE                                         f  u_Input_P1/u_Debounce_L/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.612    -2.769    u_Input_P1/u_Debounce_L/clk_out1
    SLICE_X53Y106        FDCE                                         r  u_Input_P1/u_Debounce_L/counter_reg[11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_Input_P1/u_Debounce_L/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.860ns  (logic 1.587ns (9.413%)  route 15.273ns (90.587%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.713     3.176    u_Clock_Divider/sys_rst_n_IBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I1_O)        0.124     3.300 f  u_Clock_Divider/len_2[6]_i_3/O
                         net (fo=2141, routed)       13.559    16.860    u_Input_P1/u_Debounce_L/rst_sync
    SLICE_X53Y106        FDCE                                         f  u_Input_P1/u_Debounce_L/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.612    -2.769    u_Input_P1/u_Debounce_L/clk_out1
    SLICE_X53Y106        FDCE                                         r  u_Input_P1/u_Debounce_L/counter_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_Input_P1/u_Debounce_L/counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.860ns  (logic 1.587ns (9.413%)  route 15.273ns (90.587%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.713     3.176    u_Clock_Divider/sys_rst_n_IBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I1_O)        0.124     3.300 f  u_Clock_Divider/len_2[6]_i_3/O
                         net (fo=2141, routed)       13.559    16.860    u_Input_P1/u_Debounce_L/rst_sync
    SLICE_X53Y106        FDCE                                         f  u_Input_P1/u_Debounce_L/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.612    -2.769    u_Input_P1/u_Debounce_L/clk_out1
    SLICE_X53Y106        FDCE                                         r  u_Input_P1/u_Debounce_L/counter_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_Input_P1/u_Debounce_L/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.711ns  (logic 1.587ns (9.497%)  route 15.124ns (90.503%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.713     3.176    u_Clock_Divider/sys_rst_n_IBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I1_O)        0.124     3.300 f  u_Clock_Divider/len_2[6]_i_3/O
                         net (fo=2141, routed)       13.411    16.711    u_Input_P1/u_Debounce_L/rst_sync
    SLICE_X53Y105        FDCE                                         f  u_Input_P1/u_Debounce_L/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.612    -2.769    u_Input_P1/u_Debounce_L/clk_out1
    SLICE_X53Y105        FDCE                                         r  u_Input_P1/u_Debounce_L/counter_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_Input_P1/u_Debounce_L/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.711ns  (logic 1.587ns (9.497%)  route 15.124ns (90.503%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.713     3.176    u_Clock_Divider/sys_rst_n_IBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I1_O)        0.124     3.300 f  u_Clock_Divider/len_2[6]_i_3/O
                         net (fo=2141, routed)       13.411    16.711    u_Input_P1/u_Debounce_L/rst_sync
    SLICE_X53Y105        FDCE                                         f  u_Input_P1/u_Debounce_L/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        1.612    -2.769    u_Input_P1/u_Debounce_L/clk_out1
    SLICE_X53Y105        FDCE                                         r  u_Input_P1/u_Debounce_L/counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_xadc/MEASURED_AUX1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Clock_Divider/game_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.499ns (64.912%)  route 0.270ns (35.088%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE                         0.000     0.000 r  u_xadc/MEASURED_AUX1_reg[5]/C
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_xadc/MEASURED_AUX1_reg[5]/Q
                         net (fo=1, routed)           0.139     0.280    u_Clock_Divider/Q[5]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.391 f  u_Clock_Divider/dynamic_limit_carry__0/O[2]
                         net (fo=2, routed)           0.131     0.522    u_Clock_Divider/dynamic_limit[12]
    SLICE_X15Y71         LUT4 (Prop_lut4_I3_O)        0.114     0.636 r  u_Clock_Divider/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.636    u_Clock_Divider/counter1_carry__0_i_2_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.730 r  u_Clock_Divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.730    u_Clock_Divider/counter1_carry__0_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.769 r  u_Clock_Divider/counter1_carry__1/CO[3]
                         net (fo=26, routed)          0.000     0.769    u_Clock_Divider/counter1_carry__1_n_0
    SLICE_X15Y72         FDCE                                         r  u_Clock_Divider/game_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.820    -1.282    u_Clock_Divider/clk_out1
    SLICE_X15Y72         FDCE                                         r  u_Clock_Divider/game_tick_reg/C

Slack:                    inf
  Source:                 column[1]
                            (input port)
  Destination:            u_Input_P2/dir_out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.339ns (38.226%)  route 0.549ns (61.774%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  column[1] (IN)
                         net (fo=0)                   0.000     0.000    column[1]
    A16                  IBUF (Prop_ibuf_I_O)         0.294     0.294 r  column_IBUF[1]_inst/O
                         net (fo=3, routed)           0.549     0.843    u_Input_P2/column_IBUF[1]
    SLICE_X1Y99          LUT6 (Prop_lut6_I3_O)        0.045     0.888 r  u_Input_P2/dir_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.888    u_Input_P2/dir_out[0]_i_1_n_0
    SLICE_X1Y99          FDPE                                         r  u_Input_P2/dir_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.864    -1.238    u_Input_P2/clk_out1
    SLICE_X1Y99          FDPE                                         r  u_Input_P2/dir_out_reg[0]/C

Slack:                    inf
  Source:                 u_xadc/MEASURED_AUX1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Clock_Divider/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.608ns (51.528%)  route 0.572ns (48.472%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE                         0.000     0.000 r  u_xadc/MEASURED_AUX1_reg[5]/C
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_xadc/MEASURED_AUX1_reg[5]/Q
                         net (fo=1, routed)           0.139     0.280    u_Clock_Divider/Q[5]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.391 f  u_Clock_Divider/dynamic_limit_carry__0/O[2]
                         net (fo=2, routed)           0.131     0.522    u_Clock_Divider/dynamic_limit[12]
    SLICE_X15Y71         LUT4 (Prop_lut4_I3_O)        0.114     0.636 r  u_Clock_Divider/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.636    u_Clock_Divider/counter1_carry__0_i_2_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.730 r  u_Clock_Divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.730    u_Clock_Divider/counter1_carry__0_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.769 f  u_Clock_Divider/counter1_carry__1/CO[3]
                         net (fo=26, routed)          0.302     1.071    u_Clock_Divider/counter1_carry__1_n_0
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.116 r  u_Clock_Divider/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.116    u_Clock_Divider/counter[8]_i_2_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.180 r  u_Clock_Divider/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.180    u_Clock_Divider/counter_reg[8]_i_1_n_4
    SLICE_X14Y70         FDCE                                         r  u_Clock_Divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.822    -1.280    u_Clock_Divider/clk_out1
    SLICE_X14Y70         FDCE                                         r  u_Clock_Divider/counter_reg[11]/C

Slack:                    inf
  Source:                 u_xadc/MEASURED_AUX1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Clock_Divider/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.609ns (51.482%)  route 0.574ns (48.518%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE                         0.000     0.000 r  u_xadc/MEASURED_AUX1_reg[5]/C
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_xadc/MEASURED_AUX1_reg[5]/Q
                         net (fo=1, routed)           0.139     0.280    u_Clock_Divider/Q[5]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.391 f  u_Clock_Divider/dynamic_limit_carry__0/O[2]
                         net (fo=2, routed)           0.131     0.522    u_Clock_Divider/dynamic_limit[12]
    SLICE_X15Y71         LUT4 (Prop_lut4_I3_O)        0.114     0.636 r  u_Clock_Divider/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.636    u_Clock_Divider/counter1_carry__0_i_2_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.730 r  u_Clock_Divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.730    u_Clock_Divider/counter1_carry__0_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.769 f  u_Clock_Divider/counter1_carry__1/CO[3]
                         net (fo=26, routed)          0.304     1.073    u_Clock_Divider/counter1_carry__1_n_0
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.118 r  u_Clock_Divider/counter[8]_i_3/O
                         net (fo=1, routed)           0.000     1.118    u_Clock_Divider/counter[8]_i_3_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.183 r  u_Clock_Divider/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.183    u_Clock_Divider/counter_reg[8]_i_1_n_5
    SLICE_X14Y70         FDCE                                         r  u_Clock_Divider/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.822    -1.280    u_Clock_Divider/clk_out1
    SLICE_X14Y70         FDCE                                         r  u_Clock_Divider/counter_reg[10]/C

Slack:                    inf
  Source:                 u_xadc/MEASURED_AUX1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Clock_Divider/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.610ns (51.523%)  route 0.574ns (48.477%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE                         0.000     0.000 r  u_xadc/MEASURED_AUX1_reg[5]/C
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_xadc/MEASURED_AUX1_reg[5]/Q
                         net (fo=1, routed)           0.139     0.280    u_Clock_Divider/Q[5]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.391 f  u_Clock_Divider/dynamic_limit_carry__0/O[2]
                         net (fo=2, routed)           0.131     0.522    u_Clock_Divider/dynamic_limit[12]
    SLICE_X15Y71         LUT4 (Prop_lut4_I3_O)        0.114     0.636 r  u_Clock_Divider/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.636    u_Clock_Divider/counter1_carry__0_i_2_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.730 r  u_Clock_Divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.730    u_Clock_Divider/counter1_carry__0_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.769 f  u_Clock_Divider/counter1_carry__1/CO[3]
                         net (fo=26, routed)          0.304     1.073    u_Clock_Divider/counter1_carry__1_n_0
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.118 r  u_Clock_Divider/counter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.118    u_Clock_Divider/counter[8]_i_4_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.184 r  u_Clock_Divider/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.184    u_Clock_Divider/counter_reg[8]_i_1_n_6
    SLICE_X14Y70         FDCE                                         r  u_Clock_Divider/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.822    -1.280    u_Clock_Divider/clk_out1
    SLICE_X14Y70         FDCE                                         r  u_Clock_Divider/counter_reg[9]/C

Slack:                    inf
  Source:                 u_xadc/MEASURED_AUX1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Clock_Divider/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.610ns (50.658%)  route 0.594ns (49.342%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE                         0.000     0.000 r  u_xadc/MEASURED_AUX1_reg[5]/C
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_xadc/MEASURED_AUX1_reg[5]/Q
                         net (fo=1, routed)           0.139     0.280    u_Clock_Divider/Q[5]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.391 f  u_Clock_Divider/dynamic_limit_carry__0/O[2]
                         net (fo=2, routed)           0.131     0.522    u_Clock_Divider/dynamic_limit[12]
    SLICE_X15Y71         LUT4 (Prop_lut4_I3_O)        0.114     0.636 r  u_Clock_Divider/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.636    u_Clock_Divider/counter1_carry__0_i_2_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.730 r  u_Clock_Divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.730    u_Clock_Divider/counter1_carry__0_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.769 f  u_Clock_Divider/counter1_carry__1/CO[3]
                         net (fo=26, routed)          0.324     1.093    u_Clock_Divider/counter1_carry__1_n_0
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.045     1.138 r  u_Clock_Divider/counter[20]_i_4/O
                         net (fo=1, routed)           0.000     1.138    u_Clock_Divider/counter[20]_i_4_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.204 r  u_Clock_Divider/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.204    u_Clock_Divider/counter_reg[20]_i_1_n_6
    SLICE_X14Y73         FDCE                                         r  u_Clock_Divider/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.818    -1.284    u_Clock_Divider/clk_out1
    SLICE_X14Y73         FDCE                                         r  u_Clock_Divider/counter_reg[21]/C

Slack:                    inf
  Source:                 u_xadc/MEASURED_AUX1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Clock_Divider/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.614ns (50.990%)  route 0.590ns (49.010%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE                         0.000     0.000 r  u_xadc/MEASURED_AUX1_reg[5]/C
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_xadc/MEASURED_AUX1_reg[5]/Q
                         net (fo=1, routed)           0.139     0.280    u_Clock_Divider/Q[5]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.391 f  u_Clock_Divider/dynamic_limit_carry__0/O[2]
                         net (fo=2, routed)           0.131     0.522    u_Clock_Divider/dynamic_limit[12]
    SLICE_X15Y71         LUT4 (Prop_lut4_I3_O)        0.114     0.636 r  u_Clock_Divider/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.636    u_Clock_Divider/counter1_carry__0_i_2_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.730 r  u_Clock_Divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.730    u_Clock_Divider/counter1_carry__0_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.769 f  u_Clock_Divider/counter1_carry__1/CO[3]
                         net (fo=26, routed)          0.320     1.089    u_Clock_Divider/counter1_carry__1_n_0
    SLICE_X14Y73         LUT2 (Prop_lut2_I1_O)        0.045     1.134 r  u_Clock_Divider/counter[20]_i_5/O
                         net (fo=1, routed)           0.000     1.134    u_Clock_Divider/counter[20]_i_5_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.204 r  u_Clock_Divider/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.204    u_Clock_Divider/counter_reg[20]_i_1_n_7
    SLICE_X14Y73         FDCE                                         r  u_Clock_Divider/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.818    -1.284    u_Clock_Divider/clk_out1
    SLICE_X14Y73         FDCE                                         r  u_Clock_Divider/counter_reg[20]/C

Slack:                    inf
  Source:                 u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_Food_Generator/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.045ns (3.659%)  route 1.185ns (96.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.751     0.751    u_Clock_Divider/locked
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.045     0.796 f  u_Clock_Divider/len_2[6]_i_3/O
                         net (fo=2141, routed)        0.434     1.230    u_Food_Generator/rst_sync
    SLICE_X12Y46         FDPE                                         f  u_Food_Generator/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.836    -1.267    u_Food_Generator/clk_out1
    SLICE_X12Y46         FDPE                                         r  u_Food_Generator/lfsr_q_reg[0]/C

Slack:                    inf
  Source:                 u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_Food_Generator/lfsr_q_reg[10]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.045ns (3.659%)  route 1.185ns (96.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.751     0.751    u_Clock_Divider/locked
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.045     0.796 f  u_Clock_Divider/len_2[6]_i_3/O
                         net (fo=2141, routed)        0.434     1.230    u_Food_Generator/rst_sync
    SLICE_X12Y46         FDPE                                         f  u_Food_Generator/lfsr_q_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.836    -1.267    u_Food_Generator/clk_out1
    SLICE_X12Y46         FDPE                                         r  u_Food_Generator/lfsr_q_reg[10]/C

Slack:                    inf
  Source:                 u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_Food_Generator/lfsr_q_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.045ns (3.659%)  route 1.185ns (96.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.751     0.751    u_Clock_Divider/locked
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.045     0.796 f  u_Clock_Divider/len_2[6]_i_3/O
                         net (fo=2141, routed)        0.434     1.230    u_Food_Generator/rst_sync
    SLICE_X12Y46         FDPE                                         f  u_Food_Generator/lfsr_q_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  sys_clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    u_Clock_Divider/u_clk_wiz_vga/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  u_Clock_Divider/u_clk_wiz_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    u_Clock_Divider/u_clk_wiz_vga/inst/clk_out1_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  u_Clock_Divider/u_clk_wiz_vga/inst/clkout1_buf/O
                         net (fo=2143, routed)        0.836    -1.267    u_Food_Generator/clk_out1
    SLICE_X12Y46         FDPE                                         r  u_Food_Generator/lfsr_q_reg[11]/C





