{"Source Block": ["hdl/projects/fmcjesdadc1/kc705/system_top.v@200:210@HdlStmAssign", "\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn;\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_0_enable_b, adc_0_enable_a})\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/kc705/system_top.v@199:209", "  wire    [31:0]  adc_1_data_b;\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn;\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@193:203", "  wire    [31:0]  mb_intrs;\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n  assign iic_rstn = 1'b1;\n  assign fan_pwm = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@194:204", "\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n  assign iic_rstn = 1'b1;\n  assign fan_pwm = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_0_enable_b, adc_0_enable_a})\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@198:208", "  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn;\n\n  // pack & unpack here\n\n"]], "Diff Content": {"Delete": [[205, "  assign spi_csn_0 = spi_csn;\n"]], "Add": [[205, "  assign spi_csn_0 = spi_csn[0];\n"]]}}