transfer ccd optimal block strategy memory shift purposes transfer paper block composed ccd serial memory shift registers minimum rate definite vary shift refresh definite shift rate maximum iin rate bits shift registers 0 1 bits blocks numbered 0 transferred starting bit transfer strategy block shift wait random time occurring request 0 minimal amount reached time bit allow minimum rate requirement shift 0 transfer wait park bit simply optimal slowly involves shifting request strategy passed 0 shifting bit boundary quickly critical shortly 0 reached bit comes strategy hurry called wait transfer computer field known block viewed drum ccd paging memory variable bounded rotation speed charge drum paging coupled register shift devices electronic memory hierarchy drum latency 