
`timescale 1ns / 10ps

module test;




sevensegmentdecoder_test top(); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/mbax3jp2/Cadence/COMP12111/sevensegmentdecoder_test_run1/testfixture.verilog file
`include 
     "/home/mbax3jp2/Cadence/COMP12111/sevensegmentdecoder_test_run1/testfixture.verilog"
     
`endif

endmodule 
