layout: true
class: typo, typo-selection

---

class: nord-dark, middle, center

# ğŸ“š Lecture 1a: è¯¾ç¨‹è§„åˆ’

@luk036

ğŸ“… 2024-09-04

---

## ğŸ« è¯¾ç¨‹åŸºæœ¬ä¿¡æ¯

.pull-left[

- **ğŸ“ è¯¾ç¨‹åç§°**ï¼šå¯åˆ¶é€ æ€§è®¾è®¡ç®—æ³•
- **ğŸ‘¨â€ğŸ« æˆè¯¾æ•™å¸ˆ**ï¼šé™†ä¼Ÿæˆ
  ğŸ“ª ç”µå­é‚®ç®±ï¼š<luk@fudan.edu.cn>
  ğŸ“ åŠå…¬å®¤ï¼šå¾®ç”µå­æ¥¼383å®¤
  ğŸ“† å’¨è¯¢æ—¶é—´ï¼šå‘¨äº”6-8èŠ‚ï¼ˆæˆ–é¢„çº¦ï¼‰
- **ğŸ•’ æˆè¯¾å®‰æ’**ï¼š
  ğŸ“† ç¬¬8-10æ•™å­¦å‘¨
  ğŸ“ Z2310Aæ•™å®¤
- **ğŸ“‚ è¯¾ç¨‹èµ„æ–™**ï¼š
  åœ¨çº¿è®²ä¹‰ï¼š<https://luk036.github.io/algo4dfm/>

] .pull-right[

![å¯åˆ¶é€ æ€§è®¾è®¡ç¤ºæ„å›¾](figs/dfm.svg)

]

---

## ğŸ¯ æ•™å­¦ç›®æ ‡

- ğŸ§  ç³»ç»ŸæŒæ¡VLSIå¯åˆ¶é€ æ€§è®¾è®¡å‘å±•è„‰ç»œ
- âš™ï¸ æ·±å…¥ç†è§£DFMè‡ªåŠ¨åŒ–æ ¸å¿ƒç®—æ³•åŸç†
- ğŸ” åŸ¹å…»"å®ç¼ºæ¯‹æ»¥"çš„ä¸¥è°¨å­¦æœ¯æ€åº¦
- ğŸ’¡ é¿å…"æµ…å°è¾„æ­¢"çš„å­¦ä¹ è¯¯åŒº

---

## ğŸ“‹ è¯¾ç¨‹å†…å®¹ä½“ç³»

1. åŸºç¡€ç†è®ºæ¨¡å—
  - ğŸ“œ å¯åˆ¶é€ æ€§è®¾è®¡å‘å±•å²
  - ğŸ“Š å·¥è‰ºå‚æ•°å¯¹èŠ¯ç‰‡æ€§èƒ½çš„å½±å“

2. æŠ€æœ¯æ–¹æ³•æ¨¡å—
  - ğŸ’» EDAè½¯ä»¶å¼€å‘åŸºç¡€
  - ğŸ§® ç®—æ³•èŒƒå¼ä¸å¤æ‚åº¦åˆ†æ
  - ğŸ“ˆ ä¼˜åŒ–ç®—æ³•ç†è®º

3. ä¸“é¢˜åº”ç”¨æ¨¡å—
  - ğŸ”¬ ç»Ÿè®¡ä¸ç©ºé—´ç›¸å…³æ€§åˆ†æ
  - ğŸ›¡ï¸ é²æ£’æ€§ç”µè·¯ä¼˜åŒ–æ–¹æ³•
  - â±ï¸ ç»Ÿè®¡æ—¶åºåˆ†ææŠ€æœ¯
  - ğŸŒŒ å…ˆè¿›å…‰åˆ»æŠ€æœ¯ä¸“é¢˜
  - âš¡ å†—ä½™é€šå­”æ’å…¥æŠ€æœ¯

---

## ğŸ“ è¯¾ç¨‹è€ƒæ ¸æ–¹å¼

| è€ƒæ ¸é¡¹ç›®   | æƒé‡ | è¯„åˆ†æ ‡å‡†               |
|------------|------|------------------------|
| ğŸ« è¯¾å ‚å‡ºå‹¤ | 10%  | åˆ°è¯¾ç‡ä¸å‚ä¸åº¦         |
| ğŸ’¬ è¯¾å ‚äº’åŠ¨ | 10%  | æé—®ä¸è®¨è®ºè´¨é‡         |
| ğŸ“š å®è·µä½œä¸š | 40%  | æŠ€æœ¯æŠ¥å‘Šä¸æ¼”ç¤º         |
| âœï¸ å­¦æœ¯è®ºæ–‡ | 40%  | æ–‡çŒ®ç ”è¯»ä¸ç ”ç©¶æŠ¥å‘Š     |

---

## ğŸ“– æ ¸å¿ƒå‚è€ƒæ–‡çŒ®

### ğŸ“š ç»å…¸æ•™æ
- Orshansky M, et al. *Design for Manufacturability and Statistical Design*, Springer, 2008
- Balasinski A. *Design for Manufacturability*, Springer, 2014
- Yu B, et al. *Design for Manufacturability with Advanced Lithography*, Springer, 2016

### ğŸ§  ç®—æ³•ä¸“è‘—
- Ausiello G, et al. *Complexity and Approximation*, Springer, 1999
- Sherwani N. *Algorithms for VLSI Physical Design Automation*, 3rd ed, KAP, 2004

---

## ğŸ‘¨â€ğŸ« æ•™å¸ˆç®€ä»‹

- ğŸ”¬ **å¯åˆ¶é€ æ€§è®¾è®¡**ï¼š10+å¹´ç ”ç©¶ç»éªŒ
- ğŸ’» **è½¯ä»¶å¼€å‘**ï¼š20å¹´å¤§å‹ç³»ç»Ÿå¼€å‘
- ğŸ§® **ç®—æ³•è®¾è®¡**ï¼š20+å¹´ç†è®ºå®è·µ

---

## ğŸ“œ ä»£è¡¨æ€§æˆæœï¼ˆDFMæ–¹å‘ï¼‰

### â±ï¸ æ—¶åºä¼˜åŒ–
- *Yield-driven Clock Skew Scheduling*, ASP-DAC'25
- Zhou X, et al. *Multi-Parameter Clock Skew Scheduling*
- Wang Y, et al. *Timing Yield Driven Clock Skew Scheduling*, DAC 2008

### ğŸŒŒ å…‰åˆ»æŠ€æœ¯
- Zhang Y, et al. *Network Flow Based Cut Redistribution* (Best Paper Nominee)
- Yang Y, et al. *Layout Decomposition Co-optimization*
- Zhang Y, et al. *Layout Decomposition with Pairwise Coloring* (Best Paper Nominee)

---

## ğŸ“œ ä»£è¡¨æ€§æˆæœï¼ˆç»­ï¼‰

### ğŸ“Š ç©ºé—´åˆ†æ
- æä½³å®, é™†ä¼Ÿæˆ. *ç‰‡å†…åå·®ç©ºé—´ç›¸å…³æ€§çš„éå‚æ•°åŒ–ä¼°è®¡æ–¹æ³•*
- Fu Q, et al. *Intra-die Spatial Correlation Extraction*

### ğŸ›¡ï¸ é²æ£’è®¾è®¡
- Liu X, et al. *Robust Analog Circuit Sizing*
- å®‹å®‡, ç­‰. *é²æ£’æ€§å‡ ä½•è§„åˆ’æ–°æ–¹æ³•è®¾è®¡ä¸¤çº§è¿æ”¾*

---

## ğŸš€ AIæŠ€æœ¯åº”ç”¨

.pull-left[
![AIåœ¨DFMä¸­çš„åº”ç”¨æ¡ˆä¾‹1](figs/gamma1.png)
]
.pull-right[
![AIåœ¨DFMä¸­çš„åº”ç”¨æ¡ˆä¾‹2](figs/gamma2.png)
]

---

class: nord-dark, middle, center

.pull-left[

# ğŸ™‹ Q & A

] .pull-right[

![é—®ç­”ç¯èŠ‚å›¾æ ‡](figs/questions-and-answers.svg)

]